Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Wed Nov 18 17:35:31 2015
| Host         : MMMCCCI running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -rpx ov7670_top_timing_summary_routed.rpx
| Design       : ov7670_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 236 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2519 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.427        0.000                      0                 2652        0.088        0.000                      0                 2652        3.000        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk100      {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 5.000}      10.000          100.000         
  clkout0   {0.000 10.000}     20.000          50.000          
  clkout1   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          13.547        0.000                      0                   73        0.261        0.000                      0                   73        9.500        0.000                       0                   153  
  clkout1          32.999        0.000                      0                  576        0.113        0.000                      0                  576       19.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             7.427        0.000                      0                 2034        0.123        0.000                      0                 2034  
clkout0       clkout1            11.686        0.000                      0                   29        0.088        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.169%)  route 5.124ns (89.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.734    -0.878    framebuffer/fb0/CLK_50
    SLICE_X80Y41         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          4.634     4.212    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X32Y77         LUT3 (Prop_lut3_I1_O)        0.124     4.336 r  framebuffer/fb0/RAM_reg_6_2_ENBWREN_cooolgate_en_gate_141/O
                         net (fo=1, routed)           0.490     4.826    framebuffer/fb0/RAM_reg_6_2_ENBWREN_cooolgate_en_sig_73
    RAMB36_X2Y15         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.509    18.435    framebuffer/fb0/CLK_50
    RAMB36_X2Y15         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_2/CLKBWRCLK
                         clock pessimism              0.462    18.898    
                         clock uncertainty           -0.082    18.816    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.373    framebuffer/fb0/RAM_reg_6_2
  -------------------------------------------------------------------
                         required time                         18.373    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.733ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.580ns (10.497%)  route 4.946ns (89.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.734    -0.878    framebuffer/fb0/CLK_50
    SLICE_X80Y41         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          4.455     4.034    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.158 r  framebuffer/fb0/RAM_reg_6_3_ENBWREN_cooolgate_en_gate_149/O
                         net (fo=1, routed)           0.490     4.648    framebuffer/fb0/RAM_reg_6_3_ENBWREN_cooolgate_en_sig_77
    RAMB36_X2Y13         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.517    18.443    framebuffer/fb0/CLK_50
    RAMB36_X2Y13         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_3/CLKBWRCLK
                         clock pessimism              0.462    18.906    
                         clock uncertainty           -0.082    18.824    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.381    framebuffer/fb0/RAM_reg_6_3
  -------------------------------------------------------------------
                         required time                         18.381    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 13.733    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 0.642ns (11.536%)  route 4.923ns (88.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.728    -0.884    framebuffer/fb0/CLK_50
    SLICE_X62Y45         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.366 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          4.180     3.814    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X32Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.938 r  framebuffer/fb0/RAM_reg_4_5_ENBWREN_cooolgate_en_gate_128/O
                         net (fo=1, routed)           0.743     4.682    framebuffer/fb0/RAM_reg_4_5_ENBWREN_cooolgate_en_sig_66
    RAMB36_X2Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.699    18.625    framebuffer/fb0/CLK_50
    RAMB36_X2Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
                         clock pessimism              0.462    19.087    
                         clock uncertainty           -0.082    19.005    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.562    framebuffer/fb0/RAM_reg_4_5
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             14.181ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.580ns (11.177%)  route 4.609ns (88.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.734    -0.878    framebuffer/fb0/CLK_50
    SLICE_X80Y41         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.874     3.452    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X20Y37         LUT3 (Prop_lut3_I0_O)        0.124     3.576 r  framebuffer/fb0/RAM_reg_6_8_ENBWREN_cooolgate_en_gate_159/O
                         net (fo=1, routed)           0.735     4.312    framebuffer/fb0/RAM_reg_6_8_ENBWREN_cooolgate_en_sig_82
    RAMB36_X0Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.615    18.541    framebuffer/fb0/CLK_50
    RAMB36_X0Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_8/CLKBWRCLK
                         clock pessimism              0.476    19.017    
                         clock uncertainty           -0.082    18.936    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.493    framebuffer/fb0/RAM_reg_6_8
  -------------------------------------------------------------------
                         required time                         18.493    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 14.181    

Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.642ns (12.206%)  route 4.618ns (87.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.726    -0.886    framebuffer/fb0/CLK_50
    SLICE_X66Y38         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.368 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          3.785     3.418    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X105Y99        LUT3 (Prop_lut3_I0_O)        0.124     3.542 r  framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           0.832     4.374    framebuffer/fb0/RAM_reg_2_5_ENBWREN_cooolgate_en_sig_53
    RAMB36_X5Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.829    18.755    framebuffer/fb0/CLK_50
    RAMB36_X5Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_5/CLKBWRCLK
                         clock pessimism              0.462    19.217    
                         clock uncertainty           -0.082    19.135    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.692    framebuffer/fb0/RAM_reg_2_5
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             14.547ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.642ns (13.583%)  route 4.085ns (86.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.726    -0.886    framebuffer/fb0/CLK_50
    SLICE_X66Y38         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.368 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          3.594     3.227    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.351 r  framebuffer/fb0/RAM_reg_2_2_ENBWREN_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.490     3.841    framebuffer/fb0/RAM_reg_2_2_ENBWREN_cooolgate_en_sig_47
    RAMB36_X2Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.524    18.450    framebuffer/fb0/CLK_50
    RAMB36_X2Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_2/CLKBWRCLK
                         clock pessimism              0.462    18.913    
                         clock uncertainty           -0.082    18.831    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.388    framebuffer/fb0/RAM_reg_2_2
  -------------------------------------------------------------------
                         required time                         18.388    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 14.547    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.642ns (13.494%)  route 4.116ns (86.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.728    -0.884    framebuffer/fb0/CLK_50
    SLICE_X62Y45         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.518    -0.366 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/Q
                         net (fo=12, routed)          3.626     3.260    framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_sig_57
    SLICE_X54Y97         LUT3 (Prop_lut3_I0_O)        0.124     3.384 r  framebuffer/fb0/RAM_reg_4_6_ENBWREN_cooolgate_en_gate_130/O
                         net (fo=1, routed)           0.490     3.874    framebuffer/fb0/RAM_reg_4_6_ENBWREN_cooolgate_en_sig_67
    RAMB36_X3Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.581    18.507    framebuffer/fb0/CLK_50
    RAMB36_X3Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_6/CLKBWRCLK
                         clock pessimism              0.462    18.970    
                         clock uncertainty           -0.082    18.888    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.445    framebuffer/fb0/RAM_reg_4_6
  -------------------------------------------------------------------
                         required time                         18.445    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.580ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.580ns (12.126%)  route 4.203ns (87.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.718    -0.894    framebuffer/fb0/CLK_50
    SLICE_X60Y52         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/Q
                         net (fo=12, routed)          3.459     3.022    framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_sig_31
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.146 r  framebuffer/fb0/RAM_reg_0_6_ENBWREN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           0.744     3.890    framebuffer/fb0/RAM_reg_0_6_ENBWREN_cooolgate_en_sig_41
    RAMB36_X1Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.606    18.532    framebuffer/fb0/CLK_50
    RAMB36_X1Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_6/CLKBWRCLK
                         clock pessimism              0.462    18.994    
                         clock uncertainty           -0.082    18.913    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.470    framebuffer/fb0/RAM_reg_0_6
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                 14.580    

Slack (MET) :             14.596ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.580ns (12.311%)  route 4.131ns (87.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.734    -0.878    framebuffer/fb0/CLK_50
    SLICE_X80Y41         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.422 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=12, routed)          3.641     3.219    framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_sig_70
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.124     3.343 r  framebuffer/fb0/RAM_reg_6_7_ENBWREN_cooolgate_en_gate_157/O
                         net (fo=1, routed)           0.490     3.834    framebuffer/fb0/RAM_reg_6_7_ENBWREN_cooolgate_en_sig_81
    RAMB36_X3Y15         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.566    18.492    framebuffer/fb0/CLK_50
    RAMB36_X3Y15         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_7/CLKBWRCLK
                         clock pessimism              0.462    18.955    
                         clock uncertainty           -0.082    18.873    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.430    framebuffer/fb0/RAM_reg_6_7
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 14.596    

Slack (MET) :             14.640ns  (required time - arrival time)
  Source:                 framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.642ns (13.493%)  route 4.116ns (86.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.726    -0.886    framebuffer/fb0/CLK_50
    SLICE_X66Y38         FDCE                                         r  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDCE (Prop_fdce_C_Q)         0.518    -0.368 f  framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=12, routed)          3.623     3.255    framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_sig_44
    SLICE_X105Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.379 r  framebuffer/fb0/RAM_reg_2_9_ENBWREN_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.493     3.873    framebuffer/fb0/RAM_reg_2_9_ENBWREN_cooolgate_en_sig_50
    RAMB36_X5Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.649    18.575    framebuffer/fb0/CLK_50
    RAMB36_X5Y17         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_9/CLKBWRCLK
                         clock pessimism              0.462    19.038    
                         clock uncertainty           -0.082    18.956    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.513    framebuffer/fb0/RAM_reg_2_9
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                 14.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  btn_debounce/c_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.339    btn_debounce/c_reg[15]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  btn_debounce/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.231    btn_debounce/c_reg[12]_i_1_n_4
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.847    -0.838    btn_debounce/CLK_50
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105    -0.493    btn_debounce/c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  btn_debounce/c_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.337    btn_debounce/c_reg[11]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  btn_debounce/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    btn_debounce/c_reg[8]_i_1_n_4
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.847    -0.838    btn_debounce/CLK_50
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[11]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.105    -0.493    btn_debounce/c_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  btn_debounce/c_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.334    btn_debounce/c_reg[23]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  btn_debounce/c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.226    btn_debounce/c_reg[20]_i_1_n_4
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.850    -0.835    btn_debounce/CLK_50
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[23]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.490    btn_debounce/c_reg[23]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.582    -0.597    btn_debounce/CLK_50
    SLICE_X9Y26          FDRE                                         r  btn_debounce/c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  btn_debounce/c_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.335    btn_debounce/c_reg[19]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  btn_debounce/c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    btn_debounce/c_reg[16]_i_1_n_4
    SLICE_X9Y26          FDRE                                         r  btn_debounce/c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.848    -0.837    btn_debounce/CLK_50
    SLICE_X9Y26          FDRE                                         r  btn_debounce/c_reg[19]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.105    -0.492    btn_debounce/c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.582    -0.597    btn_debounce/CLK_50
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  btn_debounce/c_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.335    btn_debounce/c_reg[7]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  btn_debounce/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    btn_debounce/c_reg[4]_i_1_n_4
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.848    -0.837    btn_debounce/CLK_50
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[7]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105    -0.492    btn_debounce/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X9Y22          FDRE                                         r  btn_debounce/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  btn_debounce/c_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.333    btn_debounce/c_reg[3]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  btn_debounce/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    btn_debounce/c_reg[0]_i_1_n_4
    SLICE_X9Y22          FDRE                                         r  btn_debounce/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.850    -0.835    btn_debounce/CLK_50
    SLICE_X9Y22          FDRE                                         r  btn_debounce/c_reg[3]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105    -0.490    btn_debounce/c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.582    -0.597    btn_debounce/CLK_50
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  btn_debounce/c_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.342    btn_debounce/c_reg[4]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.227 r  btn_debounce/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.227    btn_debounce/c_reg[4]_i_1_n_7
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.848    -0.837    btn_debounce/CLK_50
    SLICE_X9Y23          FDRE                                         r  btn_debounce/c_reg[4]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105    -0.492    btn_debounce/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  btn_debounce/c_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.340    btn_debounce/c_reg[12]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  btn_debounce/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    btn_debounce/c_reg[12]_i_1_n_7
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.847    -0.838    btn_debounce/CLK_50
    SLICE_X9Y25          FDRE                                         r  btn_debounce/c_reg[12]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.105    -0.493    btn_debounce/c_reg[12]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  btn_debounce/c_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.340    btn_debounce/c_reg[8]
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  btn_debounce/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    btn_debounce/c_reg[8]_i_1_n_7
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.847    -0.838    btn_debounce/CLK_50
    SLICE_X9Y24          FDRE                                         r  btn_debounce/c_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.105    -0.493    btn_debounce/c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_debounce/c_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_debounce/c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.584    -0.595    btn_debounce/CLK_50
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  btn_debounce/c_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.337    btn_debounce/c_reg[20]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.222 r  btn_debounce/c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.222    btn_debounce/c_reg[20]_i_1_n_7
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.850    -0.835    btn_debounce/CLK_50
    SLICE_X9Y27          FDRE                                         r  btn_debounce/c_reg[20]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.490    btn_debounce/c_reg[20]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y9      framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y12     framebuffer/fb0/RAM_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     framebuffer/fb0/RAM_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y3      framebuffer/fb0/RAM_reg_2_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y10     framebuffer/fb0/RAM_reg_3_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      framebuffer/fb0/RAM_reg_3_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y3      framebuffer/fb0/RAM_reg_4_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y14     framebuffer/fb0/RAM_reg_5_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y8      framebuffer/fb0/RAM_reg_5_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y1      framebuffer/fb0/RAM_reg_6_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y43     framebuffer/fb0/RAM_reg_mux_sel__10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y43     framebuffer/fb0/RAM_reg_mux_sel__10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y43     framebuffer/fb0/RAM_reg_mux_sel__34/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X72Y43     framebuffer/fb0/RAM_reg_mux_sel__34/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y38     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y38     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X80Y41     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y22      btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y52     framebuffer/fb0/framebuffer/fb0/RAM_reg_0_0_cooolgate_en_gate_61_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X66Y38     framebuffer/fb0/framebuffer/fb0/RAM_reg_2_0_cooolgate_en_gate_86_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y45     framebuffer/fb0/framebuffer/fb0/RAM_reg_4_0_cooolgate_en_gate_111_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X80Y41     framebuffer/fb0/framebuffer/fb0/RAM_reg_6_0_cooolgate_en_gate_136_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y22      btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y26      btn_debounce/c_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y26      btn_debounce/c_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y26      btn_debounce/c_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y26      btn_debounce/c_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y22      btn_debounce/c_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       32.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[19]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             32.999ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 3.078ns (46.078%)  route 3.602ns (53.922%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.703     4.624    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.348     4.972 r  controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=60, routed)          0.874     5.846    controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.566    38.493    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[7]/C
                         clock pessimism              0.613    39.105    
                         clock uncertainty           -0.091    39.014    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    38.845    controller/Inst_i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 32.999    

Slack (MET) :             33.004ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.078ns (48.403%)  route 3.281ns (51.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.495     4.415    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.348     4.763 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.762     5.525    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y22          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.641    38.568    controller/Inst_i2c_sender/CLK_25
    SLICE_X6Y22          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.577    39.144    
                         clock uncertainty           -0.091    39.053    
    SLICE_X6Y22          FDSE (Setup_fdse_C_S)       -0.524    38.529    controller/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                 33.004    

Slack (MET) :             33.004ns  (required time - arrival time)
  Source:                 controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/busy_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 3.078ns (48.403%)  route 3.281ns (51.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.568 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.777    -0.834    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.620 f  controller/Inst_ov7670_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.213     2.833    controller/Inst_ov7670_registers/DOADO[8]
    SLICE_X9Y20          LUT4 (Prop_lut4_I1_O)        0.124     2.957 r  controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.812     3.769    controller/Inst_ov7670_registers/LED_OBUF[0]_inst_i_5_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.152     3.921 r  controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=8, routed)           0.495     4.415    controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.348     4.763 r  controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.762     5.525    controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y22          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.641    38.568    controller/Inst_i2c_sender/CLK_25
    SLICE_X6Y22          FDSE                                         r  controller/Inst_i2c_sender/busy_sr_reg[1]/C
                         clock pessimism              0.577    39.144    
                         clock uncertainty           -0.091    39.053    
    SLICE_X6Y22          FDSE (Setup_fdse_C_S)       -0.524    38.529    controller/Inst_i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                 33.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.233%)  route 0.228ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_ov7670_registers/CLK_25
    SLICE_X11Y20         FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.228    -0.225    controller/Inst_ov7670_registers/address_reg_rep_n_0_[3]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.273    -0.521    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.338    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.308%)  route 0.209ns (59.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  controller/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.209    -0.244    controller/Inst_ov7670_registers/address_reg_rep_n_0_[2]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.358    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.584    -0.595    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y21          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.367    controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.048    -0.319 r  controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y21          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.131    -0.451    controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.079%)  route 0.208ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.208    -0.258    controller/Inst_ov7670_registers/address_reg_rep_n_0_[5]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.411    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.402%)  route 0.214ns (62.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.214    -0.251    controller/Inst_ov7670_registers/address_reg_rep_n_0_[4]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.412    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.586    -0.593    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y19          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.255    -0.197    controller/Inst_ov7670_registers/address_reg_rep_n_0_[6]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.358    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 controller/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.316%)  route 0.258ns (64.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  controller/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.258    -0.194    controller/Inst_ov7670_registers/address_reg_rep_n_0_[1]
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.890    -0.794    controller/Inst_ov7670_registers/CLK_25
    RAMB18_X0Y8          RAMB18E1                                     r  controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.541    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.358    controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.582    -0.597    controller/Inst_i2c_sender/CLK_25
    SLICE_X11Y23         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  controller/Inst_i2c_sender/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.112    -0.344    controller/Inst_i2c_sender/data_sr_reg_n_0_[25]
    SLICE_X10Y23         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.848    -0.837    controller/Inst_i2c_sender/CLK_25
    SLICE_X10Y23         FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.059    -0.525    controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 controller/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            controller/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    controller/Inst_i2c_sender/CLK_25
    SLICE_X8Y20          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  controller/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.320    controller/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X9Y21          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.851    -0.834    controller/Inst_i2c_sender/CLK_25
    SLICE_X9Y21          FDRE                                         r  controller/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.066    -0.515    controller/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_vga/vCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_vga/vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.582    -0.597    Inst_vga/CLK_25
    SLICE_X76Y34         FDRE                                         r  Inst_vga/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  Inst_vga/vCounter_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.336    Inst_vga/vCounter_reg__0[1]
    SLICE_X77Y34         LUT4 (Prop_lut4_I0_O)        0.045    -0.291 r  Inst_vga/vga_vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Inst_vga/vga_vsync_i_1_n_0
    SLICE_X77Y34         FDRE                                         r  Inst_vga/vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.849    -0.836    Inst_vga/CLK_25
    SLICE_X77Y34         FDRE                                         r  Inst_vga/vga_vsync_reg/C
                         clock pessimism              0.252    -0.584    
    SLICE_X77Y34         FDRE (Hold_fdre_C_D)         0.091    -0.493    Inst_vga/vga_vsync_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    your_instance_name/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y39     Inst_vga/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y39     Inst_vga/address_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X73Y41     Inst_vga/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y41     Inst_vga/address_reg[10]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y41     Inst_vga/address_reg[10]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y79    Inst_vga/vga_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y79    Inst_vga/vga_red_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y39     Inst_vga/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y39     Inst_vga/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[1]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y39     Inst_vga/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y39     Inst_vga/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y39     Inst_vga/address_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y41     Inst_vga/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y41     Inst_vga/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y41     Inst_vga/address_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y41     Inst_vga/address_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y41     Inst_vga/address_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y41     Inst_vga/address_reg[10]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_2_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        11.427ns  (logic 0.456ns (3.991%)  route 10.971ns (96.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)         10.971    10.545    framebuffer/fb0/addrb[10]
    RAMB36_X2Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.535    18.461    framebuffer/fb0/CLK_50
    RAMB36_X2Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_1/CLKBWRCLK
                         clock pessimism              0.288    18.749    
                         clock uncertainty           -0.211    18.538    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.972    framebuffer/fb0/RAM_reg_2_1
  -------------------------------------------------------------------
                         required time                         17.972    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_3_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        11.089ns  (logic 0.456ns (4.112%)  route 10.633ns (95.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 18.458 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)         10.633    10.207    framebuffer/fb0/addrb[10]
    RAMB36_X2Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_3_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.532    18.458    framebuffer/fb0/CLK_50
    RAMB36_X2Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_3_1/CLKBWRCLK
                         clock pessimism              0.288    18.746    
                         clock uncertainty           -0.211    18.535    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.969    framebuffer/fb0/RAM_reg_3_1
  -------------------------------------------------------------------
                         required time                         17.969    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             8.096ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.751ns  (logic 0.456ns (4.242%)  route 10.295ns (95.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 18.454 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)         10.295     9.869    framebuffer/fb0/addrb[10]
    RAMB36_X2Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.528    18.454    framebuffer/fb0/CLK_50
    RAMB36_X2Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_1/CLKBWRCLK
                         clock pessimism              0.288    18.742    
                         clock uncertainty           -0.211    18.531    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.965    framebuffer/fb0/RAM_reg_4_1
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  8.096    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 0.456ns (4.379%)  route 9.957ns (95.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)          9.957     9.531    framebuffer/fb0/addrb[10]
    RAMB36_X2Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.523    18.449    framebuffer/fb0/CLK_50
    RAMB36_X2Y4          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_1/CLKBWRCLK
                         clock pessimism              0.288    18.737    
                         clock uncertainty           -0.211    18.526    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.960    framebuffer/fb0/RAM_reg_5_1
  -------------------------------------------------------------------
                         required time                         17.960    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.285ns  (logic 0.456ns (4.434%)  route 9.829ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)          9.829     9.403    framebuffer/fb0/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.608    18.534    framebuffer/fb0/CLK_50
    RAMB36_X1Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_0/CLKBWRCLK
                         clock pessimism              0.288    18.822    
                         clock uncertainty           -0.211    18.611    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.045    framebuffer/fb0/RAM_reg_6_0
  -------------------------------------------------------------------
                         required time                         18.045    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 0.456ns (4.526%)  route 9.619ns (95.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)          9.619     9.193    framebuffer/fb0/addrb[10]
    RAMB36_X2Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.520    18.446    framebuffer/fb0/CLK_50
    RAMB36_X2Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_0/CLKBWRCLK
                         clock pessimism              0.288    18.734    
                         clock uncertainty           -0.211    18.523    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.957    framebuffer/fb0/RAM_reg_4_0
  -------------------------------------------------------------------
                         required time                         17.957    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_1_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 0.456ns (4.410%)  route 9.885ns (95.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.729    -0.883    Inst_vga/CLK_25
    SLICE_X73Y39         FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  Inst_vga/address_reg[0]/Q
                         net (fo=31, routed)          9.885     9.458    framebuffer/fb1/addrb[0]
    RAMB36_X5Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.817    18.743    framebuffer/fb1/CLK_50
    RAMB36_X5Y24         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_1_0/CLKBWRCLK
                         clock pessimism              0.288    19.031    
                         clock uncertainty           -0.211    18.820    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    18.254    framebuffer/fb1/RAM_reg_1_0
  -------------------------------------------------------------------
                         required time                         18.254    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_7_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 0.456ns (4.584%)  route 9.491ns (95.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)          9.491     9.065    framebuffer/fb0/addrb[10]
    RAMB36_X1Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_7_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.613    18.539    framebuffer/fb0/CLK_50
    RAMB36_X1Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_7_0/CLKBWRCLK
                         clock pessimism              0.288    18.827    
                         clock uncertainty           -0.211    18.616    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.050    framebuffer/fb0/RAM_reg_7_0
  -------------------------------------------------------------------
                         required time                         18.050    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  8.985    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 0.456ns (4.683%)  route 9.281ns (95.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.730    -0.882    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  Inst_vga/address_reg[10]/Q
                         net (fo=30, routed)          9.281     8.855    framebuffer/fb0/addrb[10]
    RAMB36_X2Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.525    18.451    framebuffer/fb0/CLK_50
    RAMB36_X2Y6          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_0/CLKBWRCLK
                         clock pessimism              0.288    18.739    
                         clock uncertainty           -0.211    18.528    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    17.962    framebuffer/fb0/RAM_reg_5_0
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 Inst_vga/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb1/RAM_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 0.456ns (4.559%)  route 9.547ns (95.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285     2.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.729    -0.883    Inst_vga/CLK_25
    SLICE_X73Y39         FDRE                                         r  Inst_vga/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  Inst_vga/address_reg[0]/Q
                         net (fo=31, routed)          9.547     9.120    framebuffer/fb1/addrb[0]
    RAMB36_X5Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    22.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.822    18.748    framebuffer/fb1/CLK_50
    RAMB36_X5Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_0/CLKBWRCLK
                         clock pessimism              0.288    19.036    
                         clock uncertainty           -0.211    18.825    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    18.259    framebuffer/fb1/RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.259    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_1_11/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.089%)  route 0.668ns (83.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.586    -0.593    Inst_vga/CLK_25
    SLICE_X73Y43         FDRE                                         r  Inst_vga/address_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  Inst_vga/address_reg[13]_rep/Q
                         net (fo=19, routed)          0.668     0.203    framebuffer/fb0/address_reg[15]_rep__1[13]
    RAMB36_X2Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_11/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.869    -0.815    framebuffer/fb0/CLK_50
    RAMB36_X2Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_11/CLKBWRCLK
                         clock pessimism              0.556    -0.260    
                         clock uncertainty            0.211    -0.049    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     0.080    framebuffer/fb0/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.057%)  route 0.621ns (76.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X72Y42         FDRE                                         r  Inst_vga/address_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  Inst_vga/address_reg[15]_rep/Q
                         net (fo=45, routed)          0.416    -0.037    framebuffer/fb0/ADDRBWRADDR[15]
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.008 r  framebuffer/fb0/RAM_reg_0_4_ENBWREN_cooolgate_en_gate_76/O
                         net (fo=1, routed)           0.205     0.213    framebuffer/fb0/RAM_reg_0_4_ENBWREN_cooolgate_en_sig_39
    RAMB36_X3Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.890    -0.794    framebuffer/fb0/CLK_50
    RAMB36_X3Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
                         clock pessimism              0.556    -0.239    
                         clock uncertainty            0.211    -0.028    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.068    framebuffer/fb0/RAM_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[10]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_5_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.141ns (15.339%)  route 0.778ns (84.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X72Y41         FDRE                                         r  Inst_vga/address_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[10]_rep__2/Q
                         net (fo=18, routed)          0.778     0.326    framebuffer/fb0/address_reg[15]_rep__1[10]
    RAMB36_X3Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.889    -0.795    framebuffer/fb0/CLK_50
    RAMB36_X3Y8          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_5_8/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.211    -0.029    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.154    framebuffer/fb0/RAM_reg_5_8
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[14]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.549%)  route 0.766ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X75Y42         FDRE                                         r  Inst_vga/address_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[14]_rep__1/Q
                         net (fo=18, routed)          0.766     0.313    framebuffer/fb0/address_reg[14]_rep__1[9]
    RAMB36_X3Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.875    -0.809    framebuffer/fb0/CLK_50
    RAMB36_X3Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
                         clock pessimism              0.556    -0.254    
                         clock uncertainty            0.211    -0.043    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.140    framebuffer/fb0/RAM_reg_6_6
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[10]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_6_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.189%)  route 0.787ns (84.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X75Y41         FDRE                                         r  Inst_vga/address_reg[10]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[10]_rep__0/Q
                         net (fo=18, routed)          0.787     0.335    framebuffer/fb0/ADDRBWRADDR[10]
    RAMB36_X3Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.875    -0.809    framebuffer/fb0/CLK_50
    RAMB36_X3Y5          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_6/CLKBWRCLK
                         clock pessimism              0.556    -0.254    
                         clock uncertainty            0.211    -0.043    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.140    framebuffer/fb0/RAM_reg_6_6
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.972%)  route 0.801ns (85.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X73Y41         FDRE                                         r  Inst_vga/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[9]/Q
                         net (fo=30, routed)          0.801     0.348    framebuffer/fb0/addrb[9]
    RAMB36_X3Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.883    -0.801    framebuffer/fb0/CLK_50
    RAMB36_X3Y3          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_1/CLKBWRCLK
                         clock pessimism              0.556    -0.246    
                         clock uncertainty            0.211    -0.035    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.148    framebuffer/fb0/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.909%)  route 0.805ns (85.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X75Y42         FDRE                                         r  Inst_vga/address_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[14]_rep__0/Q
                         net (fo=18, routed)          0.805     0.352    framebuffer/fb0/address_reg[15]_rep__0_0[14]
    RAMB36_X3Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.885    -0.799    framebuffer/fb0/CLK_50
    RAMB36_X3Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.211    -0.033    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.150    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[7]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.872%)  route 0.807ns (85.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X72Y40         FDRE                                         r  Inst_vga/address_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[7]_rep__2/Q
                         net (fo=18, routed)          0.807     0.354    framebuffer/fb0/address_reg[15]_rep__0_0[7]
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.887    -0.797    framebuffer/fb0/CLK_50
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/CLKBWRCLK
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.211    -0.031    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.152    framebuffer/fb0/RAM_reg_1_8
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[14]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.767%)  route 0.814ns (85.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.585    -0.594    Inst_vga/CLK_25
    SLICE_X75Y42         FDRE                                         r  Inst_vga/address_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Inst_vga/address_reg[14]_rep__1/Q
                         net (fo=18, routed)          0.814     0.361    framebuffer/fb0/address_reg[14]_rep__1[9]
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.887    -0.797    framebuffer/fb0/CLK_50
    RAMB36_X3Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_8/CLKBWRCLK
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.211    -0.031    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.152    framebuffer/fb0/RAM_reg_1_8
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_vga/address_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.781%)  route 0.813ns (85.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.584    -0.595    Inst_vga/CLK_25
    SLICE_X71Y40         FDRE                                         r  Inst_vga/address_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Inst_vga/address_reg[5]_rep__0/Q
                         net (fo=18, routed)          0.813     0.359    framebuffer/fb0/address_reg[15]_rep__0_0[5]
    RAMB36_X3Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.885    -0.799    framebuffer/fb0/CLK_50
    RAMB36_X3Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_8/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.211    -0.033    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.150    framebuffer/fb0/RAM_reg_4_8
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.686ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.694ns  (logic 3.545ns (46.076%)  route 4.149ns (53.924%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( 19.228 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.839    19.228    framebuffer/fb0/CLK_50
    RAMB36_X4Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.100 r  framebuffer/fb0/RAM_reg_4_2/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.165    framebuffer/fb0/RAM_reg_4_2_n_20
    RAMB36_X4Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.590 r  framebuffer/fb0/RAM_reg_5_2/DOBDO[0]
                         net (fo=1, routed)           2.886    25.477    framebuffer/fb0/RAM_reg_5_2_n_84
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124    25.601 r  framebuffer/fb0/vga_blue[2]_i_2/O
                         net (fo=1, routed)           1.197    26.798    framebuffer/fb1/doutb0_in[2]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.124    26.922 r  framebuffer/fb1/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    26.922    Inst_vga/RAM_reg_1_3_0[2]
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.528    38.454    Inst_vga/CLK_25
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_blue_reg[2]/C
                         clock pessimism              0.288    38.742    
                         clock uncertainty           -0.211    38.531    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.077    38.608    Inst_vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.608    
                         arrival time                         -26.922    
  -------------------------------------------------------------------
                         slack                                 11.686    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.651ns  (logic 3.545ns (46.334%)  route 4.106ns (53.666%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 19.278 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.889    19.278    framebuffer/fb0/CLK_50
    RAMB36_X2Y21         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.150 r  framebuffer/fb0/RAM_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.215    framebuffer/fb0/RAM_reg_4_5_n_20
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.640 r  framebuffer/fb0/RAM_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           3.733    26.373    framebuffer/fb0/RAM_reg_5_5_n_84
    SLICE_X104Y80        LUT6 (Prop_lut6_I1_O)        0.124    26.497 r  framebuffer/fb0/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.307    26.805    framebuffer/fb1/doutb0_in[5]
    SLICE_X104Y79        LUT4 (Prop_lut4_I1_O)        0.124    26.929 r  framebuffer/fb1/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    26.929    Inst_vga/RAM_reg_1_7[1]
    SLICE_X104Y79        FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.601    38.527    Inst_vga/CLK_25
    SLICE_X104Y79        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.288    38.815    
                         clock uncertainty           -0.211    38.604    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.077    38.681    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -26.929    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.598ns  (logic 3.545ns (46.656%)  route 4.053ns (53.344%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 38.545 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.826    19.215    framebuffer/fb0/CLK_50
    RAMB36_X4Y19         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.087 r  framebuffer/fb0/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.152    framebuffer/fb0/RAM_reg_0_0_n_20
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.577 r  framebuffer/fb0/RAM_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           3.109    25.686    framebuffer/fb0/RAM_reg_1_0_n_84
    SLICE_X90Y35         LUT6 (Prop_lut6_I5_O)        0.124    25.810 r  framebuffer/fb0/vga_blue[0]_i_2/O
                         net (fo=1, routed)           0.879    26.689    framebuffer/fb1/doutb0_in[0]
    SLICE_X105Y35        LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  framebuffer/fb1/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    26.813    Inst_vga/RAM_reg_1_3_0[0]
    SLICE_X105Y35        FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.618    38.545    Inst_vga/CLK_25
    SLICE_X105Y35        FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.288    38.833    
                         clock uncertainty           -0.211    38.622    
    SLICE_X105Y35        FDRE (Setup_fdre_C_D)        0.029    38.651    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                         -26.813    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.919ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.416ns  (logic 3.545ns (47.800%)  route 3.871ns (52.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.819ns = ( 19.181 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.792    19.181    framebuffer/fb0/CLK_50
    RAMB36_X0Y2          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_2_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.053 r  framebuffer/fb0/RAM_reg_2_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.118    framebuffer/fb0/RAM_reg_2_3_n_20
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.543 r  framebuffer/fb0/RAM_reg_3_3/DOBDO[0]
                         net (fo=1, routed)           2.558    25.101    framebuffer/fb0/RAM_reg_3_3_n_84
    SLICE_X32Y50         LUT6 (Prop_lut6_I3_O)        0.124    25.225 r  framebuffer/fb0/vga_blue[3]_i_2/O
                         net (fo=1, routed)           1.248    26.473    framebuffer/fb1/doutb0_in[3]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.124    26.597 r  framebuffer/fb1/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    26.597    Inst_vga/RAM_reg_1_3_0[3]
    SLICE_X44Y31         FDRE                                         r  Inst_vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.481    38.408    Inst_vga/CLK_25
    SLICE_X44Y31         FDRE                                         r  Inst_vga/vga_blue_reg[3]/C
                         clock pessimism              0.288    38.696    
                         clock uncertainty           -0.211    38.485    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.031    38.516    Inst_vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -26.597    
  -------------------------------------------------------------------
                         slack                                 11.919    

Slack (MET) :             11.956ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.565ns  (logic 3.545ns (46.858%)  route 4.020ns (53.142%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 38.546 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( 19.179 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.790    19.179    framebuffer/fb0/CLK_50
    RAMB36_X0Y7          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.051 r  framebuffer/fb0/RAM_reg_6_8/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.116    framebuffer/fb0/RAM_reg_6_8_n_20
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.541 r  framebuffer/fb0/RAM_reg_7_8/DOBDO[0]
                         net (fo=1, routed)           2.475    25.016    framebuffer/fb0/RAM_reg_7_8_n_84
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.140 r  framebuffer/fb0/vga_red[0]_i_2/O
                         net (fo=1, routed)           1.480    26.620    framebuffer/fb1/doutb0_in[8]
    SLICE_X90Y45         LUT4 (Prop_lut4_I1_O)        0.124    26.744 r  framebuffer/fb1/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    26.744    Inst_vga/D[0]
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.619    38.546    Inst_vga/CLK_25
    SLICE_X90Y45         FDRE                                         r  Inst_vga/vga_red_reg[0]/C
                         clock pessimism              0.288    38.834    
                         clock uncertainty           -0.211    38.623    
    SLICE_X90Y45         FDRE (Setup_fdre_C_D)        0.077    38.700    Inst_vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -26.744    
  -------------------------------------------------------------------
                         slack                                 11.956    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.159ns  (logic 3.545ns (49.521%)  route 3.614ns (50.479%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( 19.228 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.839    19.228    framebuffer/fb0/CLK_50
    RAMB36_X4Y1          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.100 r  framebuffer/fb0/RAM_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.165    framebuffer/fb0/RAM_reg_6_1_n_20
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.590 r  framebuffer/fb0/RAM_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           2.623    25.213    framebuffer/fb0/RAM_reg_7_1_n_84
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124    25.337 r  framebuffer/fb0/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.925    26.262    framebuffer/fb1/doutb0_in[1]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.124    26.386 r  framebuffer/fb1/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    26.386    Inst_vga/RAM_reg_1_3_0[1]
    SLICE_X44Y31         FDRE                                         r  Inst_vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.481    38.408    Inst_vga/CLK_25
    SLICE_X44Y31         FDRE                                         r  Inst_vga/vga_blue_reg[1]/C
                         clock pessimism              0.288    38.696    
                         clock uncertainty           -0.211    38.485    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.029    38.514    Inst_vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -26.386    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.309ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.986ns  (logic 3.421ns (48.972%)  route 3.565ns (51.028%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.730ns = ( 19.270 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.881    19.270    framebuffer/fb1/CLK_50
    RAMB36_X2Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.142 r  framebuffer/fb1/RAM_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.207    framebuffer/fb1/RAM_reg_0_6_n_20
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.632 r  framebuffer/fb1/RAM_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           3.499    26.131    framebuffer/fb1/RAM_reg_1_6_n_84
    SLICE_X46Y33         LUT4 (Prop_lut4_I0_O)        0.124    26.255 r  framebuffer/fb1/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    26.255    Inst_vga/RAM_reg_1_7[2]
    SLICE_X46Y33         FDRE                                         r  Inst_vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.484    38.411    Inst_vga/CLK_25
    SLICE_X46Y33         FDRE                                         r  Inst_vga/vga_green_reg[2]/C
                         clock pessimism              0.288    38.699    
                         clock uncertainty           -0.211    38.488    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.077    38.565    Inst_vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -26.255    
  -------------------------------------------------------------------
                         slack                                 12.309    

Slack (MET) :             12.317ns  (required time - arrival time)
  Source:                 framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        7.217ns  (logic 3.545ns (49.122%)  route 3.672ns (50.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 19.156 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.767    19.156    framebuffer/fb0/CLK_50
    RAMB36_X3Y9          RAMB36E1                                     r  framebuffer/fb0/RAM_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.028 r  framebuffer/fb0/RAM_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.093    framebuffer/fb0/RAM_reg_0_4_n_20
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.518 r  framebuffer/fb0/RAM_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.689    25.207    framebuffer/fb0/RAM_reg_1_4_n_84
    SLICE_X90Y20         LUT6 (Prop_lut6_I5_O)        0.124    25.331 r  framebuffer/fb0/vga_green[0]_i_2/O
                         net (fo=1, routed)           0.917    26.249    framebuffer/fb1/doutb0_in[4]
    SLICE_X90Y31         LUT4 (Prop_lut4_I1_O)        0.124    26.373 r  framebuffer/fb1/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    26.373    Inst_vga/RAM_reg_1_7[0]
    SLICE_X90Y31         FDRE                                         r  Inst_vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.609    38.536    Inst_vga/CLK_25
    SLICE_X90Y31         FDRE                                         r  Inst_vga/vga_green_reg[0]/C
                         clock pessimism              0.288    38.824    
                         clock uncertainty           -0.211    38.613    
    SLICE_X90Y31         FDRE (Setup_fdre_C_D)        0.077    38.690    Inst_vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                         -26.373    
  -------------------------------------------------------------------
                         slack                                 12.317    

Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.753ns  (logic 3.421ns (50.658%)  route 3.332ns (49.342%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns = ( 19.329 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.940    19.329    framebuffer/fb1/CLK_50
    RAMB36_X3Y23         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.201 r  framebuffer/fb1/RAM_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.266    framebuffer/fb1/RAM_reg_0_11_n_20
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.691 r  framebuffer/fb1/RAM_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           3.267    25.958    framebuffer/fb1/RAM_reg_1_11_n_84
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.082 r  framebuffer/fb1/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    26.082    Inst_vga/D[3]
    SLICE_X54Y40         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.548    38.475    Inst_vga/CLK_25
    SLICE_X54Y40         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.288    38.763    
                         clock uncertainty           -0.211    38.552    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.077    38.629    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -26.082    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 framebuffer/fb1/RAM_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@40.000ns - clkout0 rise@20.000ns)
  Data Path Delay:        6.179ns  (logic 3.421ns (55.366%)  route 2.758ns (44.634%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 19.319 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.285    22.775    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    17.388 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         1.930    19.319    framebuffer/fb1/CLK_50
    RAMB36_X3Y25         RAMB36E1                                     r  framebuffer/fb1/RAM_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    22.191 r  framebuffer/fb1/RAM_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.256    framebuffer/fb1/RAM_reg_0_7_n_20
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.681 r  framebuffer/fb1/RAM_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           2.693    25.374    framebuffer/fb1/RAM_reg_1_7_n_84
    SLICE_X54Y79         LUT4 (Prop_lut4_I0_O)        0.124    25.498 r  framebuffer/fb1/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    25.498    Inst_vga/RAM_reg_1_7[3]
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.582    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         1.528    38.454    Inst_vga/CLK_25
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.288    38.742    
                         clock uncertainty           -0.211    38.531    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.081    38.612    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -25.498    
  -------------------------------------------------------------------
                         slack                                 13.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__34/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.651%)  route 0.499ns (68.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.586    -0.593    framebuffer/fb0/CLK_50
    SLICE_X72Y43         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  framebuffer/fb0/RAM_reg_mux_sel__34/Q
                         net (fo=12, routed)          0.359    -0.093    framebuffer/fb0/RAM_reg_mux_sel__34_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  framebuffer/fb0/vga_red[3]_i_2/O
                         net (fo=1, routed)           0.140     0.092    framebuffer/fb1/doutb0_in[11]
    SLICE_X54Y40         LUT4 (Prop_lut4_I1_O)        0.045     0.137 r  framebuffer/fb1/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.137    Inst_vga/D[3]
    SLICE_X54Y40         FDRE                                         r  Inst_vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.847    -0.838    Inst_vga/CLK_25
    SLICE_X54Y40         FDRE                                         r  Inst_vga/vga_red_reg[3]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.211    -0.071    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.120     0.049    Inst_vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.164ns (18.948%)  route 0.702ns (81.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X8Y25          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.702     0.268    controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y23          FDCE                                         r  controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.848    -0.837    controller/Inst_ov7670_registers/CLK_25
    SLICE_X8Y23          FDCE                                         r  controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.211    -0.070    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.059    -0.011    controller/Inst_ov7670_registers/controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_169_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_7_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.675ns (69.536%)  route 0.296ns (30.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.613    -0.565    framebuffer/fb0/CLK_50
    RAMB36_X3Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_7_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.020 r  framebuffer/fb0/RAM_reg_7_7/DOBDO[0]
                         net (fo=1, routed)           0.185     0.205    framebuffer/fb0/RAM_reg_7_7_n_84
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  framebuffer/fb0/vga_green[3]_i_2/O
                         net (fo=1, routed)           0.110     0.361    framebuffer/fb1/doutb0_in[7]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.406 r  framebuffer/fb1/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.406    Inst_vga/RAM_reg_1_7[3]
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.836    -0.849    Inst_vga/CLK_25
    SLICE_X54Y79         FDRE                                         r  Inst_vga/vga_green_reg[3]/C
                         clock pessimism              0.556    -0.293    
                         clock uncertainty            0.211    -0.082    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121     0.039    Inst_vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_1_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.675ns (67.384%)  route 0.327ns (32.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.645    -0.533    framebuffer/fb0/CLK_50
    RAMB36_X5Y16         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.052 r  framebuffer/fb0/RAM_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           0.214     0.266    framebuffer/fb0/RAM_reg_1_5_n_84
    SLICE_X104Y80        LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  framebuffer/fb0/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.112     0.424    framebuffer/fb1/doutb0_in[5]
    SLICE_X104Y79        LUT4 (Prop_lut4_I1_O)        0.045     0.469 r  framebuffer/fb1/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.469    Inst_vga/RAM_reg_1_7[1]
    SLICE_X104Y79        FDRE                                         r  Inst_vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.870    -0.815    Inst_vga/CLK_25
    SLICE_X104Y79        FDRE                                         r  Inst_vga/vga_green_reg[1]/C
                         clock pessimism              0.556    -0.259    
                         clock uncertainty            0.211    -0.048    
    SLICE_X104Y79        FDRE (Hold_fdre_C_D)         0.120     0.072    Inst_vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_mux_sel__34/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.231ns (21.054%)  route 0.866ns (78.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.586    -0.593    framebuffer/fb0/CLK_50
    SLICE_X72Y43         FDRE                                         r  framebuffer/fb0/RAM_reg_mux_sel__34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  framebuffer/fb0/RAM_reg_mux_sel__34/Q
                         net (fo=12, routed)          0.523     0.071    framebuffer/fb0/RAM_reg_mux_sel__34_n_0
    SLICE_X90Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.116 r  framebuffer/fb0/vga_blue[0]_i_2/O
                         net (fo=1, routed)           0.343     0.459    framebuffer/fb1/doutb0_in[0]
    SLICE_X105Y35        LUT4 (Prop_lut4_I1_O)        0.045     0.504 r  framebuffer/fb1/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.504    Inst_vga/RAM_reg_1_3_0[0]
    SLICE_X105Y35        FDRE                                         r  Inst_vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.877    -0.808    Inst_vga/CLK_25
    SLICE_X105Y35        FDRE                                         r  Inst_vga/vga_blue_reg[0]/C
                         clock pessimism              0.556    -0.252    
                         clock uncertainty            0.211    -0.041    
    SLICE_X105Y35        FDRE (Hold_fdre_C_D)         0.091     0.050    Inst_vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 framebuffer/fb0/RAM_reg_1_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.675ns (59.951%)  route 0.451ns (40.049%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.648    -0.530    framebuffer/fb0/CLK_50
    RAMB36_X4Y12         RAMB36E1                                     r  framebuffer/fb0/RAM_reg_1_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.055 r  framebuffer/fb0/RAM_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           0.311     0.366    framebuffer/fb0/RAM_reg_1_10_n_84
    SLICE_X90Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.411 r  framebuffer/fb0/vga_red[2]_i_2/O
                         net (fo=1, routed)           0.140     0.551    framebuffer/fb1/doutb0_in[10]
    SLICE_X90Y65         LUT4 (Prop_lut4_I1_O)        0.045     0.596 r  framebuffer/fb1/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.596    Inst_vga/D[2]
    SLICE_X90Y65         FDRE                                         r  Inst_vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.872    -0.813    Inst_vga/CLK_25
    SLICE_X90Y65         FDRE                                         r  Inst_vga/vga_red_reg[2]/C
                         clock pessimism              0.556    -0.257    
                         clock uncertainty            0.211    -0.046    
    SLICE_X90Y65         FDRE (Hold_fdre_C_D)         0.120     0.074    Inst_vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.164ns (15.552%)  route 0.891ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X8Y25          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.891     0.457    controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X9Y20          FDRE (Hold_fdre_C_R)        -0.018    -0.084    controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.164ns (15.552%)  route 0.891ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X8Y25          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.891     0.457    controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X9Y20          FDRE (Hold_fdre_C_R)        -0.018    -0.084    controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.164ns (15.552%)  route 0.891ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X8Y25          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.891     0.457    controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X9Y20          FDRE (Hold_fdre_C_R)        -0.018    -0.084    controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.164ns (15.552%)  route 0.891ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.698    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  your_instance_name/clkout1_buf/O
                         net (fo=151, routed)         0.581    -0.598    btn_debounce/CLK_50
    SLICE_X8Y25          FDRE                                         r  btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  btn_debounce/o_reg/Q
                         net (fo=17, routed)          0.891     0.457    controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.926    your_instance_name/clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    your_instance_name/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  your_instance_name/clkout2_buf/O
                         net (fo=223, routed)         0.852    -0.833    controller/Inst_ov7670_registers/CLK_25
    SLICE_X9Y20          FDRE                                         r  controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X9Y20          FDRE (Hold_fdre_C_R)        -0.018    -0.084    controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.541    





