#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 22 12:02:10 2018
# Process ID: 6708
# Current directory: C:/Progetto reti logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5200 C:\Progetto reti logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto reti logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto reti logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file '//vmware-host/Shared Folders/Scrivania/FSM_testbench3.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 517.629 ; gain = 41.941
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 22 12:06:47 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Thu Feb 22 12:06:47 2018] Launched impl_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 907.785 ; gain = 3.926
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 907.785 ; gain = 3.926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 999.027 ; gain = 436.449
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs synth_1
[Thu Feb 22 12:21:03 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
update_compile_order -fileset sim_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}
WARNING: [filemgmt 56-12] File '//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_files -from_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}} -to_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench3.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '//vmware-host/Shared Folders/Scrivania/FSM_testbench3.vhd' with file '//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd'.
update_compile_order -fileset sim_1
update_files -from_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd}} -to_files {{C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd' with file '//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_fileset sim_2
file delete -force {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sim_2}
update_files -from_files {{C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd}} -to_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd' with file 'C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd'.
INFO: [filemgmt 20-762] Replacing file '//vmware-host/Shared Folders/Scrivania/FSM_testbench2.vhd' with file 'C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd'.
reset_run synth_1
launch_runs synth_1
[Thu Feb 22 13:03:29 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
update_files -from_files {{C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd}} -to_files {{C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd' with file 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd'.
INFO: [filemgmt 20-762] Replacing file 'C:/Progetto reti logiche/test_bench/FSM_testbench2.vhd' with file 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd'.
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
[Thu Feb 22 13:05:18 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1636.113 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1636.113 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1636.113 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} 65
remove_bps -file {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} -line 65
add_bp {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd} 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Progetto' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1636.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Thu Feb 22 13:09:09 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Progetto' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Thu Feb 22 13:11:42 2018] Launched synth_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 22 13:12:14 2018] Launched impl_1...
Run output will be captured here: C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
reset_run impl_1
close_project
open_project {C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Progetto' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 13:13:35 2018...
