$date
	Wed Dec  9 06:30:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_decode_tb $end
$var wire 1 ! fetch $end
$var wire 1 " Y_sel $end
$var wire 1 # X_sel $end
$var wire 1 $ Wr $end
$var wire 1 % Rd $end
$var wire 1 & PC_En $end
$var wire 2 ' M [1:0] $end
$var wire 1 ( IR_En $end
$var wire 1 ) Halted $end
$var wire 1 * Addr_sel $end
$var wire 1 + Acc_En $end
$var reg 4 , F [3:0] $end
$var reg 1 - N $end
$var reg 1 . Z $end
$var reg 1 / state $end
$scope module dut $end
$var wire 4 0 F [3:0] $end
$var wire 1 - N $end
$var wire 1 . Z $end
$var wire 1 / state $end
$var reg 1 + Acc_En $end
$var reg 1 * Addr_sel $end
$var reg 1 ) Halted $end
$var reg 1 ( IR_En $end
$var reg 2 1 M [1:0] $end
$var reg 1 & PC_En $end
$var reg 1 % Rd $end
$var reg 1 $ Wr $end
$var reg 1 # X_sel $end
$var reg 1 " Y_sel $end
$var reg 1 ! fetch $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 1
bx 0
0/
x.
x-
bx ,
0+
0*
0)
1(
b10 '
1&
1%
0$
1#
x"
1!
$end
#1000
1*
0"
x#
b0 '
b0 1
1+
0(
0&
0!
b0 ,
b0 0
1/
#2000
1$
0%
x"
0#
bx '
bx 1
0+
b1 ,
b1 0
#3000
0$
1%
0"
b1 '
b1 1
1+
b10 ,
b10 0
#4000
b11 '
b11 1
b11 ,
b11 0
#5000
0%
x*
1"
x#
b0 '
b0 1
0+
1&
b100 ,
b100 0
#6000
0-
b101 ,
b101 0
#7000
x"
bx '
bx 1
0&
1-
#8000
1"
b0 '
b0 1
1&
0.
b110 ,
b110 0
#9000
x"
bx '
bx 1
0&
1.
#10000
1)
b111 ,
b111 0
#11000
