

================================================================
== Synthesis Summary Report of 'calculateLayer2'
================================================================
+ General Information: 
    * Date:           Tue Jan 28 12:12:41 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        CNN_lenet5
    * Solution:       solution5 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |                          Modules                         |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |            |     |
    |                          & Loops                         |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |     LUT    | URAM|
    +----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+
    |+ calculateLayer2                                         |  Timing|  -0.98|    28541|  2.854e+05|         -|    28542|     -|        no|   5 (1%)|  8 (3%)|  5483 (5%)|  5441 (10%)|    -|
    | o calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |      II|   7.30|    28539|  2.854e+05|       176|       28|  1014|       yes|        -|       -|          -|           -|    -|
    |  + SIGMOID                                               |       -|   0.88|       28|    280.000|         -|        4|     -|       yes|  1 (~0%)|  3 (1%)|  550 (~0%)|   1293 (2%)|    -|
    +----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_bus | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface      | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_bus | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_bus | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_CTRL_bus | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_bus | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL_bus | Layer1_Neurons_CPU_1 | 0x10   | 32    | W      | Data signal of Layer1_Neurons_CPU |                                                                      |
| s_axi_CTRL_bus | Layer1_Neurons_CPU_2 | 0x14   | 32    | W      | Data signal of Layer1_Neurons_CPU |                                                                      |
| s_axi_CTRL_bus | Layer2_Neurons_CPU_1 | 0x1c   | 32    | W      | Data signal of Layer2_Neurons_CPU |                                                                      |
| s_axi_CTRL_bus | Layer2_Neurons_CPU_2 | 0x20   | 32    | W      | Data signal of Layer2_Neurons_CPU |                                                                      |
+----------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* BRAM
+--------------------------+------------+---------------+
| Interface                | Data Width | Address Width |
+--------------------------+------------+---------------+
| Layer1_Weights_CPU_PORTA | 32         | 32            |
| Layer1_Weights_CPU_PORTB | 32         | 32            |
+--------------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+----------+
| Argument           | Direction | Datatype |
+--------------------+-----------+----------+
| Layer1_Neurons_CPU | inout     | float*   |
| Layer1_Weights_CPU | in        | float*   |
| Layer2_Neurons_CPU | inout     | float*   |
+--------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------+--------------------------+-----------+----------+------------------------------------------------+
| Argument           | HW Interface             | HW Type   | HW Usage | HW Info                                        |
+--------------------+--------------------------+-----------+----------+------------------------------------------------+
| Layer1_Neurons_CPU | m_axi_gmem               | interface |          |                                                |
| Layer1_Neurons_CPU | s_axi_CTRL_bus           | register  | offset   | name=Layer1_Neurons_CPU_1 offset=0x10 range=32 |
| Layer1_Neurons_CPU | s_axi_CTRL_bus           | register  | offset   | name=Layer1_Neurons_CPU_2 offset=0x14 range=32 |
| Layer1_Weights_CPU | Layer1_Weights_CPU_PORTA | interface |          |                                                |
| Layer1_Weights_CPU | Layer1_Weights_CPU_PORTB | interface |          |                                                |
| Layer2_Neurons_CPU | m_axi_gmem               | interface |          |                                                |
| Layer2_Neurons_CPU | s_axi_CTRL_bus           | register  | offset   | name=Layer2_Neurons_CPU_1 offset=0x1c range=32 |
| Layer2_Neurons_CPU | s_axi_CTRL_bus           | register  | offset   | name=Layer2_Neurons_CPU_2 offset=0x20 range=32 |
+--------------------+--------------------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------+---------------------------+
| HW Interface | Direction | Length | Width | Loop                 | Loop Location             |
+--------------+-----------+--------+-------+----------------------+---------------------------+
| m_axi_gmem   | write     | 1014   | 32    | calculateLayer2_loop | calculateLayer2.cpp:19:27 |
| m_axi_gmem   | read      | 5      | 32    |                      |                           |
+--------------+-----------+--------+-------+----------------------+---------------------------+

* All M_AXI Variable Accesses
+--------------+--------------------+---------------------------+-----------+--------------+--------+----------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable           | Access Location           | Direction | Burst Status | Length | Loop                 | Loop Location             | Resolution | Problem                                                                                                 |
+--------------+--------------------+---------------------------+-----------+--------------+--------+----------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | Layer1_Neurons_CPU | calculateLayer2.cpp:28:34 | read      | Widen Fail   |        |                      |                           | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | Layer1_Neurons_CPU | calculateLayer2.cpp:28:34 | read      | Inferred     | 5      | OutputColumn_Loop    | calculateLayer2.cpp:21:32 |            |                                                                                                         |
| m_axi_gmem   | Layer2_Neurons_CPU | calculateLayer2.cpp:32:56 | write     | Widen Fail   |        | OutputColumn_Loop    | calculateLayer2.cpp:21:32 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | Layer2_Neurons_CPU | calculateLayer2.cpp:32:56 | write     | Inferred     | 1014   | calculateLayer2_loop | calculateLayer2.cpp:19:27 |            |                                                                                                         |
+--------------+--------------------+---------------------------+-----------+--------------+--------+----------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+------------+------+---------+---------+
| + calculateLayer2                     | 8   |        |            |      |         |         |
|   add_ln19_fu_631_p2                  |     |        | add_ln19   | add  | fabric  | 0       |
|   add_ln19_1_fu_684_p2                |     |        | add_ln19_1 | add  | fabric  | 0       |
|   add_ln20_fu_698_p2                  |     |        | add_ln20   | add  | fabric  | 0       |
|   mul_3ns_6ns_8_1_1_U11               |     |        | empty_62   | mul  | auto    | 0       |
|   empty_20_fu_1147_p2                 |     |        | empty_20   | add  | fabric  | 0       |
|   empty_22_fu_859_p2                  |     |        | empty_22   | add  | fabric  | 0       |
|   empty_23_fu_869_p2                  |     |        | empty_23   | add  | fabric  | 0       |
|   empty_24_fu_932_p2                  |     |        | empty_24   | add  | fabric  | 0       |
|   empty_25_fu_942_p2                  |     |        | empty_25   | add  | fabric  | 0       |
|   empty_26_fu_952_p2                  |     |        | empty_26   | add  | fabric  | 0       |
|   empty_27_fu_962_p2                  |     |        | empty_27   | add  | fabric  | 0       |
|   empty_28_fu_972_p2                  |     |        | empty_28   | add  | fabric  | 0       |
|   empty_29_fu_982_p2                  |     |        | empty_29   | add  | fabric  | 0       |
|   empty_30_fu_992_p2                  |     |        | empty_30   | add  | fabric  | 0       |
|   empty_31_fu_1002_p2                 |     |        | empty_31   | add  | fabric  | 0       |
|   empty_32_fu_1012_p2                 |     |        | empty_32   | add  | fabric  | 0       |
|   empty_33_fu_1022_p2                 |     |        | empty_33   | add  | fabric  | 0       |
|   empty_34_fu_1087_p2                 |     |        | empty_34   | add  | fabric  | 0       |
|   empty_35_fu_1097_p2                 |     |        | empty_35   | add  | fabric  | 0       |
|   empty_36_fu_1107_p2                 |     |        | empty_36   | add  | fabric  | 0       |
|   empty_37_fu_1117_p2                 |     |        | empty_37   | add  | fabric  | 0       |
|   empty_38_fu_1127_p2                 |     |        | empty_38   | add  | fabric  | 0       |
|   empty_39_fu_1137_p2                 |     |        | empty_39   | add  | fabric  | 0       |
|   empty_40_fu_1157_p2                 |     |        | empty_40   | add  | fabric  | 0       |
|   empty_41_fu_1167_p2                 |     |        | empty_41   | add  | fabric  | 0       |
|   empty_42_fu_1177_p2                 |     |        | empty_42   | add  | fabric  | 0       |
|   empty_43_fu_1284_p2                 |     |        | empty_43   | add  | fabric  | 0       |
|   empty_44_fu_1294_p2                 |     |        | empty_44   | add  | fabric  | 0       |
|   mul_4ns_7ns_10_1_1_U12              |     |        | empty_45   | mul  | auto    | 0       |
|   tmp1_fu_1193_p2                     |     |        | tmp1       | add  | fabric  | 0       |
|   empty_46_fu_1203_p2                 |     |        | empty_46   | add  | fabric  | 0       |
|   empty_47_fu_1440_p2                 |     |        | empty_47   | add  | fabric  | 0       |
|   tmp2_fu_1208_p2                     |     |        | tmp2       | add  | fabric  | 0       |
|   empty_48_fu_1218_p2                 |     |        | empty_48   | add  | fabric  | 0       |
|   empty_49_fu_1359_p2                 |     |        | empty_49   | add  | fabric  | 0       |
|   tmp3_fu_1223_p2                     |     |        | tmp3       | add  | fabric  | 0       |
|   empty_50_fu_1233_p2                 |     |        | empty_50   | add  | fabric  | 0       |
|   empty_51_fu_1250_p2                 |     |        | empty_51   | add  | fabric  | 0       |
|   tmp4_fu_1035_p2                     |     |        | tmp4       | add  | fabric  | 0       |
|   empty_52_fu_1045_p2                 |     |        | empty_52   | add  | fabric  | 0       |
|   empty_53_fu_1062_p2                 |     |        | empty_53   | add  | fabric  | 0       |
|   empty_54_fu_890_p2                  |     |        | empty_54   | add  | fabric  | 0       |
|   empty_55_fu_907_p2                  |     |        | empty_55   | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_1    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_s    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_2    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_5    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_3    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_6    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_4    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_7    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_5    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_1    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_6    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_1_1  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_7    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_1_2  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_8    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_1_3  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_9    | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_1_4  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_10   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_2    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_11   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_2_1  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_12   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_2_2  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_13   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_2_3  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_14   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_2_4  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_15   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_3    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_16   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_3_1  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_17   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_3_2  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_18   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_3_3  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_19   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_3_4  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_20   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_4    | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_21   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_4_1  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_22   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_4_2  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_23   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_4_3  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_24   | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_x_U10 | 3   |        | mul27_4_4  | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U9   | 2   |        | somme_25   | fadd | fulldsp | 4       |
|   add_ln21_fu_760_p2                  |     |        | add_ln21   | add  | fabric  | 0       |
|   add_ln20_1_fu_766_p2                |     |        | add_ln20_1 | add  | fabric  | 0       |
|  + SIGMOID                            | 3   |        |            |      |         |         |
|    fdiv_32ns_32ns_32_16_no_dsp_1_U2   |     |        | div        | fdiv | fabric  | 15      |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1   | 3   |        | dc         | fmul | maxdsp  | 3       |
|    add_ln317_fu_229_p2                |     |        | add_ln317  | add  | fabric  | 0       |
|    sub_ln18_fu_243_p2                 |     |        | sub_ln18   | sub  | fabric  | 0       |
|    result_2_fu_317_p2                 |     |        | result_2   | sub  | fabric  | 0       |
+---------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------------------+-----------+-----------+------+------+--------+--------------+------+---------+------------------+
| Name               | Usage     | Type      | BRAM | URAM | Pragma | Variable     | Impl | Latency | Bitwidth, Depth, |
|                    |           |           |      |      |        |              |      |         | Banks            |
+--------------------+-----------+-----------+------+------+--------+--------------+------+---------+------------------+
| + calculateLayer2  |           |           | 5    | 0    |        |              |      |         |                  |
|   CTRL_bus_s_axi_U | interface | s_axilite |      |      |        |              |      |         |                  |
|   gmem_m_axi_U     | interface | m_axi     | 4    |      |        |              |      |         |                  |
|  + SIGMOID         |           |           | 1    | 0    |        |              |      |         |                  |
|    sigmoidLUT_1_U  | rom_1p    |           | 1    |      |        | sigmoidLUT_1 | auto | 1       | 32, 256, 1       |
+--------------------+-----------+-----------+------+------+--------+--------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+---------------------------------------------------------------+
| Type      | Options                                    | Location                                                      |
+-----------+--------------------------------------------+---------------------------------------------------------------+
| interface | mode=m_axi port=Layer1_Neurons_CPU         | calculateLayer2.cpp:9 in calculatelayer2, Layer1_Neurons_CPU  |
| interface | mode=bram port=Layer1_Weights_CPU          | calculateLayer2.cpp:10 in calculatelayer2, Layer1_Weights_CPU |
| interface | mode=m_axi port=Layer2_Neurons_CPU         | calculateLayer2.cpp:11 in calculatelayer2, Layer2_Neurons_CPU |
| interface | mode=s_axilite port=return bundle=CTRL_bus | calculateLayer2.cpp:12 in calculatelayer2, return             |
| pipeline  | II=25                                      | calculateLayer2.cpp:22 in calculatelayer2                     |
| unroll    | factor=5                                   | calculateLayer2.cpp:25 in calculatelayer2                     |
| pipeline  | II=4                                       | sigmoid.cpp:17 in sigmoid                                     |
+-----------+--------------------------------------------+---------------------------------------------------------------+


