
LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014400  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  080145a0  080145a0  000245a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014e14  08014e14  00024e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014e1c  08014e1c  00024e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08014e20  08014e20  00024e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000460  20000000  08014e24  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000de4  20000460  08015284  00030460  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  20001244  08015284  00031244  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030460  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004ddc0  00000000  00000000  00030490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007034  00000000  00000000  0007e250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003838  00000000  00000000  00085288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00003598  00000000  00000000  00088ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000db89  00000000  00000000  0008c058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00032244  00000000  00000000  00099be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000b2812  00000000  00000000  000cbe25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0017e637  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00010400  00000000  00000000  0017e68c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  0018ea8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  0018eb58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000460 	.word	0x20000460
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014588 	.word	0x08014588

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000464 	.word	0x20000464
 80001dc:	08014588 	.word	0x08014588

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bd6:	f000 b9a1 	b.w	8000f1c <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f835 	bl	8000c58 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f828 	bl	8000c58 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f817 	bl	8000c58 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f809 	bl	8000c58 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468c      	mov	ip, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f040 8083 	bne.w	8000d6e <__udivmoddi4+0x116>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d947      	bls.n	8000cfe <__udivmoddi4+0xa6>
 8000c6e:	fab2 f282 	clz	r2, r2
 8000c72:	b142      	cbz	r2, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	f1c2 0020 	rsb	r0, r2, #32
 8000c78:	fa24 f000 	lsr.w	r0, r4, r0
 8000c7c:	4091      	lsls	r1, r2
 8000c7e:	4097      	lsls	r7, r2
 8000c80:	ea40 0c01 	orr.w	ip, r0, r1
 8000c84:	4094      	lsls	r4, r2
 8000c86:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8a:	0c23      	lsrs	r3, r4, #16
 8000c8c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c90:	fa1f fe87 	uxth.w	lr, r7
 8000c94:	fb08 c116 	mls	r1, r8, r6, ip
 8000c98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9c:	fb06 f10e 	mul.w	r1, r6, lr
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x60>
 8000ca4:	18fb      	adds	r3, r7, r3
 8000ca6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000caa:	f080 8119 	bcs.w	8000ee0 <__udivmoddi4+0x288>
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	f240 8116 	bls.w	8000ee0 <__udivmoddi4+0x288>
 8000cb4:	3e02      	subs	r6, #2
 8000cb6:	443b      	add	r3, r7
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ccc:	45a6      	cmp	lr, r4
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x8c>
 8000cd0:	193c      	adds	r4, r7, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cd6:	f080 8105 	bcs.w	8000ee4 <__udivmoddi4+0x28c>
 8000cda:	45a6      	cmp	lr, r4
 8000cdc:	f240 8102 	bls.w	8000ee4 <__udivmoddi4+0x28c>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	443c      	add	r4, r7
 8000ce4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce8:	eba4 040e 	sub.w	r4, r4, lr
 8000cec:	2600      	movs	r6, #0
 8000cee:	b11d      	cbz	r5, 8000cf8 <__udivmoddi4+0xa0>
 8000cf0:	40d4      	lsrs	r4, r2
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf8:	4631      	mov	r1, r6
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	b902      	cbnz	r2, 8000d02 <__udivmoddi4+0xaa>
 8000d00:	deff      	udf	#255	; 0xff
 8000d02:	fab2 f282 	clz	r2, r2
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	d150      	bne.n	8000dac <__udivmoddi4+0x154>
 8000d0a:	1bcb      	subs	r3, r1, r7
 8000d0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d10:	fa1f f887 	uxth.w	r8, r7
 8000d14:	2601      	movs	r6, #1
 8000d16:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d1a:	0c21      	lsrs	r1, r4, #16
 8000d1c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d24:	fb08 f30c 	mul.w	r3, r8, ip
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0xe4>
 8000d2c:	1879      	adds	r1, r7, r1
 8000d2e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0xe2>
 8000d34:	428b      	cmp	r3, r1
 8000d36:	f200 80e9 	bhi.w	8000f0c <__udivmoddi4+0x2b4>
 8000d3a:	4684      	mov	ip, r0
 8000d3c:	1ac9      	subs	r1, r1, r3
 8000d3e:	b2a3      	uxth	r3, r4
 8000d40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d44:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d48:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d4c:	fb08 f800 	mul.w	r8, r8, r0
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	d907      	bls.n	8000d64 <__udivmoddi4+0x10c>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x10a>
 8000d5c:	45a0      	cmp	r8, r4
 8000d5e:	f200 80d9 	bhi.w	8000f14 <__udivmoddi4+0x2bc>
 8000d62:	4618      	mov	r0, r3
 8000d64:	eba4 0408 	sub.w	r4, r4, r8
 8000d68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d6c:	e7bf      	b.n	8000cee <__udivmoddi4+0x96>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x12e>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f000 80b1 	beq.w	8000eda <__udivmoddi4+0x282>
 8000d78:	2600      	movs	r6, #0
 8000d7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7e:	4630      	mov	r0, r6
 8000d80:	4631      	mov	r1, r6
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f683 	clz	r6, r3
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d14a      	bne.n	8000e24 <__udivmoddi4+0x1cc>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0x140>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80b8 	bhi.w	8000f08 <__udivmoddi4+0x2b0>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	468c      	mov	ip, r1
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d0a8      	beq.n	8000cf8 <__udivmoddi4+0xa0>
 8000da6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000daa:	e7a5      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000dac:	f1c2 0320 	rsb	r3, r2, #32
 8000db0:	fa20 f603 	lsr.w	r6, r0, r3
 8000db4:	4097      	lsls	r7, r2
 8000db6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dba:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbe:	40d9      	lsrs	r1, r3
 8000dc0:	4330      	orrs	r0, r6
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dc8:	fa1f f887 	uxth.w	r8, r7
 8000dcc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb06 f108 	mul.w	r1, r6, r8
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	fa04 f402 	lsl.w	r4, r4, r2
 8000dde:	d909      	bls.n	8000df4 <__udivmoddi4+0x19c>
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000de6:	f080 808d 	bcs.w	8000f04 <__udivmoddi4+0x2ac>
 8000dea:	4299      	cmp	r1, r3
 8000dec:	f240 808a 	bls.w	8000f04 <__udivmoddi4+0x2ac>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	443b      	add	r3, r7
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b281      	uxth	r1, r0
 8000df8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dfc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e04:	fb00 f308 	mul.w	r3, r0, r8
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x1c4>
 8000e0c:	1879      	adds	r1, r7, r1
 8000e0e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e12:	d273      	bcs.n	8000efc <__udivmoddi4+0x2a4>
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d971      	bls.n	8000efc <__udivmoddi4+0x2a4>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	4439      	add	r1, r7
 8000e1c:	1acb      	subs	r3, r1, r3
 8000e1e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e22:	e778      	b.n	8000d16 <__udivmoddi4+0xbe>
 8000e24:	f1c6 0c20 	rsb	ip, r6, #32
 8000e28:	fa03 f406 	lsl.w	r4, r3, r6
 8000e2c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e30:	431c      	orrs	r4, r3
 8000e32:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e36:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e3e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e42:	431f      	orrs	r7, r3
 8000e44:	0c3b      	lsrs	r3, r7, #16
 8000e46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4a:	fa1f f884 	uxth.w	r8, r4
 8000e4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e56:	fb09 fa08 	mul.w	sl, r9, r8
 8000e5a:	458a      	cmp	sl, r1
 8000e5c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e60:	fa00 f306 	lsl.w	r3, r0, r6
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x220>
 8000e66:	1861      	adds	r1, r4, r1
 8000e68:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e6c:	d248      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000e6e:	458a      	cmp	sl, r1
 8000e70:	d946      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4421      	add	r1, r4
 8000e78:	eba1 010a 	sub.w	r1, r1, sl
 8000e7c:	b2bf      	uxth	r7, r7
 8000e7e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e82:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e86:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e8a:	fb00 f808 	mul.w	r8, r0, r8
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d907      	bls.n	8000ea2 <__udivmoddi4+0x24a>
 8000e92:	19e7      	adds	r7, r4, r7
 8000e94:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e98:	d22e      	bcs.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9a:	45b8      	cmp	r8, r7
 8000e9c:	d92c      	bls.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4427      	add	r7, r4
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	eba7 0708 	sub.w	r7, r7, r8
 8000eaa:	fba0 8902 	umull	r8, r9, r0, r2
 8000eae:	454f      	cmp	r7, r9
 8000eb0:	46c6      	mov	lr, r8
 8000eb2:	4649      	mov	r1, r9
 8000eb4:	d31a      	bcc.n	8000eec <__udivmoddi4+0x294>
 8000eb6:	d017      	beq.n	8000ee8 <__udivmoddi4+0x290>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x27a>
 8000eba:	ebb3 020e 	subs.w	r2, r3, lr
 8000ebe:	eb67 0701 	sbc.w	r7, r7, r1
 8000ec2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ec6:	40f2      	lsrs	r2, r6
 8000ec8:	ea4c 0202 	orr.w	r2, ip, r2
 8000ecc:	40f7      	lsrs	r7, r6
 8000ece:	e9c5 2700 	strd	r2, r7, [r5]
 8000ed2:	2600      	movs	r6, #0
 8000ed4:	4631      	mov	r1, r6
 8000ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e70b      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e9      	b.n	8000cb8 <__udivmoddi4+0x60>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6fd      	b.n	8000ce4 <__udivmoddi4+0x8c>
 8000ee8:	4543      	cmp	r3, r8
 8000eea:	d2e5      	bcs.n	8000eb8 <__udivmoddi4+0x260>
 8000eec:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7df      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e7d2      	b.n	8000ea2 <__udivmoddi4+0x24a>
 8000efc:	4660      	mov	r0, ip
 8000efe:	e78d      	b.n	8000e1c <__udivmoddi4+0x1c4>
 8000f00:	4681      	mov	r9, r0
 8000f02:	e7b9      	b.n	8000e78 <__udivmoddi4+0x220>
 8000f04:	4666      	mov	r6, ip
 8000f06:	e775      	b.n	8000df4 <__udivmoddi4+0x19c>
 8000f08:	4630      	mov	r0, r6
 8000f0a:	e74a      	b.n	8000da2 <__udivmoddi4+0x14a>
 8000f0c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f10:	4439      	add	r1, r7
 8000f12:	e713      	b.n	8000d3c <__udivmoddi4+0xe4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	443c      	add	r4, r7
 8000f18:	e724      	b.n	8000d64 <__udivmoddi4+0x10c>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 8000f20:	b40f      	push	{r0, r1, r2, r3}
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b0c2      	sub	sp, #264	; 0x108
 8000f26:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 8000f28:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000f2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 8000f30:	4638      	mov	r0, r7
 8000f32:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000f36:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000f3a:	21fe      	movs	r1, #254	; 0xfe
 8000f3c:	f011 f98c 	bl	8012258 <vsniprintf>
 8000f40:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 8000f44:	463b      	mov	r3, r7
 8000f46:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 f80a 	bl	8000f64 <usart_puts>
    return len;
 8000f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f60:	b004      	add	sp, #16
 8000f62:	4770      	bx	lr

08000f64 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <usart_puts+0x24>)
 8000f7a:	f00d ffde 	bl	800ef3a <HAL_UART_Transmit>
    return 0;
 8000f7e:	2300      	movs	r3, #0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200009a4 	.word	0x200009a4

08000f8c <FlightControlPID_innerLoop>:
    pid_z_integ1 = -pid->z_i1_limit;
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
}

void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b087      	sub	sp, #28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	603b      	str	r3, [r7, #0]
  float error, deriv;

  if(gTHR<MIN_THR)
 8000f9a:	4bbd      	ldr	r3, [pc, #756]	; (8001290 <FlightControlPID_innerLoop+0x304>)
 8000f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa0:	2bc7      	cmp	r3, #199	; 0xc7
 8000fa2:	dc0b      	bgt.n	8000fbc <FlightControlPID_innerLoop+0x30>
  {
    pid_x_integ2 = 0;
 8000fa4:	4bbb      	ldr	r3, [pc, #748]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 8000fac:	4bba      	ldr	r3, [pc, #744]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 8000fb4:	4bb9      	ldr	r3, [pc, #740]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8000fb6:	f04f 0200 	mov.w	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	ed93 7a00 	vldr	s14, [r3]
 8000fc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fca:	4bb5      	ldr	r3, [pc, #724]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 8000fcc:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	edd3 7a00 	vldr	s15, [r3]
 8000fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fe0:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ2 += error*pid->ts;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	ed93 7a00 	vldr	s14, [r3]
 8000fea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff2:	4ba8      	ldr	r3, [pc, #672]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000ff4:	edd3 7a00 	vldr	s15, [r3]
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	4ba5      	ldr	r3, [pc, #660]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8000ffe:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001008:	4ba2      	ldr	r3, [pc, #648]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001016:	d504      	bpl.n	8001022 <FlightControlPID_innerLoop+0x96>
    pid_x_integ2 = pid->x_i2_limit;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101c:	4a9d      	ldr	r2, [pc, #628]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e014      	b.n	800104c <FlightControlPID_innerLoop+0xc0>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001028:	eeb1 7a67 	vneg.f32	s14, s15
 800102c:	4b99      	ldr	r3, [pc, #612]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 800102e:	edd3 7a00 	vldr	s15, [r3]
 8001032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103a:	dd07      	ble.n	800104c <FlightControlPID_innerLoop+0xc0>
    pid_x_integ2 = -pid->x_i2_limit;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001042:	eef1 7a67 	vneg.f32	s15, s15
 8001046:	4b93      	ldr	r3, [pc, #588]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 8001048:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 800104c:	4b95      	ldr	r3, [pc, #596]	; (80012a4 <FlightControlPID_innerLoop+0x318>)
 800104e:	edd3 7a00 	vldr	s15, [r3]
 8001052:	ed97 7a05 	vldr	s14, [r7, #20]
 8001056:	ee37 7a67 	vsub.f32	s14, s14, s15
 800105a:	4b91      	ldr	r3, [pc, #580]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 800105c:	edd3 7a00 	vldr	s15, [r3]
 8001060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001064:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_error2 = error;
 8001068:	4a8e      	ldr	r2, [pc, #568]	; (80012a4 <FlightControlPID_innerLoop+0x318>)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 800106e:	4b8e      	ldr	r3, [pc, #568]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ed97 7a04 	vldr	s14, [r7, #16]
 8001078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107c:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80012ac <FlightControlPID_innerLoop+0x320>
 8001080:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001084:	4b88      	ldr	r3, [pc, #544]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001086:	edd3 7a00 	vldr	s15, [r3]
 800108a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108e:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_deriv = deriv;
 8001092:	4a85      	ldr	r2, [pc, #532]	; (80012a8 <FlightControlPID_innerLoop+0x31c>)
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	ed93 7a03 	vldr	s14, [r3, #12]
 800109e:	edd7 7a05 	vldr	s15, [r7, #20]
 80010a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80010ac:	4b79      	ldr	r3, [pc, #484]	; (8001294 <FlightControlPID_innerLoop+0x308>)
 80010ae:	edd3 7a00 	vldr	s15, [r3]
 80010b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	edd3 6a05 	vldr	s13, [r3, #20]
 80010c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80010d8:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80012b0 <FlightControlPID_innerLoop+0x324>
 80010dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	dd02      	ble.n	80010ec <FlightControlPID_innerLoop+0x160>
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	4a72      	ldr	r2, [pc, #456]	; (80012b4 <FlightControlPID_innerLoop+0x328>)
 80010ea:	65da      	str	r2, [r3, #92]	; 0x5c
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80010f2:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80012b8 <FlightControlPID_innerLoop+0x32c>
 80010f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fe:	d502      	bpl.n	8001106 <FlightControlPID_innerLoop+0x17a>
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4a6e      	ldr	r2, [pc, #440]	; (80012bc <FlightControlPID_innerLoop+0x330>)
 8001104:	65da      	str	r2, [r3, #92]	; 0x5c

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001112:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001116:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ2 += error*pid->ts;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	ed93 7a00 	vldr	s14, [r3]
 8001120:	edd7 7a05 	vldr	s15, [r7, #20]
 8001124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001128:	4b5b      	ldr	r3, [pc, #364]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001132:	4b59      	ldr	r3, [pc, #356]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001134:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800113e:	4b56      	ldr	r3, [pc, #344]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001140:	edd3 7a00 	vldr	s15, [r3]
 8001144:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114c:	d504      	bpl.n	8001158 <FlightControlPID_innerLoop+0x1cc>
    pid_y_integ2 = pid->y_i2_limit;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001152:	4a51      	ldr	r2, [pc, #324]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e014      	b.n	8001182 <FlightControlPID_innerLoop+0x1f6>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800115e:	eeb1 7a67 	vneg.f32	s14, s15
 8001162:	4b4d      	ldr	r3, [pc, #308]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 8001164:	edd3 7a00 	vldr	s15, [r3]
 8001168:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001170:	dd07      	ble.n	8001182 <FlightControlPID_innerLoop+0x1f6>
    pid_y_integ2 = -pid->y_i2_limit;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001178:	eef1 7a67 	vneg.f32	s15, s15
 800117c:	4b46      	ldr	r3, [pc, #280]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 800117e:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001182:	4b4f      	ldr	r3, [pc, #316]	; (80012c0 <FlightControlPID_innerLoop+0x334>)
 8001184:	edd3 7a00 	vldr	s15, [r3]
 8001188:	ed97 7a05 	vldr	s14, [r7, #20]
 800118c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001190:	4b43      	ldr	r3, [pc, #268]	; (80012a0 <FlightControlPID_innerLoop+0x314>)
 8001192:	edd3 7a00 	vldr	s15, [r3]
 8001196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800119a:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_error2 = error;
 800119e:	4a48      	ldr	r2, [pc, #288]	; (80012c0 <FlightControlPID_innerLoop+0x334>)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 80011a4:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	ed97 7a04 	vldr	s14, [r7, #16]
 80011ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b2:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80012ac <FlightControlPID_innerLoop+0x320>
 80011b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ba:	4b42      	ldr	r3, [pc, #264]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011bc:	edd3 7a00 	vldr	s15, [r3]
 80011c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c4:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_deriv = deriv;
 80011c8:	4a3e      	ldr	r2, [pc, #248]	; (80012c4 <FlightControlPID_innerLoop+0x338>)
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	ed93 7a08 	vldr	s14, [r3, #32]
 80011d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80011e2:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <FlightControlPID_innerLoop+0x30c>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80011f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80011fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800120e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80012b0 <FlightControlPID_innerLoop+0x324>
 8001212:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121a:	dd02      	ble.n	8001222 <FlightControlPID_innerLoop+0x296>
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	4a25      	ldr	r2, [pc, #148]	; (80012b4 <FlightControlPID_innerLoop+0x328>)
 8001220:	665a      	str	r2, [r3, #100]	; 0x64
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001228:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80012b8 <FlightControlPID_innerLoop+0x32c>
 800122c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	d502      	bpl.n	800123c <FlightControlPID_innerLoop+0x2b0>
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	4a20      	ldr	r2, [pc, #128]	; (80012bc <FlightControlPID_innerLoop+0x330>)
 800123a:	665a      	str	r2, [r3, #100]	; 0x64

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	edd3 7a02 	vldr	s15, [r3, #8]
 8001248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800124c:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ2 += error*pid->ts;
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	ed93 7a00 	vldr	s14, [r3]
 8001256:	edd7 7a05 	vldr	s15, [r7, #20]
 800125a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8001260:	edd3 7a00 	vldr	s15, [r3]
 8001264:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <FlightControlPID_innerLoop+0x310>)
 800126a:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <FlightControlPID_innerLoop+0x310>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001282:	d521      	bpl.n	80012c8 <FlightControlPID_innerLoop+0x33c>
    pid_z_integ2 = pid->z_i2_limit;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001288:	4a04      	ldr	r2, [pc, #16]	; (800129c <FlightControlPID_innerLoop+0x310>)
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	e031      	b.n	80012f2 <FlightControlPID_innerLoop+0x366>
 800128e:	bf00      	nop
 8001290:	20000d52 	.word	0x20000d52
 8001294:	2000047c 	.word	0x2000047c
 8001298:	20000480 	.word	0x20000480
 800129c:	20000484 	.word	0x20000484
 80012a0:	20000628 	.word	0x20000628
 80012a4:	20000488 	.word	0x20000488
 80012a8:	20000494 	.word	0x20000494
 80012ac:	3ccccccd 	.word	0x3ccccccd
 80012b0:	44480000 	.word	0x44480000
 80012b4:	44480000 	.word	0x44480000
 80012b8:	c4480000 	.word	0xc4480000
 80012bc:	c4480000 	.word	0xc4480000
 80012c0:	2000048c 	.word	0x2000048c
 80012c4:	20000498 	.word	0x20000498
  else if(pid_z_integ2 < -pid->z_i2_limit)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012ce:	eeb1 7a67 	vneg.f32	s14, s15
 80012d2:	4b74      	ldr	r3, [pc, #464]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e0:	dd07      	ble.n	80012f2 <FlightControlPID_innerLoop+0x366>
    pid_z_integ2 = -pid->z_i2_limit;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80012e8:	eef1 7a67 	vneg.f32	s15, s15
 80012ec:	4b6d      	ldr	r3, [pc, #436]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 80012ee:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 80012f2:	4b6d      	ldr	r3, [pc, #436]	; (80014a8 <FlightControlPID_innerLoop+0x51c>)
 80012f4:	edd3 7a00 	vldr	s15, [r3]
 80012f8:	ed97 7a05 	vldr	s14, [r7, #20]
 80012fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001300:	4b6a      	ldr	r3, [pc, #424]	; (80014ac <FlightControlPID_innerLoop+0x520>)
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800130a:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_z_pre_error2 = error;
 800130e:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <FlightControlPID_innerLoop+0x51c>)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800131a:	edd7 7a05 	vldr	s15, [r7, #20]
 800131e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001328:	4b5e      	ldr	r3, [pc, #376]	; (80014a4 <FlightControlPID_innerLoop+0x518>)
 800132a:	edd3 7a00 	vldr	s15, [r3]
 800132e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001332:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800133c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001354:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80014b0 <FlightControlPID_innerLoop+0x524>
 8001358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	dd02      	ble.n	8001368 <FlightControlPID_innerLoop+0x3dc>
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	4a53      	ldr	r2, [pc, #332]	; (80014b4 <FlightControlPID_innerLoop+0x528>)
 8001366:	66da      	str	r2, [r3, #108]	; 0x6c
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800136e:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80014b8 <FlightControlPID_innerLoop+0x52c>
 8001372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	d502      	bpl.n	8001382 <FlightControlPID_innerLoop+0x3f6>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	4a4f      	ldr	r2, [pc, #316]	; (80014bc <FlightControlPID_innerLoop+0x530>)
 8001380:	66da      	str	r2, [r3, #108]	; 0x6c

  
#ifdef MOTOR_DC

  motor_thr = ((int16_t) (0.05f*(float)gTHR + 633.333f));           //Remocon Devo7E >> 630 to 1700
 8001382:	4b4f      	ldr	r3, [pc, #316]	; (80014c0 <FlightControlPID_innerLoop+0x534>)
 8001384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001390:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80014c4 <FlightControlPID_innerLoop+0x538>
 8001394:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001398:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80014c8 <FlightControlPID_innerLoop+0x53c>
 800139c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	4b48      	ldr	r3, [pc, #288]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013ac:	801a      	strh	r2, [r3, #0]
  motor_thr = 0.28f*gTHR + 750.0f;                 //TGY-i6 remocon and external ESC STEVAL-ESC001V1
//    motor_thr = ((int16_t) (0.28f*(float)gTHR + 850.0f));                 //TGY-i6 remocon and external ESC Afro12A

#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 80013ae:	4b47      	ldr	r3, [pc, #284]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80013c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80013cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80013d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013da:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 80013de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013e2:	6a3b      	ldr	r3, [r7, #32]
 80013e4:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 80013e8:	4b38      	ldr	r3, [pc, #224]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 80013ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ee:	ee07 3a90 	vmov	s15, r3
 80013f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80013fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001406:	ee37 7a67 	vsub.f32	s14, s14, s15
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001410:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001414:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 8001418:	ee77 7a87 	vadd.f32	s15, s15, s14
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001422:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 8001452:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 800145c:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <FlightControlPID_innerLoop+0x540>)
 800145e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001470:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800147a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001488:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80014d0 <FlightControlPID_innerLoop+0x544>
 800148c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001496:	bf00      	nop
 8001498:	371c      	adds	r7, #28
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20000484 	.word	0x20000484
 80014a8:	20000490 	.word	0x20000490
 80014ac:	20000628 	.word	0x20000628
 80014b0:	44480000 	.word	0x44480000
 80014b4:	44480000 	.word	0x44480000
 80014b8:	c4480000 	.word	0xc4480000
 80014bc:	c4480000 	.word	0xc4480000
 80014c0:	20000d52 	.word	0x20000d52
 80014c4:	3d4ccccd 	.word	0x3d4ccccd
 80014c8:	441e5550 	.word	0x441e5550
 80014cc:	20000624 	.word	0x20000624
 80014d0:	00000000 	.word	0x00000000

080014d4 <main>:
int32_t BytesToWrite;

/* USER CODE END 0 */

int main(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014da:	f009 ff99 	bl	800b410 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80014de:	f000 f907 	bl	80016f0 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80014e2:	f000 fa9b 	bl	8001a1c <MX_GPIO_Init>
	MX_ADC1_Init();
 80014e6:	f000 f96b 	bl	80017c0 <MX_ADC1_Init>
	MX_TIM2_Init();
 80014ea:	f000 f9a5 	bl	8001838 <MX_TIM2_Init>
	MX_TIM4_Init();
 80014ee:	f000 f9f7 	bl	80018e0 <MX_TIM4_Init>
	MX_TIM9_Init();
 80014f2:	f000 fa49 	bl	8001988 <MX_TIM9_Init>
	MX_USART1_UART_Init();
 80014f6:	f000 fa6d 	bl	80019d4 <MX_USART1_UART_Init>
	//MX_USB_DEVICE_Init();

	/* USER CODE BEGIN 2 */

	PRINTF("PBL - Embedded systems with Drones \n\r\n\r");
 80014fa:	4869      	ldr	r0, [pc, #420]	; (80016a0 <main+0x1cc>)
 80014fc:	f7ff fd10 	bl	8000f20 <myprintf>

	//  Initialize Onboard LED
	BSP_LED_Init(LED1);
 8001500:	2000      	movs	r0, #0
 8001502:	f001 fdb5 	bl	8003070 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8001506:	2001      	movs	r0, #1
 8001508:	f001 fdb2 	bl	8003070 <BSP_LED_Init>
	BSP_LED_Off(LED1);
 800150c:	2000      	movs	r0, #0
 800150e:	f001 fdf5 	bl	80030fc <BSP_LED_Off>
	BSP_LED_Off(LED2);
 8001512:	2001      	movs	r0, #1
 8001514:	f001 fdf2 	bl	80030fc <BSP_LED_Off>

	/* Configure and disable all the Chip Select pins for sensors on SPI*/
	Sensor_IO_SPI_CS_Init_All();
 8001518:	f001 fe92 	bl	8003240 <Sensor_IO_SPI_CS_Init_All>

	/* Initialize and Enable the available sensors on SPI*/
	initializeAllSensors();
 800151c:	f000 ff7a 	bl	8002414 <initializeAllSensors>
	enableAllSensors();
 8001520:	f000 ffae 	bl	8002480 <enableAllSensors>
	/* Initialize UART RX */
	HAL_UART_Receive_IT(&huart1, &data_rx, 1);
 8001524:	2201      	movs	r2, #1
 8001526:	495f      	ldr	r1, [pc, #380]	; (80016a4 <main+0x1d0>)
 8001528:	485f      	ldr	r0, [pc, #380]	; (80016a8 <main+0x1d4>)
 800152a:	f00d fd9f 	bl	800f06c <HAL_UART_Receive_IT>

	/* Initialize TIM4 for Motors PWM Output*/
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 800152e:	2100      	movs	r1, #0
 8001530:	485e      	ldr	r0, [pc, #376]	; (80016ac <main+0x1d8>)
 8001532:	f00c fc6f 	bl	800de14 <HAL_TIM_PWM_Start>
	/****************************************/
	/* insert here motor control for M2, M3 and M4*/
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8001536:	2104      	movs	r1, #4
 8001538:	485c      	ldr	r0, [pc, #368]	; (80016ac <main+0x1d8>)
 800153a:	f00c fc6b 	bl	800de14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 800153e:	2108      	movs	r1, #8
 8001540:	485a      	ldr	r0, [pc, #360]	; (80016ac <main+0x1d8>)
 8001542:	f00c fc67 	bl	800de14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8001546:	210c      	movs	r1, #12
 8001548:	4858      	ldr	r0, [pc, #352]	; (80016ac <main+0x1d8>)
 800154a:	f00c fc63 	bl	800de14 <HAL_TIM_PWM_Start>

	/* set motor PWM to 0 DC */
	set_motor_pwm_zero(&motor_pwm);
 800154e:	4858      	ldr	r0, [pc, #352]	; (80016b0 <main+0x1dc>)
 8001550:	f001 f880 	bl	8002654 <set_motor_pwm_zero>

	/* BLE communication */
	PRINTF("LAB2 Init...\n\n");
 8001554:	4857      	ldr	r0, [pc, #348]	; (80016b4 <main+0x1e0>)
 8001556:	f7ff fce3 	bl	8000f20 <myprintf>
		 * In case of DC motor configuration:
		 * - the master clock for TIM4 is 1MHz
		 * - the counter counts up to 2000, result in 2ms of PWM period (500Hz)
		 * - the PWM pulse width data can to 0~1999, coresponding to 0~100% duty cycle
		 */
		int m1 = motor_pwm.motor1_pwm;
 800155a:	4b55      	ldr	r3, [pc, #340]	; (80016b0 <main+0x1dc>)
 800155c:	edd3 7a00 	vldr	s15, [r3]
 8001560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001564:	ee17 3a90 	vmov	r3, s15
 8001568:	613b      	str	r3, [r7, #16]
		int m2 = motor_pwm.motor2_pwm;
 800156a:	4b51      	ldr	r3, [pc, #324]	; (80016b0 <main+0x1dc>)
 800156c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001570:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001574:	ee17 3a90 	vmov	r3, s15
 8001578:	60fb      	str	r3, [r7, #12]
		int m3 = motor_pwm.motor3_pwm;
 800157a:	4b4d      	ldr	r3, [pc, #308]	; (80016b0 <main+0x1dc>)
 800157c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001580:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001584:	ee17 3a90 	vmov	r3, s15
 8001588:	60bb      	str	r3, [r7, #8]
		int m4 = motor_pwm.motor4_pwm;
 800158a:	4b49      	ldr	r3, [pc, #292]	; (80016b0 <main+0x1dc>)
 800158c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001590:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001594:	ee17 3a90 	vmov	r3, s15
 8001598:	607b      	str	r3, [r7, #4]

		c = (uint8_t) data_rx;
 800159a:	4b42      	ldr	r3, [pc, #264]	; (80016a4 <main+0x1d0>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	70fb      	strb	r3, [r7, #3]
		if( c_old != c){
 80015a0:	7dfa      	ldrb	r2, [r7, #23]
 80015a2:	78fb      	ldrb	r3, [r7, #3]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d06f      	beq.n	8001688 <main+0x1b4>
			if( c == 's' ) {
 80015a8:	78fb      	ldrb	r3, [r7, #3]
 80015aa:	2b73      	cmp	r3, #115	; 0x73
 80015ac:	d10f      	bne.n	80015ce <main+0xfa>
				motor_pwm.motor1_pwm = 99;
 80015ae:	4b40      	ldr	r3, [pc, #256]	; (80016b0 <main+0x1dc>)
 80015b0:	4a41      	ldr	r2, [pc, #260]	; (80016b8 <main+0x1e4>)
 80015b2:	601a      	str	r2, [r3, #0]
				motor_pwm.motor2_pwm = 99;
 80015b4:	4b3e      	ldr	r3, [pc, #248]	; (80016b0 <main+0x1dc>)
 80015b6:	4a40      	ldr	r2, [pc, #256]	; (80016b8 <main+0x1e4>)
 80015b8:	605a      	str	r2, [r3, #4]
				motor_pwm.motor3_pwm = 99;
 80015ba:	4b3d      	ldr	r3, [pc, #244]	; (80016b0 <main+0x1dc>)
 80015bc:	4a3e      	ldr	r2, [pc, #248]	; (80016b8 <main+0x1e4>)
 80015be:	609a      	str	r2, [r3, #8]
				motor_pwm.motor4_pwm = 99;
 80015c0:	4b3b      	ldr	r3, [pc, #236]	; (80016b0 <main+0x1dc>)
 80015c2:	4a3d      	ldr	r2, [pc, #244]	; (80016b8 <main+0x1e4>)
 80015c4:	60da      	str	r2, [r3, #12]
				set_motor_pwm(&motor_pwm);
 80015c6:	483a      	ldr	r0, [pc, #232]	; (80016b0 <main+0x1dc>)
 80015c8:	f000 ff9a 	bl	8002500 <set_motor_pwm>
				break;
 80015cc:	e063      	b.n	8001696 <main+0x1c2>

			}
			else if( c == 'o') {
 80015ce:	78fb      	ldrb	r3, [r7, #3]
 80015d0:	2b6f      	cmp	r3, #111	; 0x6f
 80015d2:	d103      	bne.n	80015dc <main+0x108>
				set_motor_pwm_zero(&motor_pwm);
 80015d4:	4836      	ldr	r0, [pc, #216]	; (80016b0 <main+0x1dc>)
 80015d6:	f001 f83d 	bl	8002654 <set_motor_pwm_zero>
				break;
 80015da:	e05c      	b.n	8001696 <main+0x1c2>
			}
			else if( c == 'p') {
 80015dc:	78fb      	ldrb	r3, [r7, #3]
 80015de:	2b70      	cmp	r3, #112	; 0x70
 80015e0:	d127      	bne.n	8001632 <main+0x15e>
				motor_pwm.motor1_pwm = m1 + 100;
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	3364      	adds	r3, #100	; 0x64
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <main+0x1dc>)
 80015f0:	edc3 7a00 	vstr	s15, [r3]
				motor_pwm.motor2_pwm = m2 + 100;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3364      	adds	r3, #100	; 0x64
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001600:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <main+0x1dc>)
 8001602:	edc3 7a01 	vstr	s15, [r3, #4]
				motor_pwm.motor3_pwm = m3 + 100;
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3364      	adds	r3, #100	; 0x64
 800160a:	ee07 3a90 	vmov	s15, r3
 800160e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001612:	4b27      	ldr	r3, [pc, #156]	; (80016b0 <main+0x1dc>)
 8001614:	edc3 7a02 	vstr	s15, [r3, #8]
				motor_pwm.motor4_pwm = m4 + 100;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3364      	adds	r3, #100	; 0x64
 800161c:	ee07 3a90 	vmov	s15, r3
 8001620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001624:	4b22      	ldr	r3, [pc, #136]	; (80016b0 <main+0x1dc>)
 8001626:	edc3 7a03 	vstr	s15, [r3, #12]
				set_motor_pwm(&motor_pwm);
 800162a:	4821      	ldr	r0, [pc, #132]	; (80016b0 <main+0x1dc>)
 800162c:	f000 ff68 	bl	8002500 <set_motor_pwm>
				break;
 8001630:	e031      	b.n	8001696 <main+0x1c2>
			}
			else if( c == 'm') {
 8001632:	78fb      	ldrb	r3, [r7, #3]
 8001634:	2b6d      	cmp	r3, #109	; 0x6d
 8001636:	d127      	bne.n	8001688 <main+0x1b4>
				motor_pwm.motor1_pwm = m1 - 100;
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	3b64      	subs	r3, #100	; 0x64
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	4b1a      	ldr	r3, [pc, #104]	; (80016b0 <main+0x1dc>)
 8001646:	edc3 7a00 	vstr	s15, [r3]
				motor_pwm.motor2_pwm = m2 - 100;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	3b64      	subs	r3, #100	; 0x64
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001656:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <main+0x1dc>)
 8001658:	edc3 7a01 	vstr	s15, [r3, #4]
				motor_pwm.motor3_pwm = m3 - 100;
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	3b64      	subs	r3, #100	; 0x64
 8001660:	ee07 3a90 	vmov	s15, r3
 8001664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <main+0x1dc>)
 800166a:	edc3 7a02 	vstr	s15, [r3, #8]
				motor_pwm.motor4_pwm = m4 - 100;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	3b64      	subs	r3, #100	; 0x64
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <main+0x1dc>)
 800167c:	edc3 7a03 	vstr	s15, [r3, #12]
				set_motor_pwm(&motor_pwm);
 8001680:	480b      	ldr	r0, [pc, #44]	; (80016b0 <main+0x1dc>)
 8001682:	f000 ff3d 	bl	8002500 <set_motor_pwm>
				break;
 8001686:	e006      	b.n	8001696 <main+0x1c2>
			}
		}

		c_old  = c;
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	75fb      	strb	r3, [r7, #23]
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//This function provides accurate delay (in milliseconds)
		HAL_Delay(500);
 800168c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001690:	f009 ff16 	bl	800b4c0 <HAL_Delay>
	{
 8001694:	e761      	b.n	800155a <main+0x86>
 8001696:	2300      	movs	r3, #0
		//PRINTF("Toggle");

	}
	/* USER CODE END 3 */

}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	080145a0 	.word	0x080145a0
 80016a4:	20000810 	.word	0x20000810
 80016a8:	200009a4 	.word	0x200009a4
 80016ac:	20000768 	.word	0x20000768
 80016b0:	20000958 	.word	0x20000958
 80016b4:	080145c8 	.word	0x080145c8
 80016b8:	42c60000 	.word	0x42c60000

080016bc <HAL_UART_RxCpltCallback>:


/* UART reception */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

	PRINTF("%c", data_rx);
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <HAL_UART_RxCpltCallback+0x28>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	4619      	mov	r1, r3
 80016ca:	4807      	ldr	r0, [pc, #28]	; (80016e8 <HAL_UART_RxCpltCallback+0x2c>)
 80016cc:	f7ff fc28 	bl	8000f20 <myprintf>
	/* enable UART in RX to receive one byte */
	HAL_UART_Receive_IT(&huart1, &data_rx, 1);
 80016d0:	2201      	movs	r2, #1
 80016d2:	4904      	ldr	r1, [pc, #16]	; (80016e4 <HAL_UART_RxCpltCallback+0x28>)
 80016d4:	4805      	ldr	r0, [pc, #20]	; (80016ec <HAL_UART_RxCpltCallback+0x30>)
 80016d6:	f00d fcc9 	bl	800f06c <HAL_UART_Receive_IT>

}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000810 	.word	0x20000810
 80016e8:	080145d8 	.word	0x080145d8
 80016ec:	200009a4 	.word	0x200009a4

080016f0 <SystemClock_Config>:

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b094      	sub	sp, #80	; 0x50
 80016f4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	4b2e      	ldr	r3, [pc, #184]	; (80017b4 <SystemClock_Config+0xc4>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	4a2d      	ldr	r2, [pc, #180]	; (80017b4 <SystemClock_Config+0xc4>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001704:	6413      	str	r3, [r2, #64]	; 0x40
 8001706:	4b2b      	ldr	r3, [pc, #172]	; (80017b4 <SystemClock_Config+0xc4>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <SystemClock_Config+0xc8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800171e:	4a26      	ldr	r2, [pc, #152]	; (80017b8 <SystemClock_Config+0xc8>)
 8001720:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <SystemClock_Config+0xc8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001732:	2301      	movs	r3, #1
 8001734:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001736:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173c:	2302      	movs	r3, #2
 800173e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001740:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001744:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001746:	2310      	movs	r3, #16
 8001748:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800174a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800174e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001750:	2304      	movs	r3, #4
 8001752:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001754:	2307      	movs	r3, #7
 8001756:	64fb      	str	r3, [r7, #76]	; 0x4c

	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001758:	f107 0320 	add.w	r3, r7, #32
 800175c:	4618      	mov	r0, r3
 800175e:	f00b fb2d 	bl	800cdbc <HAL_RCC_OscConfig>

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001762:	230f      	movs	r3, #15
 8001764:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001766:	2302      	movs	r3, #2
 8001768:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800176e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001772:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2102      	movs	r1, #2
 800177e:	4618      	mov	r0, r3
 8001780:	f00b fd76 	bl	800d270 <HAL_RCC_ClockConfig>

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001784:	f00b ff06 	bl	800d594 <HAL_RCC_GetHCLKFreq>
 8001788:	4603      	mov	r3, r0
 800178a:	4a0c      	ldr	r2, [pc, #48]	; (80017bc <SystemClock_Config+0xcc>)
 800178c:	fba2 2303 	umull	r2, r3, r2, r3
 8001790:	099b      	lsrs	r3, r3, #6
 8001792:	4618      	mov	r0, r3
 8001794:	f00a fa13 	bl	800bbbe <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001798:	2004      	movs	r0, #4
 800179a:	f00a fa1d 	bl	800bbd8 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017a6:	f00a f9e0 	bl	800bb6a <HAL_NVIC_SetPriority>


}
 80017aa:	bf00      	nop
 80017ac:	3750      	adds	r7, #80	; 0x50
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40007000 	.word	0x40007000
 80017bc:	10624dd3 	.word	0x10624dd3

080017c0 <MX_ADC1_Init>:



/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0

	ADC_ChannelConfTypeDef sConfig;

	/**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <MX_ADC1_Init+0x70>)
 80017c8:	4a1a      	ldr	r2, [pc, #104]	; (8001834 <MX_ADC1_Init+0x74>)
 80017ca:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <MX_ADC1_Init+0x70>)
 80017ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017d2:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION12b;
 80017d4:	4b16      	ldr	r3, [pc, #88]	; (8001830 <MX_ADC1_Init+0x70>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <MX_ADC1_Init+0x70>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80017e0:	4b13      	ldr	r3, [pc, #76]	; (8001830 <MX_ADC1_Init+0x70>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017e6:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_ADC1_Init+0x70>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017ec:	4b10      	ldr	r3, [pc, #64]	; (8001830 <MX_ADC1_Init+0x70>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_ADC1_Init+0x70>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80017f8:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <MX_ADC1_Init+0x70>)
 80017fa:	2201      	movs	r2, #1
 80017fc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_ADC1_Init+0x70>)
 8001800:	2200      	movs	r2, #0
 8001802:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <MX_ADC1_Init+0x70>)
 8001806:	2201      	movs	r2, #1
 8001808:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 800180a:	4809      	ldr	r0, [pc, #36]	; (8001830 <MX_ADC1_Init+0x70>)
 800180c:	f009 fe6f 	bl	800b4ee <HAL_ADC_Init>

	/**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001810:	2309      	movs	r3, #9
 8001812:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001814:	2301      	movs	r3, #1
 8001816:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800181c:	463b      	mov	r3, r7
 800181e:	4619      	mov	r1, r3
 8001820:	4803      	ldr	r0, [pc, #12]	; (8001830 <MX_ADC1_Init+0x70>)
 8001822:	f009 fea7 	bl	800b574 <HAL_ADC_ConfigChannel>

}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200008e4 	.word	0x200008e4
 8001834:	40012000 	.word	0x40012000

08001838 <MX_TIM2_Init>:

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	; 0x28
 800183c:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_IC_InitTypeDef sConfigIC;

	htim2.Instance = TIM2;
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <MX_TIM2_Init+0xa4>)
 8001840:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001844:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 20;
 8001846:	4b25      	ldr	r3, [pc, #148]	; (80018dc <MX_TIM2_Init+0xa4>)
 8001848:	2214      	movs	r2, #20
 800184a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800184c:	4b23      	ldr	r3, [pc, #140]	; (80018dc <MX_TIM2_Init+0xa4>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 32767;
 8001852:	4b22      	ldr	r3, [pc, #136]	; (80018dc <MX_TIM2_Init+0xa4>)
 8001854:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001858:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800185a:	4b20      	ldr	r3, [pc, #128]	; (80018dc <MX_TIM2_Init+0xa4>)
 800185c:	2200      	movs	r2, #0
 800185e:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim2);
 8001860:	481e      	ldr	r0, [pc, #120]	; (80018dc <MX_TIM2_Init+0xa4>)
 8001862:	f00c fa76 	bl	800dd52 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800186a:	61bb      	str	r3, [r7, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800186c:	f107 0318 	add.w	r3, r7, #24
 8001870:	4619      	mov	r1, r3
 8001872:	481a      	ldr	r0, [pc, #104]	; (80018dc <MX_TIM2_Init+0xa4>)
 8001874:	f00c fd96 	bl	800e3a4 <HAL_TIM_ConfigClockSource>

	HAL_TIM_IC_Init(&htim2);
 8001878:	4818      	ldr	r0, [pc, #96]	; (80018dc <MX_TIM2_Init+0xa4>)
 800187a:	f00c faf3 	bl	800de64 <HAL_TIM_IC_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8001886:	f107 0310 	add.w	r3, r7, #16
 800188a:	4619      	mov	r1, r3
 800188c:	4813      	ldr	r0, [pc, #76]	; (80018dc <MX_TIM2_Init+0xa4>)
 800188e:	f00d faae 	bl	800edee <HAL_TIMEx_MasterConfigSynchronization>

	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001892:	230a      	movs	r3, #10
 8001894:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001896:	2301      	movs	r3, #1
 8001898:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 80018a2:	463b      	mov	r3, r7
 80018a4:	2200      	movs	r2, #0
 80018a6:	4619      	mov	r1, r3
 80018a8:	480c      	ldr	r0, [pc, #48]	; (80018dc <MX_TIM2_Init+0xa4>)
 80018aa:	f00c fc18 	bl	800e0de <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 80018ae:	463b      	mov	r3, r7
 80018b0:	2204      	movs	r2, #4
 80018b2:	4619      	mov	r1, r3
 80018b4:	4809      	ldr	r0, [pc, #36]	; (80018dc <MX_TIM2_Init+0xa4>)
 80018b6:	f00c fc12 	bl	800e0de <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 80018ba:	463b      	mov	r3, r7
 80018bc:	2208      	movs	r2, #8
 80018be:	4619      	mov	r1, r3
 80018c0:	4806      	ldr	r0, [pc, #24]	; (80018dc <MX_TIM2_Init+0xa4>)
 80018c2:	f00c fc0c 	bl	800e0de <HAL_TIM_IC_ConfigChannel>

	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 80018c6:	463b      	mov	r3, r7
 80018c8:	220c      	movs	r2, #12
 80018ca:	4619      	mov	r1, r3
 80018cc:	4803      	ldr	r0, [pc, #12]	; (80018dc <MX_TIM2_Init+0xa4>)
 80018ce:	f00c fc06 	bl	800e0de <HAL_TIM_IC_ConfigChannel>

}
 80018d2:	bf00      	nop
 80018d4:	3728      	adds	r7, #40	; 0x28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000af0 	.word	0x20000af0

080018e0 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08e      	sub	sp, #56	; 0x38
 80018e4:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 80018e6:	4b26      	ldr	r3, [pc, #152]	; (8001980 <MX_TIM4_Init+0xa0>)
 80018e8:	4a26      	ldr	r2, [pc, #152]	; (8001984 <MX_TIM4_Init+0xa4>)
 80018ea:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 80018ec:	4b24      	ldr	r3, [pc, #144]	; (8001980 <MX_TIM4_Init+0xa0>)
 80018ee:	2254      	movs	r2, #84	; 0x54
 80018f0:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f2:	4b23      	ldr	r3, [pc, #140]	; (8001980 <MX_TIM4_Init+0xa0>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1999;
 80018f8:	4b21      	ldr	r3, [pc, #132]	; (8001980 <MX_TIM4_Init+0xa0>)
 80018fa:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80018fe:	60da      	str	r2, [r3, #12]

	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001900:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001902:	2200      	movs	r2, #0
 8001904:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim4);
 8001906:	481e      	ldr	r0, [pc, #120]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001908:	f00c fa23 	bl	800dd52 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8001912:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001916:	4619      	mov	r1, r3
 8001918:	4819      	ldr	r0, [pc, #100]	; (8001980 <MX_TIM4_Init+0xa0>)
 800191a:	f00c fd43 	bl	800e3a4 <HAL_TIM_ConfigClockSource>

	HAL_TIM_PWM_Init(&htim4);
 800191e:	4818      	ldr	r0, [pc, #96]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001920:	f00c fa42 	bl	800dda8 <HAL_TIM_PWM_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800192c:	f107 0320 	add.w	r3, r7, #32
 8001930:	4619      	mov	r1, r3
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001934:	f00d fa5b 	bl	800edee <HAL_TIMEx_MasterConfigSynchronization>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001938:	2360      	movs	r3, #96	; 0x60
 800193a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	4619      	mov	r1, r3
 800194e:	480c      	ldr	r0, [pc, #48]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001950:	f00c fc62 	bl	800e218 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2204      	movs	r2, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <MX_TIM4_Init+0xa0>)
 800195c:	f00c fc5c 	bl	800e218 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	2208      	movs	r2, #8
 8001964:	4619      	mov	r1, r3
 8001966:	4806      	ldr	r0, [pc, #24]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001968:	f00c fc56 	bl	800e218 <HAL_TIM_PWM_ConfigChannel>

	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	220c      	movs	r2, #12
 8001970:	4619      	mov	r1, r3
 8001972:	4803      	ldr	r0, [pc, #12]	; (8001980 <MX_TIM4_Init+0xa0>)
 8001974:	f00c fc50 	bl	800e218 <HAL_TIM_PWM_ConfigChannel>

}
 8001978:	bf00      	nop
 800197a:	3738      	adds	r7, #56	; 0x38
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000768 	.word	0x20000768
 8001984:	40000800 	.word	0x40000800

08001988 <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;

	htim9.Instance = TIM9;
 800198e:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <MX_TIM9_Init+0x44>)
 8001990:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <MX_TIM9_Init+0x48>)
 8001992:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 51;
 8001994:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <MX_TIM9_Init+0x44>)
 8001996:	2233      	movs	r2, #51	; 0x33
 8001998:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199a:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_TIM9_Init+0x44>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1999;
 80019a0:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <MX_TIM9_Init+0x44>)
 80019a2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80019a6:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <MX_TIM9_Init+0x44>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Init(&htim9);
 80019ae:	4807      	ldr	r0, [pc, #28]	; (80019cc <MX_TIM9_Init+0x44>)
 80019b0:	f00c f9cf 	bl	800dd52 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b8:	603b      	str	r3, [r7, #0]
	HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 80019ba:	463b      	mov	r3, r7
 80019bc:	4619      	mov	r1, r3
 80019be:	4803      	ldr	r0, [pc, #12]	; (80019cc <MX_TIM9_Init+0x44>)
 80019c0:	f00c fcf0 	bl	800e3a4 <HAL_TIM_ConfigClockSource>

}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000a38 	.word	0x20000a38
 80019d0:	40014000 	.word	0x40014000

080019d4 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019da:	4a0f      	ldr	r2, [pc, #60]	; (8001a18 <MX_USART1_UART_Init+0x44>)
 80019dc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80019de:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019e4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80019ec:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 80019fa:	220c      	movs	r2, #12
 80019fc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a04:	4b03      	ldr	r3, [pc, #12]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 8001a0a:	4802      	ldr	r0, [pc, #8]	; (8001a14 <MX_USART1_UART_Init+0x40>)
 8001a0c:	f00d fa48 	bl	800eea0 <HAL_UART_Init>

}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	200009a4 	.word	0x200009a4
 8001a18:	40011000 	.word	0x40011000

08001a1c <MX_GPIO_Init>:
 * EXTI
 * Free pins are configured automatically as Analog (this feature is enabled through
 * the Code Generation settings)
 */
void MX_GPIO_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOC_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a1c      	ldr	r2, [pc, #112]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
	__GPIOA_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a15      	ldr	r2, [pc, #84]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
	__GPIOB_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a0e      	ldr	r2, [pc, #56]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <MX_GPIO_Init+0x80>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pins : PB4 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a76:	2330      	movs	r3, #48	; 0x30
 8001a78:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a7a:	2311      	movs	r3, #17
 8001a7c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <MX_GPIO_Init+0x84>)
 8001a8e:	f00a f8e7 	bl	800bc60 <HAL_GPIO_Init>

}
 8001a92:	bf00      	nop
 8001a94:	3720      	adds	r7, #32
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020400 	.word	0x40020400

08001aa4 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aa4:	b590      	push	{r4, r7, lr}
 8001aa6:	b089      	sub	sp, #36	; 0x24
 8001aa8:	af04      	add	r7, sp, #16
 8001aaa:	6078      	str	r0, [r7, #4]
	if(sensor_init_cali == 0)
 8001aac:	4ba2      	ldr	r3, [pc, #648]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f040 80c4 	bne.w	8001c3e <HAL_TIM_PeriodElapsedCallback+0x19a>
	{
		sensor_init_cali_count++;
 8001ab6:	4ba1      	ldr	r3, [pc, #644]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	3301      	adds	r3, #1
 8001abc:	4a9f      	ldr	r2, [pc, #636]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001abe:	6013      	str	r3, [r2, #0]

		if(sensor_init_cali_count > 800)
 8001ac0:	4b9e      	ldr	r3, [pc, #632]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001ac8:	f340 80b9 	ble.w	8001c3e <HAL_TIM_PeriodElapsedCallback+0x19a>
		{
			// Read sensor data and prepare for specific coodinate system
			ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8001acc:	4b9c      	ldr	r3, [pc, #624]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001ace:	6818      	ldr	r0, [r3, #0]
 8001ad0:	4b9c      	ldr	r3, [pc, #624]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001ad2:	6819      	ldr	r1, [r3, #0]
 8001ad4:	4b9c      	ldr	r3, [pc, #624]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b9c      	ldr	r3, [pc, #624]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4c9c      	ldr	r4, [pc, #624]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001ade:	9403      	str	r4, [sp, #12]
 8001ae0:	4c9c      	ldr	r4, [pc, #624]	; (8001d54 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001ae2:	9402      	str	r4, [sp, #8]
 8001ae4:	4c9c      	ldr	r4, [pc, #624]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001ae6:	9401      	str	r4, [sp, #4]
 8001ae8:	4c9c      	ldr	r4, [pc, #624]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001aea:	9400      	str	r4, [sp, #0]
 8001aec:	f000 fe84 	bl	80027f8 <ReadSensorRawData>

			acc_off_calc.AXIS_X += acc.AXIS_X;
 8001af0:	4b9b      	ldr	r3, [pc, #620]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b99      	ldr	r3, [pc, #612]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4413      	add	r3, r2
 8001afa:	4a99      	ldr	r2, [pc, #612]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001afc:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8001afe:	4b98      	ldr	r3, [pc, #608]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	4b96      	ldr	r3, [pc, #600]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	4413      	add	r3, r2
 8001b08:	4a95      	ldr	r2, [pc, #596]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b0a:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8001b0c:	4b94      	ldr	r3, [pc, #592]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	4b92      	ldr	r3, [pc, #584]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4413      	add	r3, r2
 8001b16:	4a92      	ldr	r2, [pc, #584]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b18:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8001b1a:	4b92      	ldr	r3, [pc, #584]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4b8e      	ldr	r3, [pc, #568]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a8f      	ldr	r2, [pc, #572]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b26:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8001b28:	4b8e      	ldr	r3, [pc, #568]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	4b8a      	ldr	r3, [pc, #552]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	4a8c      	ldr	r2, [pc, #560]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b34:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8001b36:	4b8b      	ldr	r3, [pc, #556]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	4b87      	ldr	r3, [pc, #540]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	4413      	add	r3, r2
 8001b40:	4a88      	ldr	r2, [pc, #544]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b42:	6093      	str	r3, [r2, #8]

			if (sensor_init_cali_count >= 1600)
 8001b44:	4b7d      	ldr	r3, [pc, #500]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001b4c:	db77      	blt.n	8001c3e <HAL_TIM_PeriodElapsedCallback+0x19a>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8001b4e:	4b84      	ldr	r3, [pc, #528]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b66:	ee17 2a90 	vmov	r2, s15
 8001b6a:	4b80      	ldr	r3, [pc, #512]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001b6c:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8001b6e:	4b7c      	ldr	r3, [pc, #496]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	ee07 3a90 	vmov	s15, r3
 8001b76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b7a:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b86:	ee17 2a90 	vmov	r2, s15
 8001b8a:	4b78      	ldr	r3, [pc, #480]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001b8c:	605a      	str	r2, [r3, #4]
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8001b8e:	4b74      	ldr	r3, [pc, #464]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	ee07 3a90 	vmov	s15, r3
 8001b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b9a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001b9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba6:	ee17 2a90 	vmov	r2, s15
 8001baa:	4b70      	ldr	r3, [pc, #448]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001bac:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8001bae:	4b6d      	ldr	r3, [pc, #436]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	ee07 3a90 	vmov	s15, r3
 8001bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bba:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bc6:	ee17 2a90 	vmov	r2, s15
 8001bca:	4b69      	ldr	r3, [pc, #420]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001bcc:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8001bce:	4b65      	ldr	r3, [pc, #404]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	ee07 3a90 	vmov	s15, r3
 8001bd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bda:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be6:	ee17 2a90 	vmov	r2, s15
 8001bea:	4b61      	ldr	r3, [pc, #388]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001bec:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8001bee:	4b5d      	ldr	r3, [pc, #372]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	ee07 3a90 	vmov	s15, r3
 8001bf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bfa:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001bfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c06:	ee17 2a90 	vmov	r2, s15
 8001c0a:	4b59      	ldr	r3, [pc, #356]	; (8001d70 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001c0c:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8001c0e:	4b54      	ldr	r3, [pc, #336]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 8001c14:	4b52      	ldr	r3, [pc, #328]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8001c1a:	4b51      	ldr	r3, [pc, #324]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 8001c20:	4b50      	ldr	r3, [pc, #320]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8001c26:	4b4f      	ldr	r3, [pc, #316]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]

				sensor_init_cali_count = 0;
 8001c32:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
				sensor_init_cali = 1;
 8001c38:	4b3f      	ldr	r3, [pc, #252]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	601a      	str	r2, [r3, #0]
			}
		}
	}

	if(sensor_init_cali == 1)
 8001c3e:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	f040 83bf 	bne.w	80023c6 <HAL_TIM_PeriodElapsedCallback+0x922>
	{
		tim9_cnt++;
 8001c48:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	4a49      	ldr	r2, [pc, #292]	; (8001d74 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001c50:	6013      	str	r3, [r2, #0]
		tim9_cnt2++;
 8001c52:	4b49      	ldr	r3, [pc, #292]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	3301      	adds	r3, #1
 8001c58:	4a47      	ldr	r2, [pc, #284]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001c5a:	6013      	str	r3, [r2, #0]

		// Read sensor data and prepare for specific coodinate system
		ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &press);
 8001c5c:	4b38      	ldr	r3, [pc, #224]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001c5e:	6818      	ldr	r0, [r3, #0]
 8001c60:	4b38      	ldr	r3, [pc, #224]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001c62:	6819      	ldr	r1, [r3, #0]
 8001c64:	4b38      	ldr	r3, [pc, #224]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b38      	ldr	r3, [pc, #224]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4c38      	ldr	r4, [pc, #224]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001c6e:	9403      	str	r4, [sp, #12]
 8001c70:	4c38      	ldr	r4, [pc, #224]	; (8001d54 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001c72:	9402      	str	r4, [sp, #8]
 8001c74:	4c38      	ldr	r4, [pc, #224]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001c76:	9401      	str	r4, [sp, #4]
 8001c78:	4c38      	ldr	r4, [pc, #224]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c7a:	9400      	str	r4, [sp, #0]
 8001c7c:	f000 fdbc 	bl	80027f8 <ReadSensorRawData>

		if (rc_cal_flag == 1)
 8001c80:	4b3e      	ldr	r3, [pc, #248]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	f040 80d5 	bne.w	8001e34 <HAL_TIM_PeriodElapsedCallback+0x390>
		{
			acc_off_calc.AXIS_X += acc.AXIS_X;
 8001c8a:	4b35      	ldr	r3, [pc, #212]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	4b33      	ldr	r3, [pc, #204]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4413      	add	r3, r2
 8001c94:	4a32      	ldr	r2, [pc, #200]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c96:	6013      	str	r3, [r2, #0]
			acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8001c98:	4b31      	ldr	r3, [pc, #196]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	4a2f      	ldr	r2, [pc, #188]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001ca4:	6053      	str	r3, [r2, #4]
			acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8001ca6:	4b2e      	ldr	r3, [pc, #184]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	4b2c      	ldr	r3, [pc, #176]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a2b      	ldr	r2, [pc, #172]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001cb2:	6093      	str	r3, [r2, #8]

			gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	4a29      	ldr	r2, [pc, #164]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cc0:	6013      	str	r3, [r2, #0]
			gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8001cc2:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	4a25      	ldr	r2, [pc, #148]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cce:	6053      	str	r3, [r2, #4]
			gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8001cd0:	4b24      	ldr	r3, [pc, #144]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	4b20      	ldr	r3, [pc, #128]	; (8001d58 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a22      	ldr	r2, [pc, #136]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001cdc:	6093      	str	r3, [r2, #8]

			rc_cal_cnt++;
 8001cde:	4b28      	ldr	r3, [pc, #160]	; (8001d80 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	4a26      	ldr	r2, [pc, #152]	; (8001d80 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001ce6:	6013      	str	r3, [r2, #0]

			if (rc_cal_cnt >= 800)
 8001ce8:	4b25      	ldr	r3, [pc, #148]	; (8001d80 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001cf0:	f2c0 80a0 	blt.w	8001e34 <HAL_TIM_PeriodElapsedCallback+0x390>
			{
				acc_offset.AXIS_X = (int32_t) (acc_off_calc.AXIS_X * 0.00125f);
 8001cf4:	4b1a      	ldr	r3, [pc, #104]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d00:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d0c:	ee17 2a90 	vmov	r2, s15
 8001d10:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001d12:	601a      	str	r2, [r3, #0]
				acc_offset.AXIS_Y = (int32_t) (acc_off_calc.AXIS_Y * 0.00125f);
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	ee07 3a90 	vmov	s15, r3
 8001d1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d20:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001d68 <HAL_TIM_PeriodElapsedCallback+0x2c4>
 8001d24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d2c:	ee17 2a90 	vmov	r2, s15
 8001d30:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	e026      	b.n	8001d84 <HAL_TIM_PeriodElapsedCallback+0x2e0>
 8001d36:	bf00      	nop
 8001d38:	200004d0 	.word	0x200004d0
 8001d3c:	200004d4 	.word	0x200004d4
 8001d40:	200004a0 	.word	0x200004a0
 8001d44:	200004a4 	.word	0x200004a4
 8001d48:	200004a8 	.word	0x200004a8
 8001d4c:	200004ac 	.word	0x200004ac
 8001d50:	20000a94 	.word	0x20000a94
 8001d54:	20000d08 	.word	0x20000d08
 8001d58:	20000948 	.word	0x20000948
 8001d5c:	2000062c 	.word	0x2000062c
 8001d60:	20000a0c 	.word	0x20000a0c
 8001d64:	200009e4 	.word	0x200009e4
 8001d68:	3aa3d70a 	.word	0x3aa3d70a
 8001d6c:	20000998 	.word	0x20000998
 8001d70:	20000a18 	.word	0x20000a18
 8001d74:	200004c8 	.word	0x200004c8
 8001d78:	200004cc 	.word	0x200004cc
 8001d7c:	200004b4 	.word	0x200004b4
 8001d80:	200004bc 	.word	0x200004bc
				acc_offset.AXIS_Z = (int32_t) (acc_off_calc.AXIS_Z * 0.00125f);
 8001d84:	4bae      	ldr	r3, [pc, #696]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	ee07 3a90 	vmov	s15, r3
 8001d8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d90:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002044 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001d94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d9c:	ee17 2a90 	vmov	r2, s15
 8001da0:	4ba9      	ldr	r3, [pc, #676]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001da2:	609a      	str	r2, [r3, #8]

				gyro_offset.AXIS_X = (int32_t) (gyro_off_calc.AXIS_X * 0.00125f);
 8001da4:	4ba9      	ldr	r3, [pc, #676]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	ee07 3a90 	vmov	s15, r3
 8001dac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001db0:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8002044 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dbc:	ee17 2a90 	vmov	r2, s15
 8001dc0:	4ba3      	ldr	r3, [pc, #652]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001dc2:	601a      	str	r2, [r3, #0]
				gyro_offset.AXIS_Y = (int32_t) (gyro_off_calc.AXIS_Y * 0.00125f);
 8001dc4:	4ba1      	ldr	r3, [pc, #644]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd0:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8002044 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001dd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ddc:	ee17 2a90 	vmov	r2, s15
 8001de0:	4b9b      	ldr	r3, [pc, #620]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001de2:	605a      	str	r2, [r3, #4]
				gyro_offset.AXIS_Z = (int32_t) (gyro_off_calc.AXIS_Z * 0.00125f);
 8001de4:	4b99      	ldr	r3, [pc, #612]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	ee07 3a90 	vmov	s15, r3
 8001dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df0:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002044 <HAL_TIM_PeriodElapsedCallback+0x5a0>
 8001df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dfc:	ee17 2a90 	vmov	r2, s15
 8001e00:	4b93      	ldr	r3, [pc, #588]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001e02:	609a      	str	r2, [r3, #8]

				acc_off_calc.AXIS_X = 0;
 8001e04:	4b8e      	ldr	r3, [pc, #568]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
				acc_off_calc.AXIS_Y = 0;
 8001e0a:	4b8d      	ldr	r3, [pc, #564]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	605a      	str	r2, [r3, #4]
				acc_off_calc.AXIS_Z = 0;
 8001e10:	4b8b      	ldr	r3, [pc, #556]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
				gyro_off_calc.AXIS_X = 0;
 8001e16:	4b8d      	ldr	r3, [pc, #564]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
				gyro_off_calc.AXIS_Y = 0;
 8001e1c:	4b8b      	ldr	r3, [pc, #556]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	605a      	str	r2, [r3, #4]
				gyro_off_calc.AXIS_Z = 0;
 8001e22:	4b8a      	ldr	r3, [pc, #552]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]

				rc_cal_cnt = 0;
 8001e28:	4b8a      	ldr	r3, [pc, #552]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
				rc_cal_flag = 0;
 8001e2e:	4b8a      	ldr	r3, [pc, #552]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
			}
		}

		acc.AXIS_X -= acc_offset.AXIS_X;
 8001e34:	4b89      	ldr	r3, [pc, #548]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4b83      	ldr	r3, [pc, #524]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	4a87      	ldr	r2, [pc, #540]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e40:	6013      	str	r3, [r2, #0]
		acc.AXIS_Y -= acc_offset.AXIS_Y;
 8001e42:	4b86      	ldr	r3, [pc, #536]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	4b80      	ldr	r3, [pc, #512]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	4a83      	ldr	r2, [pc, #524]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e4e:	6053      	str	r3, [r2, #4]
		acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 8001e50:	4b82      	ldr	r3, [pc, #520]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b7c      	ldr	r3, [pc, #496]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	4a7f      	ldr	r2, [pc, #508]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e60:	6093      	str	r3, [r2, #8]
		gyro.AXIS_X -= gyro_offset.AXIS_X;
 8001e62:	4b7f      	ldr	r3, [pc, #508]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	4b7a      	ldr	r3, [pc, #488]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	4a7c      	ldr	r2, [pc, #496]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e6e:	6013      	str	r3, [r2, #0]
		gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 8001e70:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4b76      	ldr	r3, [pc, #472]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	4a79      	ldr	r2, [pc, #484]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e7c:	6053      	str	r3, [r2, #4]
		gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 8001e7e:	4b78      	ldr	r3, [pc, #480]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	4b73      	ldr	r3, [pc, #460]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	4a75      	ldr	r2, [pc, #468]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001e8a:	6093      	str	r3, [r2, #8]

		// Save filtered data to acc_FIFO
		acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 8001e8c:	4b73      	ldr	r3, [pc, #460]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001e8e:	6819      	ldr	r1, [r3, #0]
 8001e90:	4b74      	ldr	r3, [pc, #464]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	1e5a      	subs	r2, r3, #1
 8001e96:	ee07 1a90 	vmov	s15, r1
 8001e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e9e:	4972      	ldr	r1, [pc, #456]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	4413      	add	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 8001eae:	4b6b      	ldr	r3, [pc, #428]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001eb0:	6859      	ldr	r1, [r3, #4]
 8001eb2:	4b6c      	ldr	r3, [pc, #432]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	1e5a      	subs	r2, r3, #1
 8001eb8:	ee07 1a90 	vmov	s15, r1
 8001ebc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ec0:	4969      	ldr	r1, [pc, #420]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	4413      	add	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	440b      	add	r3, r1
 8001ecc:	3304      	adds	r3, #4
 8001ece:	edc3 7a00 	vstr	s15, [r3]
		acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 8001ed2:	4b62      	ldr	r3, [pc, #392]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001ed4:	6899      	ldr	r1, [r3, #8]
 8001ed6:	4b63      	ldr	r3, [pc, #396]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	1e5a      	subs	r2, r3, #1
 8001edc:	ee07 1a90 	vmov	s15, r1
 8001ee0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee4:	4960      	ldr	r1, [pc, #384]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	3308      	adds	r3, #8
 8001ef2:	edc3 7a00 	vstr	s15, [r3]

		// IIR Filtering on gyro
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8001ef6:	4b5d      	ldr	r3, [pc, #372]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001ef8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001efc:	4b58      	ldr	r3, [pc, #352]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	ee07 3a90 	vmov	s15, r3
 8001f04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f0c:	4b57      	ldr	r3, [pc, #348]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f0e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f12:	4b57      	ldr	r3, [pc, #348]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f20:	4b52      	ldr	r3, [pc, #328]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f22:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f26:	4b52      	ldr	r3, [pc, #328]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001f28:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f30:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 8001f34:	4b4d      	ldr	r3, [pc, #308]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f36:	edd3 6a00 	vldr	s13, [r3]
 8001f3a:	4b4e      	ldr	r3, [pc, #312]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001f3c:	edd3 7a00 	vldr	s15, [r3]
 8001f40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f48:	4b48      	ldr	r3, [pc, #288]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f4a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001f4e:	4b49      	ldr	r3, [pc, #292]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001f50:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f58:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8001f5c:	4b46      	ldr	r3, [pc, #280]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001f5e:	edc3 7a00 	vstr	s15, [r3]
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8001f62:	4b42      	ldr	r3, [pc, #264]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f64:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f68:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	ee07 3a90 	vmov	s15, r3
 8001f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f78:	4b3c      	ldr	r3, [pc, #240]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f7a:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f7e:	4b3c      	ldr	r3, [pc, #240]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001f80:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f8c:	4b37      	ldr	r3, [pc, #220]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001f8e:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f92:	4b37      	ldr	r3, [pc, #220]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001f94:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f9c:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 8001fa0:	4b32      	ldr	r3, [pc, #200]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001fa2:	edd3 6a00 	vldr	s13, [r3]
 8001fa6:	4b33      	ldr	r3, [pc, #204]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001fa8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001fb6:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fba:	4b2e      	ldr	r3, [pc, #184]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001fbc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8001fc8:	4b2b      	ldr	r3, [pc, #172]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8001fca:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8001fce:	4b27      	ldr	r3, [pc, #156]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001fd0:	ed93 7a02 	vldr	s14, [r3, #8]
 8001fd4:	4b22      	ldr	r3, [pc, #136]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	ee07 3a90 	vmov	s15, r3
 8001fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fe4:	4b21      	ldr	r3, [pc, #132]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001fe6:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fea:	4b21      	ldr	r3, [pc, #132]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001fec:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ff0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ff8:	4b1c      	ldr	r3, [pc, #112]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001ffa:	edd3 6a04 	vldr	s13, [r3, #16]
 8001ffe:	4b1c      	ldr	r3, [pc, #112]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8002000:	edd3 7a05 	vldr	s15, [r3, #20]
 8002004:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002008:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 800200c:	4b17      	ldr	r3, [pc, #92]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800200e:	edd3 6a00 	vldr	s13, [r3]
 8002012:	4b18      	ldr	r3, [pc, #96]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002014:	edd3 7a02 	vldr	s15, [r3, #8]
 8002018:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800201c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8002022:	edd3 6a01 	vldr	s13, [r3, #4]
 8002026:	4b13      	ldr	r3, [pc, #76]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002028:	edd3 7a05 	vldr	s15, [r3, #20]
 800202c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002030:	ee77 7a27 	vadd.f32	s15, s14, s15
		gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8002034:	4b10      	ldr	r3, [pc, #64]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 8002036:	edc3 7a02 	vstr	s15, [r3, #8]
		// Shift IIR filter state
		for(int i=1;i>0;i--)
 800203a:	2301      	movs	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	e08e      	b.n	800215e <HAL_TIM_PeriodElapsedCallback+0x6ba>
 8002040:	20000a0c 	.word	0x20000a0c
 8002044:	3aa3d70a 	.word	0x3aa3d70a
 8002048:	20000998 	.word	0x20000998
 800204c:	200009e4 	.word	0x200009e4
 8002050:	20000a18 	.word	0x20000a18
 8002054:	200004bc 	.word	0x200004bc
 8002058:	200004b4 	.word	0x200004b4
 800205c:	2000062c 	.word	0x2000062c
 8002060:	20000948 	.word	0x20000948
 8002064:	200004cc 	.word	0x200004cc
 8002068:	20000660 	.word	0x20000660
 800206c:	20000000 	.word	0x20000000
 8002070:	20000c5c 	.word	0x20000c5c
 8002074:	20000968 	.word	0x20000968
 8002078:	2000081c 	.word	0x2000081c
		{
			gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	1e5a      	subs	r2, r3, #1
 8002080:	4966      	ldr	r1, [pc, #408]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	6819      	ldr	r1, [r3, #0]
 800208e:	4863      	ldr	r0, [pc, #396]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4403      	add	r3, r0
 800209c:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	1e5a      	subs	r2, r3, #1
 80020a2:	495e      	ldr	r1, [pc, #376]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	3304      	adds	r3, #4
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	485a      	ldr	r0, [pc, #360]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4613      	mov	r3, r2
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	4413      	add	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4403      	add	r3, r0
 80020c0:	3304      	adds	r3, #4
 80020c2:	6019      	str	r1, [r3, #0]
			gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1e5a      	subs	r2, r3, #1
 80020c8:	4954      	ldr	r1, [pc, #336]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 80020ca:	4613      	mov	r3, r2
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4413      	add	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	440b      	add	r3, r1
 80020d4:	3308      	adds	r3, #8
 80020d6:	6819      	ldr	r1, [r3, #0]
 80020d8:	4850      	ldr	r0, [pc, #320]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4613      	mov	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4413      	add	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4403      	add	r3, r0
 80020e6:	3308      	adds	r3, #8
 80020e8:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	1e5a      	subs	r2, r3, #1
 80020ee:	494c      	ldr	r1, [pc, #304]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	6819      	ldr	r1, [r3, #0]
 80020fc:	4848      	ldr	r0, [pc, #288]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4613      	mov	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	4413      	add	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4403      	add	r3, r0
 800210a:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	1e5a      	subs	r2, r3, #1
 8002110:	4943      	ldr	r1, [pc, #268]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002112:	4613      	mov	r3, r2
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	4413      	add	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	3304      	adds	r3, #4
 800211e:	6819      	ldr	r1, [r3, #0]
 8002120:	483f      	ldr	r0, [pc, #252]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	4613      	mov	r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4403      	add	r3, r0
 800212e:	3304      	adds	r3, #4
 8002130:	6019      	str	r1, [r3, #0]
			gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	1e5a      	subs	r2, r3, #1
 8002136:	493a      	ldr	r1, [pc, #232]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002138:	4613      	mov	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4413      	add	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	3308      	adds	r3, #8
 8002144:	6819      	ldr	r1, [r3, #0]
 8002146:	4836      	ldr	r0, [pc, #216]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	4613      	mov	r3, r2
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	4413      	add	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4403      	add	r3, r0
 8002154:	3308      	adds	r3, #8
 8002156:	6019      	str	r1, [r3, #0]
		for(int i=1;i>0;i--)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	3b01      	subs	r3, #1
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	dc8b      	bgt.n	800207c <HAL_TIM_PeriodElapsedCallback+0x5d8>
		}
		gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 8002164:	4b2f      	ldr	r3, [pc, #188]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	ee07 3a90 	vmov	s15, r3
 800216c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002172:	edc3 7a00 	vstr	s15, [r3]
		gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 8002176:	4b2b      	ldr	r3, [pc, #172]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x780>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002182:	4b26      	ldr	r3, [pc, #152]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002184:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 8002188:	4b26      	ldr	r3, [pc, #152]	; (8002224 <HAL_TIM_PeriodElapsedCallback+0x780>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	ee07 3a90 	vmov	s15, r3
 8002190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002194:	4b21      	ldr	r3, [pc, #132]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x778>)
 8002196:	edc3 7a02 	vstr	s15, [r3, #8]
		gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 800219a:	4b23      	ldr	r3, [pc, #140]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a20      	ldr	r2, [pc, #128]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80021a0:	6013      	str	r3, [r2, #0]
		gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 80021a2:	4b21      	ldr	r3, [pc, #132]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	4a1e      	ldr	r2, [pc, #120]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80021a8:	6053      	str	r3, [r2, #4]
		gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 80021aa:	4b1f      	ldr	r3, [pc, #124]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	4a1c      	ldr	r2, [pc, #112]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x77c>)
 80021b0:	6093      	str	r3, [r2, #8]

		//  Save filtered data to gyro_FIFO
		gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 80021b2:	4b1e      	ldr	r3, [pc, #120]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x788>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	1e5a      	subs	r2, r3, #1
 80021b8:	4b1b      	ldr	r3, [pc, #108]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 80021ba:	6819      	ldr	r1, [r3, #0]
 80021bc:	481c      	ldr	r0, [pc, #112]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 80021be:	4613      	mov	r3, r2
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4403      	add	r3, r0
 80021c8:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 80021ca:	4b18      	ldr	r3, [pc, #96]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x788>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	1e5a      	subs	r2, r3, #1
 80021d0:	4b15      	ldr	r3, [pc, #84]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 80021d2:	6859      	ldr	r1, [r3, #4]
 80021d4:	4816      	ldr	r0, [pc, #88]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 80021d6:	4613      	mov	r3, r2
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	4413      	add	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4403      	add	r3, r0
 80021e0:	3304      	adds	r3, #4
 80021e2:	6019      	str	r1, [r3, #0]
		gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x788>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	1e5a      	subs	r2, r3, #1
 80021ea:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <HAL_TIM_PeriodElapsedCallback+0x784>)
 80021ec:	6899      	ldr	r1, [r3, #8]
 80021ee:	4810      	ldr	r0, [pc, #64]	; (8002230 <HAL_TIM_PeriodElapsedCallback+0x78c>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4403      	add	r3, r0
 80021fa:	3308      	adds	r3, #8
 80021fc:	6019      	str	r1, [r3, #0]


		if(tim9_cnt2 == FIFO_Order)
 80021fe:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x788>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b05      	cmp	r3, #5
 8002204:	f040 8086 	bne.w	8002314 <HAL_TIM_PeriodElapsedCallback+0x870>
		{
			tim9_cnt2 = 0;
 8002208:	4b08      	ldr	r3, [pc, #32]	; (800222c <HAL_TIM_PeriodElapsedCallback+0x788>)
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
			tim9_event_flag = 1;
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <HAL_TIM_PeriodElapsedCallback+0x790>)
 8002210:	2201      	movs	r2, #1
 8002212:	601a      	str	r2, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	e079      	b.n	800230e <HAL_TIM_PeriodElapsedCallback+0x86a>
 800221a:	bf00      	nop
 800221c:	20000c5c 	.word	0x20000c5c
 8002220:	20000968 	.word	0x20000968
 8002224:	20000948 	.word	0x20000948
 8002228:	2000081c 	.word	0x2000081c
 800222c:	200004cc 	.word	0x200004cc
 8002230:	20000c98 	.word	0x20000c98
 8002234:	200004c4 	.word	0x200004c4
			{
				acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 8002238:	4965      	ldr	r1, [pc, #404]	; (80023d0 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	4613      	mov	r3, r2
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	4413      	add	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	6819      	ldr	r1, [r3, #0]
 8002248:	4862      	ldr	r0, [pc, #392]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0x930>)
 800224a:	68ba      	ldr	r2, [r7, #8]
 800224c:	4613      	mov	r3, r2
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4403      	add	r3, r0
 8002256:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 8002258:	495d      	ldr	r1, [pc, #372]	; (80023d0 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	4613      	mov	r3, r2
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	3304      	adds	r3, #4
 8002268:	6819      	ldr	r1, [r3, #0]
 800226a:	485a      	ldr	r0, [pc, #360]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0x930>)
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4403      	add	r3, r0
 8002278:	3304      	adds	r3, #4
 800227a:	6019      	str	r1, [r3, #0]
				acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 800227c:	4954      	ldr	r1, [pc, #336]	; (80023d0 <HAL_TIM_PeriodElapsedCallback+0x92c>)
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	4613      	mov	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4413      	add	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	440b      	add	r3, r1
 800228a:	3308      	adds	r3, #8
 800228c:	6819      	ldr	r1, [r3, #0]
 800228e:	4851      	ldr	r0, [pc, #324]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	4613      	mov	r3, r2
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4403      	add	r3, r0
 800229c:	3308      	adds	r3, #8
 800229e:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 80022a0:	494d      	ldr	r1, [pc, #308]	; (80023d8 <HAL_TIM_PeriodElapsedCallback+0x934>)
 80022a2:	68ba      	ldr	r2, [r7, #8]
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	440b      	add	r3, r1
 80022ae:	6819      	ldr	r1, [r3, #0]
 80022b0:	484a      	ldr	r0, [pc, #296]	; (80023dc <HAL_TIM_PeriodElapsedCallback+0x938>)
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	4613      	mov	r3, r2
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	4413      	add	r3, r2
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4403      	add	r3, r0
 80022be:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 80022c0:	4945      	ldr	r1, [pc, #276]	; (80023d8 <HAL_TIM_PeriodElapsedCallback+0x934>)
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	4613      	mov	r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	3304      	adds	r3, #4
 80022d0:	6819      	ldr	r1, [r3, #0]
 80022d2:	4842      	ldr	r0, [pc, #264]	; (80023dc <HAL_TIM_PeriodElapsedCallback+0x938>)
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	4613      	mov	r3, r2
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4403      	add	r3, r0
 80022e0:	3304      	adds	r3, #4
 80022e2:	6019      	str	r1, [r3, #0]
				gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 80022e4:	493c      	ldr	r1, [pc, #240]	; (80023d8 <HAL_TIM_PeriodElapsedCallback+0x934>)
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	4613      	mov	r3, r2
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	4413      	add	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	3308      	adds	r3, #8
 80022f4:	6819      	ldr	r1, [r3, #0]
 80022f6:	4839      	ldr	r0, [pc, #228]	; (80023dc <HAL_TIM_PeriodElapsedCallback+0x938>)
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4403      	add	r3, r0
 8002304:	3308      	adds	r3, #8
 8002306:	6019      	str	r1, [r3, #0]
			for(int i=0;i<FIFO_Order;i++)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	3301      	adds	r3, #1
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2b04      	cmp	r3, #4
 8002312:	dd91      	ble.n	8002238 <HAL_TIM_PeriodElapsedCallback+0x794>
			}
		}


		gyro_rad.gx = ((float)gyro_fil.AXIS_X)*((float)COE_MDPS_TO_RADPS);
 8002314:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8002316:	edd3 7a00 	vldr	s15, [r3]
 800231a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80023e4 <HAL_TIM_PeriodElapsedCallback+0x940>
 800231e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002322:	4b31      	ldr	r3, [pc, #196]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002324:	edc3 7a00 	vstr	s15, [r3]
		gyro_rad.gy = ((float)gyro_fil.AXIS_Y)*((float)COE_MDPS_TO_RADPS);
 8002328:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800232a:	edd3 7a01 	vldr	s15, [r3, #4]
 800232e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80023e4 <HAL_TIM_PeriodElapsedCallback+0x940>
 8002332:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002336:	4b2c      	ldr	r3, [pc, #176]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002338:	edc3 7a01 	vstr	s15, [r3, #4]
		gyro_rad.gz = ((float)gyro_fil.AXIS_Z)*((float)COE_MDPS_TO_RADPS);
 800233c:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800233e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002342:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80023e4 <HAL_TIM_PeriodElapsedCallback+0x940>
 8002346:	ee67 7a87 	vmul.f32	s15, s15, s14
 800234a:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 800234c:	edc3 7a02 	vstr	s15, [r3, #8]

		euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 8002350:	4b26      	ldr	r3, [pc, #152]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x948>)
 8002352:	ed93 7a02 	vldr	s14, [r3, #8]
 8002356:	4b24      	ldr	r3, [pc, #144]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002358:	edd3 7a02 	vldr	s15, [r3, #8]
 800235c:	eddf 6a24 	vldr	s13, [pc, #144]	; 80023f0 <HAL_TIM_PeriodElapsedCallback+0x94c>
 8002360:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002368:	4b20      	ldr	r3, [pc, #128]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x948>)
 800236a:	edc3 7a02 	vstr	s15, [r3, #8]

		if(gTHR<MIN_THR)
 800236e:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8002370:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002374:	2bc7      	cmp	r3, #199	; 0xc7
 8002376:	dc07      	bgt.n	8002388 <HAL_TIM_PeriodElapsedCallback+0x8e4>
		{
			euler_rc.thz = 0;
 8002378:	4b1f      	ldr	r3, [pc, #124]	; (80023f8 <HAL_TIM_PeriodElapsedCallback+0x954>)
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
			euler_ahrs.thz = 0;
 8002380:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x948>)
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
		}

		if (rc_connection_flag && rc_enable_motor)
 8002388:	4b1c      	ldr	r3, [pc, #112]	; (80023fc <HAL_TIM_PeriodElapsedCallback+0x958>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00c      	beq.n	80023aa <HAL_TIM_PeriodElapsedCallback+0x906>
 8002390:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <HAL_TIM_PeriodElapsedCallback+0x95c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <HAL_TIM_PeriodElapsedCallback+0x906>
		{   // Do PID Control
			FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm);
 8002398:	4b1a      	ldr	r3, [pc, #104]	; (8002404 <HAL_TIM_PeriodElapsedCallback+0x960>)
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	4b1a      	ldr	r3, [pc, #104]	; (8002408 <HAL_TIM_PeriodElapsedCallback+0x964>)
 800239e:	4a1b      	ldr	r2, [pc, #108]	; (800240c <HAL_TIM_PeriodElapsedCallback+0x968>)
 80023a0:	4911      	ldr	r1, [pc, #68]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x944>)
 80023a2:	481b      	ldr	r0, [pc, #108]	; (8002410 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80023a4:	f7fe fdf2 	bl	8000f8c <FlightControlPID_innerLoop>
 80023a8:	e002      	b.n	80023b0 <HAL_TIM_PeriodElapsedCallback+0x90c>
		}
		else
		{
			// set motor output zero
			set_motor_pwm_zero(&motor_pwm);
 80023aa:	4816      	ldr	r0, [pc, #88]	; (8002404 <HAL_TIM_PeriodElapsedCallback+0x960>)
 80023ac:	f000 f952 	bl	8002654 <set_motor_pwm_zero>
		}

		if(gTHR<MIN_THR)
 80023b0:	4b10      	ldr	r3, [pc, #64]	; (80023f4 <HAL_TIM_PeriodElapsedCallback+0x950>)
 80023b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023b6:	2bc7      	cmp	r3, #199	; 0xc7
 80023b8:	dc02      	bgt.n	80023c0 <HAL_TIM_PeriodElapsedCallback+0x91c>
		{
			set_motor_pwm_zero(&motor_pwm);
 80023ba:	4812      	ldr	r0, [pc, #72]	; (8002404 <HAL_TIM_PeriodElapsedCallback+0x960>)
 80023bc:	f000 f94a 	bl	8002654 <set_motor_pwm_zero>
		}

		set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 80023c0:	4810      	ldr	r0, [pc, #64]	; (8002404 <HAL_TIM_PeriodElapsedCallback+0x960>)
 80023c2:	f000 f89d 	bl	8002500 <set_motor_pwm>
	}

}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd90      	pop	{r4, r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000660 	.word	0x20000660
 80023d4:	200007a4 	.word	0x200007a4
 80023d8:	20000c98 	.word	0x20000c98
 80023dc:	20000828 	.word	0x20000828
 80023e0:	2000081c 	.word	0x2000081c
 80023e4:	379268a9 	.word	0x379268a9
 80023e8:	20000a00 	.word	0x20000a00
 80023ec:	20000d14 	.word	0x20000d14
 80023f0:	3aa3d70a 	.word	0x3aa3d70a
 80023f4:	20000d52 	.word	0x20000d52
 80023f8:	20000a7c 	.word	0x20000a7c
 80023fc:	20000d56 	.word	0x20000d56
 8002400:	200004b8 	.word	0x200004b8
 8002404:	20000958 	.word	0x20000958
 8002408:	200006f4 	.word	0x200006f4
 800240c:	20000638 	.word	0x20000638
 8002410:	200008c8 	.word	0x200008c8

08002414 <initializeAllSensors>:
 * @brief  Initialize all sensors
 * @param  None
 * @retval None
 */
static void initializeAllSensors( void )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 8002418:	4914      	ldr	r1, [pc, #80]	; (800246c <initializeAllSensors+0x58>)
 800241a:	2000      	movs	r0, #0
 800241c:	f001 fa90 	bl	8003940 <BSP_ACCELERO_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d000      	beq.n	8002428 <initializeAllSensors+0x14>
	{
		while(1);
 8002426:	e7fe      	b.n	8002426 <initializeAllSensors+0x12>
	}

	if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 8002428:	4911      	ldr	r1, [pc, #68]	; (8002470 <initializeAllSensors+0x5c>)
 800242a:	2000      	movs	r0, #0
 800242c:	f001 fc21 	bl	8003c72 <BSP_GYRO_Init>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d000      	beq.n	8002438 <initializeAllSensors+0x24>
	{
		while(1);
 8002436:	e7fe      	b.n	8002436 <initializeAllSensors+0x22>
	}

	if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 8002438:	490e      	ldr	r1, [pc, #56]	; (8002474 <initializeAllSensors+0x60>)
 800243a:	2000      	movs	r0, #0
 800243c:	f001 fd29 	bl	8003e92 <BSP_MAGNETO_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d000      	beq.n	8002448 <initializeAllSensors+0x34>
	{
		while(1);
 8002446:	e7fe      	b.n	8002446 <initializeAllSensors+0x32>
	}


	if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 8002448:	490b      	ldr	r1, [pc, #44]	; (8002478 <initializeAllSensors+0x64>)
 800244a:	2000      	movs	r0, #0
 800244c:	f001 fe01 	bl	8004052 <BSP_PRESSURE_Init>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d000      	beq.n	8002458 <initializeAllSensors+0x44>
	{
		while(1);
 8002456:	e7fe      	b.n	8002456 <initializeAllSensors+0x42>
	}

	if (BSP_TEMPERATURE_Init( LPS22HB_T_0, &LPS22HB_T_0_handle ) != COMPONENT_OK)
 8002458:	4908      	ldr	r1, [pc, #32]	; (800247c <initializeAllSensors+0x68>)
 800245a:	2000      	movs	r0, #0
 800245c:	f001 ff25 	bl	80042aa <BSP_TEMPERATURE_Init>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d000      	beq.n	8002468 <initializeAllSensors+0x54>
	{
		while(1);
 8002466:	e7fe      	b.n	8002466 <initializeAllSensors+0x52>
	}


}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	200004a0 	.word	0x200004a0
 8002470:	200004a4 	.word	0x200004a4
 8002474:	200004a8 	.word	0x200004a8
 8002478:	200004ac 	.word	0x200004ac
 800247c:	200004b0 	.word	0x200004b0

08002480 <enableAllSensors>:
 * @brief  Enable all sensors
 * @param  None
 * @retval None
 */
void enableAllSensors( void )
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
	BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <enableAllSensors+0x58>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f001 fba3 	bl	8003bd4 <BSP_ACCELERO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n\r");
 800248e:	4813      	ldr	r0, [pc, #76]	; (80024dc <enableAllSensors+0x5c>)
 8002490:	f7fe fd46 	bl	8000f20 <myprintf>
	BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <enableAllSensors+0x60>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f001 fcab 	bl	8003df4 <BSP_GYRO_Sensor_Enable>
	PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n\r");
 800249e:	4811      	ldr	r0, [pc, #68]	; (80024e4 <enableAllSensors+0x64>)
 80024a0:	f7fe fd3e 	bl	8000f20 <myprintf>
	BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 80024a4:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <enableAllSensors+0x68>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f001 fd83 	bl	8003fb4 <BSP_MAGNETO_Sensor_Enable>
	PRINTF("LIS2MDL Magnetometer initialized and enabled\n\r");
 80024ae:	480f      	ldr	r0, [pc, #60]	; (80024ec <enableAllSensors+0x6c>)
 80024b0:	f7fe fd36 	bl	8000f20 <myprintf>
	BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 80024b4:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <enableAllSensors+0x70>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f001 fea7 	bl	800420c <BSP_PRESSURE_Sensor_Enable>
	PRINTF("LPS22HB Pressure sensor initialized and enabled\n\r");
 80024be:	480d      	ldr	r0, [pc, #52]	; (80024f4 <enableAllSensors+0x74>)
 80024c0:	f7fe fd2e 	bl	8000f20 <myprintf>
	BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <enableAllSensors+0x78>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 ffb1 	bl	8004430 <BSP_TEMPERATURE_Sensor_Enable>
	PRINTF("LPS22HB Temperature sensor initialized and enabled\n\r");
 80024ce:	480b      	ldr	r0, [pc, #44]	; (80024fc <enableAllSensors+0x7c>)
 80024d0:	f7fe fd26 	bl	8000f20 <myprintf>
}
 80024d4:	bf00      	nop
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200004a0 	.word	0x200004a0
 80024dc:	080145dc 	.word	0x080145dc
 80024e0:	200004a4 	.word	0x200004a4
 80024e4:	08014614 	.word	0x08014614
 80024e8:	200004a8 	.word	0x200004a8
 80024ec:	08014648 	.word	0x08014648
 80024f0:	200004ac 	.word	0x200004ac
 80024f4:	08014678 	.word	0x08014678
 80024f8:	200004b0 	.word	0x200004b0
 80024fc:	080146ac 	.word	0x080146ac

08002500 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800264c <set_motor_pwm+0x14c>
 8002512:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251a:	db05      	blt.n	8002528 <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 800251c:	4b4c      	ldr	r3, [pc, #304]	; (8002650 <set_motor_pwm+0x150>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f240 726c 	movw	r2, #1900	; 0x76c
 8002524:	635a      	str	r2, [r3, #52]	; 0x34
 8002526:	e016      	b.n	8002556 <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	edd3 7a00 	vldr	s15, [r3]
 800252e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d804      	bhi.n	8002542 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 8002538:	4b45      	ldr	r3, [pc, #276]	; (8002650 <set_motor_pwm+0x150>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2200      	movs	r2, #0
 800253e:	635a      	str	r2, [r3, #52]	; 0x34
 8002540:	e009      	b.n	8002556 <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = (uint32_t) motor_pwm->motor1_pwm; 
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	edd3 7a00 	vldr	s15, [r3]
 8002548:	4b41      	ldr	r3, [pc, #260]	; (8002650 <set_motor_pwm+0x150>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002550:	ee17 2a90 	vmov	r2, s15
 8002554:	635a      	str	r2, [r3, #52]	; 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	edd3 7a01 	vldr	s15, [r3, #4]
 800255c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800264c <set_motor_pwm+0x14c>
 8002560:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002568:	db05      	blt.n	8002576 <set_motor_pwm+0x76>
      htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 800256a:	4b39      	ldr	r3, [pc, #228]	; (8002650 <set_motor_pwm+0x150>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f240 726c 	movw	r2, #1900	; 0x76c
 8002572:	639a      	str	r2, [r3, #56]	; 0x38
 8002574:	e016      	b.n	80025a4 <set_motor_pwm+0xa4>
    else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	edd3 7a01 	vldr	s15, [r3, #4]
 800257c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002584:	d804      	bhi.n	8002590 <set_motor_pwm+0x90>
      htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 8002586:	4b32      	ldr	r3, [pc, #200]	; (8002650 <set_motor_pwm+0x150>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2200      	movs	r2, #0
 800258c:	639a      	str	r2, [r3, #56]	; 0x38
 800258e:	e009      	b.n	80025a4 <set_motor_pwm+0xa4>
    else
      htim4.Instance->CCR2 = (uint32_t) motor_pwm->motor2_pwm;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	edd3 7a01 	vldr	s15, [r3, #4]
 8002596:	4b2e      	ldr	r3, [pc, #184]	; (8002650 <set_motor_pwm+0x150>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800259e:	ee17 2a90 	vmov	r2, s15
 80025a2:	639a      	str	r2, [r3, #56]	; 0x38

  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80025aa:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800264c <set_motor_pwm+0x14c>
 80025ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b6:	db05      	blt.n	80025c4 <set_motor_pwm+0xc4>
      htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 80025b8:	4b25      	ldr	r3, [pc, #148]	; (8002650 <set_motor_pwm+0x150>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f240 726c 	movw	r2, #1900	; 0x76c
 80025c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80025c2:	e016      	b.n	80025f2 <set_motor_pwm+0xf2>
    else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80025ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d2:	d804      	bhi.n	80025de <set_motor_pwm+0xde>
      htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 80025d4:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <set_motor_pwm+0x150>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	63da      	str	r2, [r3, #60]	; 0x3c
 80025dc:	e009      	b.n	80025f2 <set_motor_pwm+0xf2>
    else
      htim4.Instance->CCR3 = (uint32_t) motor_pwm->motor3_pwm;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80025e4:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <set_motor_pwm+0x150>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025ec:	ee17 2a90 	vmov	r2, s15
 80025f0:	63da      	str	r2, [r3, #60]	; 0x3c

  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80025f8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800264c <set_motor_pwm+0x14c>
 80025fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002604:	db05      	blt.n	8002612 <set_motor_pwm+0x112>
      htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <set_motor_pwm+0x150>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f240 726c 	movw	r2, #1900	; 0x76c
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
    else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
      htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
    else
      htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;

}
 8002610:	e016      	b.n	8002640 <set_motor_pwm+0x140>
    else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	edd3 7a03 	vldr	s15, [r3, #12]
 8002618:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800261c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002620:	d804      	bhi.n	800262c <set_motor_pwm+0x12c>
      htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 8002622:	4b0b      	ldr	r3, [pc, #44]	; (8002650 <set_motor_pwm+0x150>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2200      	movs	r2, #0
 8002628:	641a      	str	r2, [r3, #64]	; 0x40
}
 800262a:	e009      	b.n	8002640 <set_motor_pwm+0x140>
      htim4.Instance->CCR4 = (uint32_t) motor_pwm->motor4_pwm;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <set_motor_pwm+0x150>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800263a:	ee17 2a90 	vmov	r2, s15
 800263e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	44ed8000 	.word	0x44ed8000
 8002650:	20000768 	.word	0x20000768

08002654 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	60da      	str	r2, [r3, #12]
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <init_rc_variables>:
  cnt = 0;
  init_queue(&que);
}

void init_rc_variables(void)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 800268e:	4b13      	ldr	r3, [pc, #76]	; (80026dc <init_rc_variables+0x54>)
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 8002694:	2300      	movs	r3, #0
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	e016      	b.n	80026c8 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 800269a:	4a11      	ldr	r2, [pc, #68]	; (80026e0 <init_rc_variables+0x58>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	2200      	movs	r2, #0
 80026a2:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 80026a4:	4a0f      	ldr	r2, [pc, #60]	; (80026e4 <init_rc_variables+0x5c>)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2100      	movs	r1, #0
 80026aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 80026ae:	4a0e      	ldr	r2, [pc, #56]	; (80026e8 <init_rc_variables+0x60>)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2100      	movs	r1, #0
 80026b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 80026b8:	4a0c      	ldr	r2, [pc, #48]	; (80026ec <init_rc_variables+0x64>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2100      	movs	r1, #0
 80026be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3301      	adds	r3, #1
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d9e5      	bls.n	800269a <init_rc_variables+0x12>
  }
}
 80026ce:	bf00      	nop
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	20000d56 	.word	0x20000d56
 80026e0:	20000d2c 	.word	0x20000d2c
 80026e4:	20000d30 	.word	0x20000d30
 80026e8:	20000da8 	.word	0x20000da8
 80026ec:	20000d40 	.word	0x20000d40

080026f0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
      }
  }
  #endif
  #ifdef REMOCON_BLE
        
        update_rc_data(0);
 80026f8:	2000      	movs	r0, #0
 80026fa:	f000 f823 	bl	8002744 <update_rc_data>
      
  #endif
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 800270c:	f000 fadc 	bl	8002cc8 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 8002710:	4b0a      	ldr	r3, [pc, #40]	; (800273c <HAL_SYSTICK_Callback+0x34>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002718:	da04      	bge.n	8002724 <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <HAL_SYSTICK_Callback+0x34>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3301      	adds	r3, #1
 8002720:	4a06      	ldr	r2, [pc, #24]	; (800273c <HAL_SYSTICK_Callback+0x34>)
 8002722:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 8002724:	4b05      	ldr	r3, [pc, #20]	; (800273c <HAL_SYSTICK_Callback+0x34>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2b1e      	cmp	r3, #30
 800272a:	dd01      	ble.n	8002730 <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 800272c:	f7ff ffac 	bl	8002688 <init_rc_variables>
  #ifdef REMOCON_PWM
    rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
  #endif
  #ifdef REMOCON_BLE
    rc_connection_flag = 1;             /* To modify and check status of BLE connection */
 8002730:	4b03      	ldr	r3, [pc, #12]	; (8002740 <HAL_SYSTICK_Callback+0x38>)
 8002732:	2201      	movs	r2, #1
 8002734:	701a      	strb	r2, [r3, #0]
  #endif
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000d24 	.word	0x20000d24
 8002740:	20000d56 	.word	0x20000d56

08002744 <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
      default: break;
    }
  #endif
  
  // Activate Calibration Procedure  
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 800274c:	4b23      	ldr	r3, [pc, #140]	; (80027dc <update_rc_data+0x98>)
 800274e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d114      	bne.n	8002780 <update_rc_data+0x3c>
 8002756:	4b22      	ldr	r3, [pc, #136]	; (80027e0 <update_rc_data+0x9c>)
 8002758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800275c:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8002760:	da0e      	bge.n	8002780 <update_rc_data+0x3c>
 8002762:	4b20      	ldr	r3, [pc, #128]	; (80027e4 <update_rc_data+0xa0>)
 8002764:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002768:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800276c:	dd08      	ble.n	8002780 <update_rc_data+0x3c>
 800276e:	4b1e      	ldr	r3, [pc, #120]	; (80027e8 <update_rc_data+0xa4>)
 8002770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002774:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8002778:	da02      	bge.n	8002780 <update_rc_data+0x3c>
  {
    rc_cal_flag = 1;
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <update_rc_data+0xa8>)
 800277c:	2201      	movs	r2, #1
 800277e:	601a      	str	r2, [r3, #0]
  }

  // Activate Arming/Disarming 
  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 8002780:	4b16      	ldr	r3, [pc, #88]	; (80027dc <update_rc_data+0x98>)
 8002782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d122      	bne.n	80027d0 <update_rc_data+0x8c>
 800278a:	4b15      	ldr	r3, [pc, #84]	; (80027e0 <update_rc_data+0x9c>)
 800278c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002790:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8002794:	da1c      	bge.n	80027d0 <update_rc_data+0x8c>
 8002796:	4b13      	ldr	r3, [pc, #76]	; (80027e4 <update_rc_data+0xa0>)
 8002798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800279c:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 80027a0:	da16      	bge.n	80027d0 <update_rc_data+0x8c>
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <update_rc_data+0xa4>)
 80027a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027a8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80027ac:	dd10      	ble.n	80027d0 <update_rc_data+0x8c>
  {
    if (rc_enable_motor==0) // if not armed -> arm
 80027ae:	4b10      	ldr	r3, [pc, #64]	; (80027f0 <update_rc_data+0xac>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <update_rc_data+0x80>
    {
      rc_enable_motor = 1;
 80027b6:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <update_rc_data+0xac>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	601a      	str	r2, [r3, #0]
      fly_ready = 1;
 80027bc:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <update_rc_data+0xb0>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
    {
      rc_enable_motor = 0;
      fly_ready = 0;
    }
  }
}
 80027c2:	e005      	b.n	80027d0 <update_rc_data+0x8c>
      rc_enable_motor = 0;
 80027c4:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <update_rc_data+0xac>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
      fly_ready = 0;
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <update_rc_data+0xb0>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	20000d52 	.word	0x20000d52
 80027e0:	20000d50 	.word	0x20000d50
 80027e4:	20000d54 	.word	0x20000d54
 80027e8:	20000da6 	.word	0x20000da6
 80027ec:	200004b4 	.word	0x200004b4
 80027f0:	200004b8 	.word	0x200004b8
 80027f4:	200004c0 	.word	0x200004c0

080027f8 <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b094      	sub	sp, #80	; 0x50
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp; 
    /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 8002806:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800280a:	4619      	mov	r1, r3
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f001 fa05 	bl	8003c1c <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8002812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002814:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 8002816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002818:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 800281a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 800281e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002822:	4619      	mov	r1, r3
 8002824:	68b8      	ldr	r0, [r7, #8]
 8002826:	f001 fb09 	bl	8003e3c <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 800282a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800282c:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 800282e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002830:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 8002832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002834:	61bb      	str	r3, [r7, #24]
    // Read data is in mg unit
    if (USE_MAG_SENSOR){
        BSP_MAGNETO_Get_Axes(MAG_handle, &mag_temp_int16);
 8002836:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800283a:	4619      	mov	r1, r3
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f001 fbdd 	bl	8003ffc <BSP_MAGNETO_Get_Axes>
        mag->AXIS_X = (int32_t) mag_temp_int16.AXIS_X;
 8002842:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002844:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002846:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
 8002848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800284a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800284c:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
 800284e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002850:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002852:	609a      	str	r2, [r3, #8]
        mag->AXIS_Y = 0;
        mag->AXIS_Z = 0;
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, pre);
 8002854:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002856:	6838      	ldr	r0, [r7, #0]
 8002858:	f001 fcfc 	bl	8004254 <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = -acc_temp.AXIS_Y;
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	425a      	negs	r2, r3
 8002860:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002862:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 8002864:	69fa      	ldr	r2, [r7, #28]
 8002866:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002868:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 800286a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800286e:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	425a      	negs	r2, r3
 8002874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002876:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800287c:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002882:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 8002884:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 800288a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	425a      	negs	r2, r3
 8002890:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002892:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 8002894:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002896:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002898:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 800289a:	bf00      	nop
 800289c:	3750      	adds	r7, #80	; 0x50
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a6:	2003      	movs	r0, #3
 80028a8:	f009 f954 	bl	800bb54 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80028ac:	2200      	movs	r2, #0
 80028ae:	2100      	movs	r1, #0
 80028b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028b4:	f009 f959 	bl	800bb6a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028b8:	bf00      	nop
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a10      	ldr	r2, [pc, #64]	; (800290c <HAL_ADC_MspInit+0x50>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d119      	bne.n	8002902 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <HAL_ADC_MspInit+0x54>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	4a0e      	ldr	r2, [pc, #56]	; (8002910 <HAL_ADC_MspInit+0x54>)
 80028d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028dc:	6453      	str	r3, [r2, #68]	; 0x44
 80028de:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <HAL_ADC_MspInit+0x54>)
 80028e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028ea:	2302      	movs	r3, #2
 80028ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028ee:	2303      	movs	r3, #3
 80028f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f6:	f107 030c 	add.w	r3, r7, #12
 80028fa:	4619      	mov	r1, r3
 80028fc:	4805      	ldr	r0, [pc, #20]	; (8002914 <HAL_ADC_MspInit+0x58>)
 80028fe:	f009 f9af 	bl	800bc60 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002902:	bf00      	nop
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40012000 	.word	0x40012000
 8002910:	40023800 	.word	0x40023800
 8002914:	40020400 	.word	0x40020400

08002918 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	; 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a51      	ldr	r2, [pc, #324]	; (8002a6c <HAL_SPI_MspInit+0x154>)
 8002926:	4293      	cmp	r3, r2
 8002928:	f040 809c 	bne.w	8002a64 <HAL_SPI_MspInit+0x14c>
  {
  
    
  /* Enable GPIO Ports Clock */  
    __GPIOB_CLK_ENABLE();
 800292c:	2300      	movs	r3, #0
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	4b4f      	ldr	r3, [pc, #316]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	4a4e      	ldr	r2, [pc, #312]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 8002936:	f043 0302 	orr.w	r3, r3, #2
 800293a:	6313      	str	r3, [r2, #48]	; 0x30
 800293c:	4b4c      	ldr	r3, [pc, #304]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	613b      	str	r3, [r7, #16]
 8002946:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	4b48      	ldr	r3, [pc, #288]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 800294e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002950:	4a47      	ldr	r2, [pc, #284]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	6313      	str	r3, [r2, #48]	; 0x30
 8002958:	4b45      	ldr	r3, [pc, #276]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	68fb      	ldr	r3, [r7, #12]
//    BNRG_SPI_MOSI_CLK_ENABLE();
//    BNRG_SPI_CS_CLK_ENABLE();
//    BNRG_SPI_IRQ_CLK_ENABLE();
    
    /* Enable SPI clock */
    __SPI1_CLK_ENABLE();
 8002964:	2300      	movs	r3, #0
 8002966:	60bb      	str	r3, [r7, #8]
 8002968:	4b41      	ldr	r3, [pc, #260]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	4a40      	ldr	r2, [pc, #256]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 800296e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002972:	6453      	str	r3, [r2, #68]	; 0x44
 8002974:	4b3e      	ldr	r3, [pc, #248]	; (8002a70 <HAL_SPI_MspInit+0x158>)
 8002976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002978:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
    
    /* Reset */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002980:	2304      	movs	r3, #4
 8002982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002984:	2301      	movs	r3, #1
 8002986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002988:	2301      	movs	r3, #1
 800298a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800298c:	2300      	movs	r3, #0
 800298e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	4619      	mov	r1, r3
 800299a:	4836      	ldr	r0, [pc, #216]	; (8002a74 <HAL_SPI_MspInit+0x15c>)
 800299c:	f009 f960 	bl	800bc60 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	/*Added to avoid spurious interrupt from the BlueNRG */
 80029a0:	2200      	movs	r2, #0
 80029a2:	2104      	movs	r1, #4
 80029a4:	4833      	ldr	r0, [pc, #204]	; (8002a74 <HAL_SPI_MspInit+0x15c>)
 80029a6:	f009 faf7 	bl	800bf98 <HAL_GPIO_WritePin>
    
    /* SCLK */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80029aa:	2320      	movs	r3, #32
 80029ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029b2:	2302      	movs	r3, #2
 80029b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029ba:	2305      	movs	r3, #5
 80029bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80029be:	f107 0314 	add.w	r3, r7, #20
 80029c2:	4619      	mov	r1, r3
 80029c4:	482c      	ldr	r0, [pc, #176]	; (8002a78 <HAL_SPI_MspInit+0x160>)
 80029c6:	f009 f94b 	bl	800bc60 <HAL_GPIO_Init>
    
    /* MISO */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029ca:	2340      	movs	r3, #64	; 0x40
 80029cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80029d6:	2303      	movs	r3, #3
 80029d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029da:	2305      	movs	r3, #5
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029de:	f107 0314 	add.w	r3, r7, #20
 80029e2:	4619      	mov	r1, r3
 80029e4:	4824      	ldr	r0, [pc, #144]	; (8002a78 <HAL_SPI_MspInit+0x160>)
 80029e6:	f009 f93b 	bl	800bc60 <HAL_GPIO_Init>
    
    /* MOSI */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029fa:	2305      	movs	r3, #5
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fe:	f107 0314 	add.w	r3, r7, #20
 8002a02:	4619      	mov	r1, r3
 8002a04:	481c      	ldr	r0, [pc, #112]	; (8002a78 <HAL_SPI_MspInit+0x160>)
 8002a06:	f009 f92b 	bl	800bc60 <HAL_GPIO_Init>
    
    /* NSS/CSN/CS */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a12:	2301      	movs	r3, #1
 8002a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002a16:	2303      	movs	r3, #3
 8002a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	4619      	mov	r1, r3
 8002a24:	4813      	ldr	r0, [pc, #76]	; (8002a74 <HAL_SPI_MspInit+0x15c>)
 8002a26:	f009 f91b 	bl	800bc60 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	4811      	ldr	r0, [pc, #68]	; (8002a74 <HAL_SPI_MspInit+0x15c>)
 8002a30:	f009 fab2 	bl	800bf98 <HAL_GPIO_WritePin>
    
    /* IRQ -- INPUT */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a34:	2310      	movs	r3, #16
 8002a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a38:	4b10      	ldr	r3, [pc, #64]	; (8002a7c <HAL_SPI_MspInit+0x164>)
 8002a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002a40:	2303      	movs	r3, #3
 8002a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a48:	f107 0314 	add.w	r3, r7, #20
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	480a      	ldr	r0, [pc, #40]	; (8002a78 <HAL_SPI_MspInit+0x160>)
 8002a50:	f009 f906 	bl	800bc60 <HAL_GPIO_Init>
    
    /* Configure the NVIC for SPI */  
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);    
 8002a54:	2200      	movs	r2, #0
 8002a56:	2103      	movs	r1, #3
 8002a58:	200a      	movs	r0, #10
 8002a5a:	f009 f886 	bl	800bb6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);  
 8002a5e:	200a      	movs	r0, #10
 8002a60:	f009 f89f 	bl	800bba2 <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	; 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40013000 	.word	0x40013000
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020400 	.word	0x40020400
 8002a78:	40020000 	.word	0x40020000
 8002a7c:	10110000 	.word	0x10110000

08002a80 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a90:	d126      	bne.n	8002ae0 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	4a33      	ldr	r2, [pc, #204]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002aa2:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002aae:	230f      	movs	r3, #15
 8002ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002aba:	2302      	movs	r3, #2
 8002abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac2:	f107 0314 	add.w	r3, r7, #20
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4828      	ldr	r0, [pc, #160]	; (8002b6c <HAL_TIM_Base_MspInit+0xec>)
 8002aca:	f009 f8c9 	bl	800bc60 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2102      	movs	r1, #2
 8002ad2:	201c      	movs	r0, #28
 8002ad4:	f009 f849 	bl	800bb6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ad8:	201c      	movs	r0, #28
 8002ada:	f009 f862 	bl	800bba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002ade:	e03f      	b.n	8002b60 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a22      	ldr	r2, [pc, #136]	; (8002b70 <HAL_TIM_Base_MspInit+0xf0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d11f      	bne.n	8002b2a <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b1e      	ldr	r3, [pc, #120]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a1d      	ldr	r2, [pc, #116]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002af4:	f043 0304 	orr.w	r3, r3, #4
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f003 0304 	and.w	r3, r3, #4
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002b06:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002b14:	2300      	movs	r3, #0
 8002b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	4619      	mov	r1, r3
 8002b22:	4814      	ldr	r0, [pc, #80]	; (8002b74 <HAL_TIM_Base_MspInit+0xf4>)
 8002b24:	f009 f89c 	bl	800bc60 <HAL_GPIO_Init>
}
 8002b28:	e01a      	b.n	8002b60 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a12      	ldr	r2, [pc, #72]	; (8002b78 <HAL_TIM_Base_MspInit+0xf8>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d115      	bne.n	8002b60 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 8002b34:	2300      	movs	r3, #0
 8002b36:	60bb      	str	r3, [r7, #8]
 8002b38:	4b0b      	ldr	r3, [pc, #44]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b42:	6453      	str	r3, [r2, #68]	; 0x44
 8002b44:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <HAL_TIM_Base_MspInit+0xe8>)
 8002b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	2103      	movs	r1, #3
 8002b54:	2018      	movs	r0, #24
 8002b56:	f009 f808 	bl	800bb6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002b5a:	2018      	movs	r0, #24
 8002b5c:	f009 f821 	bl	800bba2 <HAL_NVIC_EnableIRQ>
}
 8002b60:	bf00      	nop
 8002b62:	3728      	adds	r7, #40	; 0x28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40000800 	.word	0x40000800
 8002b74:	40020400 	.word	0x40020400
 8002b78:	40014000 	.word	0x40014000

08002b7c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a16      	ldr	r2, [pc, #88]	; (8002be4 <HAL_UART_MspInit+0x68>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d126      	bne.n	8002bdc <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <HAL_UART_MspInit+0x6c>)
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <HAL_UART_MspInit+0x6c>)
 8002b98:	f043 0310 	orr.w	r3, r3, #16
 8002b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b9e:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <HAL_UART_MspInit+0x6c>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba2:	f003 0310 	and.w	r3, r3, #16
 8002ba6:	60bb      	str	r3, [r7, #8]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002baa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002bae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bbc:	2307      	movs	r3, #7
 8002bbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bc0:	f107 030c 	add.w	r3, r7, #12
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4809      	ldr	r0, [pc, #36]	; (8002bec <HAL_UART_MspInit+0x70>)
 8002bc8:	f009 f84a 	bl	800bc60 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2104      	movs	r1, #4
 8002bd0:	2025      	movs	r0, #37	; 0x25
 8002bd2:	f008 ffca 	bl	800bb6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bd6:	2025      	movs	r0, #37	; 0x25
 8002bd8:	f008 ffe3 	bl	800bba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002bdc:	bf00      	nop
 8002bde:	3720      	adds	r7, #32
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40011000 	.word	0x40011000
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40020000 	.word	0x40020000

08002bf0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bf4:	f008 fc4a 	bl	800b48c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002bf8:	f009 f80a 	bl	800bc10 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bfc:	bf00      	nop
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002c04:	4802      	ldr	r0, [pc, #8]	; (8002c10 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002c06:	f00b f962 	bl	800dece <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000a38 	.word	0x20000a38

08002c14 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c18:	4802      	ldr	r0, [pc, #8]	; (8002c24 <TIM2_IRQHandler+0x10>)
 8002c1a:	f00b f958 	bl	800dece <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000af0 	.word	0x20000af0

08002c28 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c2c:	4802      	ldr	r0, [pc, #8]	; (8002c38 <SPI1_IRQHandler+0x10>)
 8002c2e:	f00a ff05 	bl	800da3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000a98 	.word	0x20000a98

08002c3c <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002c40:	4802      	ldr	r0, [pc, #8]	; (8002c4c <SPI2_IRQHandler+0x10>)
 8002c42:	f00a fefb 	bl	800da3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	2000069c 	.word	0x2000069c

08002c50 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c54:	4802      	ldr	r0, [pc, #8]	; (8002c60 <USART1_IRQHandler+0x10>)
 8002c56:	f00c fa57 	bl	800f108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200009a4 	.word	0x200009a4

08002c64 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c68:	4802      	ldr	r0, [pc, #8]	; (8002c74 <OTG_FS_IRQHandler+0x10>)
 8002c6a:	f009 f9c7 	bl	800bffc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000dcc 	.word	0x20000dcc

08002c78 <EXTI4_IRQHandler>:
  * @param  None
  * @retval None
  */

void EXTI4_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002c7c:	2010      	movs	r0, #16
 8002c7e:	f009 f9a5 	bl	800bfcc <HAL_GPIO_EXTI_IRQHandler>
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <TimerProcess>:
{
    t->event_cnt = 0;
}

void TimerProcess(tUserTimer *t)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b084      	sub	sp, #16
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
    uint32_t k; 
    if (t->flag && HAL_GetTick() >= t->target_tick)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d014      	beq.n	8002cc0 <TimerProcess+0x3a>
 8002c96:	f008 fc07 	bl	800b4a8 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d30d      	bcc.n	8002cc0 <TimerProcess+0x3a>
    {
        t->event_cnt++;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	611a      	str	r2, [r3, #16]
        k = t->target_tick; // to prevent Warning volatile access in IAR EWARM  
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	60fb      	str	r3, [r7, #12]
        t->target_tick = k + t->interval;  
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685a      	ldr	r2, [r3, #4]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	441a      	add	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	601a      	str	r2, [r3, #0]

    }
}
 8002cc0:	bf00      	nop
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <User_Timer_Callback>:
{
    return t->event_cnt;
}

void User_Timer_Callback(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <User_Timer_Callback+0x10>)
 8002cce:	f7ff ffda 	bl	8002c86 <TimerProcess>
    // Add additional timer processing if more user timers
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000db8 	.word	0x20000db8

08002cdc <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f00d febb 	bl	8010a6e <USBD_LL_SetupStage>
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	1a9b      	subs	r3, r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	440b      	add	r3, r1
 8002d20:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f00d feed 	bl	8010b08 <USBD_LL_DataOutStage>
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	460b      	mov	r3, r1
 8002d40:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	3344      	adds	r3, #68	; 0x44
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	f00d ff2e 	bl	8010bbe <USBD_LL_DataInStage>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f00e f814 	bl	8010da6 <USBD_LL_SOF>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b084      	sub	sp, #16
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_PCD_ResetCallback+0x1a>
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d003      	beq.n	8002da6 <HAL_PCD_ResetCallback+0x20>
 8002d9e:	e005      	b.n	8002dac <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 8002da0:	2300      	movs	r3, #0
 8002da2:	73fb      	strb	r3, [r7, #15]
    break;
 8002da4:	e005      	b.n	8002db2 <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 8002da6:	2301      	movs	r3, #1
 8002da8:	73fb      	strb	r3, [r7, #15]
    break;
 8002daa:	e002      	b.n	8002db2 <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 8002dac:	2301      	movs	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
    break;    
 8002db0:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002db8:	7bfa      	ldrb	r2, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f00d ffbc 	bl	8010d3a <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f00d ff87 	bl	8010cdc <USBD_LL_Reset>
}
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002de6:	4618      	mov	r0, r3
 8002de8:	f00d ffb7 	bl	8010d5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8002e0c:	4b04      	ldr	r3, [pc, #16]	; (8002e20 <HAL_PCD_SuspendCallback+0x48>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	4a03      	ldr	r2, [pc, #12]	; (8002e20 <HAL_PCD_SuspendCallback+0x48>)
 8002e12:	f043 0306 	orr.w	r3, r3, #6
 8002e16:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8002e18:	bf00      	nop
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002e32:	4618      	mov	r0, r3
 8002e34:	f00d ffa6 	bl	8010d84 <USBD_LL_Resume>
}
 8002e38:	bf00      	nop
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	4611      	mov	r1, r2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f00d ffcc 	bl	8010df4 <USBD_LL_IsoOUTIncomplete>
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002e76:	78fa      	ldrb	r2, [r7, #3]
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f00d ffad 	bl	8010dda <USBD_LL_IsoINIncomplete>
}
 8002e80:	bf00      	nop
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002e96:	4618      	mov	r0, r3
 8002e98:	f00d ffb9 	bl	8010e0e <USBD_LL_DevConnected>
}
 8002e9c:	bf00      	nop
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f00d ffb6 	bl	8010e24 <USBD_LL_DevDisconnected>
}
 8002eb8:	bf00      	nop
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	4608      	mov	r0, r1
 8002eca:	4611      	mov	r1, r2
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	70fb      	strb	r3, [r7, #3]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	70bb      	strb	r3, [r7, #2]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002ee0:	78bb      	ldrb	r3, [r7, #2]
 8002ee2:	883a      	ldrh	r2, [r7, #0]
 8002ee4:	78f9      	ldrb	r1, [r7, #3]
 8002ee6:	f009 fd28 	bl	800c93a <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002f06:	78fa      	ldrb	r2, [r7, #3]
 8002f08:	4611      	mov	r1, r2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f009 fe2e 	bl	800cb6c <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f009 fe76 	bl	800cc22 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002f52:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8002f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	da0b      	bge.n	8002f74 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002f62:	68f9      	ldr	r1, [r7, #12]
 8002f64:	4613      	mov	r3, r2
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	1a9b      	subs	r3, r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	333a      	adds	r3, #58	; 0x3a
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	e00b      	b.n	8002f8c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002f7a:	68f9      	ldr	r1, [r7, #12]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8002f8a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002faa:	78fa      	ldrb	r2, [r7, #3]
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f009 fca2 	bl	800c8f8 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b084      	sub	sp, #16
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	60f8      	str	r0, [r7, #12]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	460b      	mov	r3, r1
 8002fcc:	72fb      	strb	r3, [r7, #11]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8002fd8:	893b      	ldrh	r3, [r7, #8]
 8002fda:	7af9      	ldrb	r1, [r7, #11]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	f009 fd6d 	bl	800cabc <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	72fb      	strb	r3, [r7, #11]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8003006:	893b      	ldrh	r3, [r7, #8]
 8003008:	7af9      	ldrb	r1, [r7, #11]
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	f009 fcfd 	bl	800ca0a <HAL_PCD_EP_Receive>
  return USBD_OK;   
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800301c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003054 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003020:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003022:	e003      	b.n	800302c <LoopCopyDataInit>

08003024 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003024:	4b0c      	ldr	r3, [pc, #48]	; (8003058 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003026:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003028:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800302a:	3104      	adds	r1, #4

0800302c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800302c:	480b      	ldr	r0, [pc, #44]	; (800305c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800302e:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003030:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003032:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003034:	d3f6      	bcc.n	8003024 <CopyDataInit>
  ldr  r2, =_sbss
 8003036:	4a0b      	ldr	r2, [pc, #44]	; (8003064 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003038:	e002      	b.n	8003040 <LoopFillZerobss>

0800303a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800303a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800303c:	f842 3b04 	str.w	r3, [r2], #4

08003040 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003040:	4b09      	ldr	r3, [pc, #36]	; (8003068 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003042:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003044:	d3f9      	bcc.n	800303a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003046:	f001 fa17 	bl	8004478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800304a:	f00e fb73 	bl	8011734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800304e:	f7fe fa41 	bl	80014d4 <main>
  bx  lr    
 8003052:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003054:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8003058:	08014e24 	.word	0x08014e24
  ldr  r0, =_sdata
 800305c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003060:	20000460 	.word	0x20000460
  ldr  r2, =_sbss
 8003064:	20000460 	.word	0x20000460
  ldr  r3, = _ebss
 8003068:	20001244 	.word	0x20001244

0800306c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800306c:	e7fe      	b.n	800306c <ADC_IRQHandler>
	...

08003070 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08a      	sub	sp, #40	; 0x28
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10d      	bne.n	800309c <BSP_LED_Init+0x2c>
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	4b1a      	ldr	r3, [pc, #104]	; (80030f0 <BSP_LED_Init+0x80>)
 8003086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003088:	4a19      	ldr	r2, [pc, #100]	; (80030f0 <BSP_LED_Init+0x80>)
 800308a:	f043 0302 	orr.w	r3, r3, #2
 800308e:	6313      	str	r3, [r2, #48]	; 0x30
 8003090:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <BSP_LED_Init+0x80>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	613b      	str	r3, [r7, #16]
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d10d      	bne.n	80030be <BSP_LED_Init+0x4e>
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <BSP_LED_Init+0x80>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a11      	ldr	r2, [pc, #68]	; (80030f0 <BSP_LED_Init+0x80>)
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <BSP_LED_Init+0x80>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80030be:	79fb      	ldrb	r3, [r7, #7]
 80030c0:	4a0c      	ldr	r2, [pc, #48]	; (80030f4 <BSP_LED_Init+0x84>)
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c8:	2301      	movs	r3, #1
 80030ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80030d0:	2302      	movs	r3, #2
 80030d2:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	4a08      	ldr	r2, [pc, #32]	; (80030f8 <BSP_LED_Init+0x88>)
 80030d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030dc:	f107 0214 	add.w	r2, r7, #20
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f008 fdbc 	bl	800bc60 <HAL_GPIO_Init>
}
 80030e8:	bf00      	nop
 80030ea:	3728      	adds	r7, #40	; 0x28
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	40023800 	.word	0x40023800
 80030f4:	080149b8 	.word	0x080149b8
 80030f8:	20000014 	.word	0x20000014

080030fc <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	4a07      	ldr	r2, [pc, #28]	; (8003128 <BSP_LED_Off+0x2c>)
 800310a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	4a06      	ldr	r2, [pc, #24]	; (800312c <BSP_LED_Off+0x30>)
 8003112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003116:	b29b      	uxth	r3, r3
 8003118:	2201      	movs	r2, #1
 800311a:	4619      	mov	r1, r3
 800311c:	f008 ff3c 	bl	800bf98 <HAL_GPIO_WritePin>
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000014 	.word	0x20000014
 800312c:	080149b8 	.word	0x080149b8

08003130 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 8003136:	483e      	ldr	r0, [pc, #248]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 8003138:	f00a fd62 	bl	800dc00 <HAL_SPI_GetState>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d171      	bne.n	8003226 <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	4b3b      	ldr	r3, [pc, #236]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	4a3a      	ldr	r2, [pc, #232]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 800314c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003150:	6413      	str	r3, [r2, #64]	; 0x40
 8003152:	4b38      	ldr	r3, [pc, #224]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	4b34      	ldr	r3, [pc, #208]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	4a33      	ldr	r2, [pc, #204]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 8003168:	f043 0302 	orr.w	r3, r3, #2
 800316c:	6313      	str	r3, [r2, #48]	; 0x30
 800316e:	4b31      	ldr	r3, [pc, #196]	; (8003234 <Sensor_IO_SPI_Init+0x104>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 800317a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800317e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003180:	2302      	movs	r3, #2
 8003182:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8003188:	2303      	movs	r3, #3
 800318a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800318c:	2305      	movs	r3, #5
 800318e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8003190:	f107 030c 	add.w	r3, r7, #12
 8003194:	4619      	mov	r1, r3
 8003196:	4828      	ldr	r0, [pc, #160]	; (8003238 <Sensor_IO_SPI_Init+0x108>)
 8003198:	f008 fd62 	bl	800bc60 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 800319c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 80031a6:	f107 030c 	add.w	r3, r7, #12
 80031aa:	4619      	mov	r1, r3
 80031ac:	4822      	ldr	r0, [pc, #136]	; (8003238 <Sensor_IO_SPI_Init+0x108>)
 80031ae:	f008 fd57 	bl	800bc60 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 80031b2:	4b1f      	ldr	r3, [pc, #124]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031b4:	4a21      	ldr	r2, [pc, #132]	; (800323c <Sensor_IO_SPI_Init+0x10c>)
 80031b6:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 80031b8:	4b1d      	ldr	r3, [pc, #116]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031ba:	f44f 7282 	mov.w	r2, #260	; 0x104
 80031be:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 80031c0:	4b1b      	ldr	r3, [pc, #108]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80031c6:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 80031c8:	4b19      	ldr	r3, [pc, #100]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80031ce:	4b18      	ldr	r3, [pc, #96]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031d0:	2202      	movs	r2, #2
 80031d2:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 80031d4:	4b16      	ldr	r3, [pc, #88]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 80031da:	4b15      	ldr	r3, [pc, #84]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031e0:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031e4:	2218      	movs	r2, #24
 80031e6:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031e8:	4b11      	ldr	r3, [pc, #68]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 80031ee:	4b10      	ldr	r3, [pc, #64]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80031f4:	4b0e      	ldr	r3, [pc, #56]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 80031fc:	2207      	movs	r2, #7
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 8003200:	480b      	ldr	r0, [pc, #44]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 8003202:	f00a fa17 	bl	800d634 <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 8003206:	4b0a      	ldr	r3, [pc, #40]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b08      	ldr	r3, [pc, #32]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003214:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b04      	ldr	r3, [pc, #16]	; (8003230 <Sensor_IO_SPI_Init+0x100>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003224:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3720      	adds	r7, #32
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	200004d8 	.word	0x200004d8
 8003234:	40023800 	.word	0x40023800
 8003238:	40020400 	.word	0x40020400
 800323c:	40003800 	.word	0x40003800

08003240 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b088      	sub	sp, #32
 8003244:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8003246:	2201      	movs	r2, #1
 8003248:	f44f 7180 	mov.w	r1, #256	; 0x100
 800324c:	4838      	ldr	r0, [pc, #224]	; (8003330 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 800324e:	f008 fea3 	bl	800bf98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8003252:	2201      	movs	r2, #1
 8003254:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003258:	4836      	ldr	r0, [pc, #216]	; (8003334 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 800325a:	f008 fe9d 	bl	800bf98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 800325e:	2201      	movs	r2, #1
 8003260:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003264:	4834      	ldr	r0, [pc, #208]	; (8003338 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8003266:	f008 fe97 	bl	800bf98 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800326a:	2303      	movs	r3, #3
 800326c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326e:	2300      	movs	r3, #0
 8003270:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003272:	2301      	movs	r3, #1
 8003274:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	4b30      	ldr	r3, [pc, #192]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 800327c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327e:	4a2f      	ldr	r2, [pc, #188]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6313      	str	r3, [r2, #48]	; 0x30
 8003286:	4b2d      	ldr	r3, [pc, #180]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	60bb      	str	r3, [r7, #8]
 8003290:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8003292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003296:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8003298:	f107 030c 	add.w	r3, r7, #12
 800329c:	4619      	mov	r1, r3
 800329e:	4824      	ldr	r0, [pc, #144]	; (8003330 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80032a0:	f008 fcde 	bl	800bc60 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 80032a4:	2201      	movs	r2, #1
 80032a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032aa:	4821      	ldr	r0, [pc, #132]	; (8003330 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 80032ac:	f008 fe74 	bl	800bf98 <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 80032b0:	2300      	movs	r3, #0
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	4b21      	ldr	r3, [pc, #132]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	4a20      	ldr	r2, [pc, #128]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032ba:	f043 0302 	orr.w	r3, r3, #2
 80032be:	6313      	str	r3, [r2, #48]	; 0x30
 80032c0:	4b1e      	ldr	r3, [pc, #120]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	607b      	str	r3, [r7, #4]
 80032ca:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 80032cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032d0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 80032d2:	f107 030c 	add.w	r3, r7, #12
 80032d6:	4619      	mov	r1, r3
 80032d8:	4817      	ldr	r0, [pc, #92]	; (8003338 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 80032da:	f008 fcc1 	bl	800bc60 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 80032de:	2201      	movs	r2, #1
 80032e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032e4:	4814      	ldr	r0, [pc, #80]	; (8003338 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 80032e6:	f008 fe57 	bl	800bf98 <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	4b13      	ldr	r3, [pc, #76]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	4a12      	ldr	r2, [pc, #72]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032f4:	f043 0304 	orr.w	r3, r3, #4
 80032f8:	6313      	str	r3, [r2, #48]	; 0x30
 80032fa:	4b10      	ldr	r3, [pc, #64]	; (800333c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	f003 0304 	and.w	r3, r3, #4
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8003306:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800330a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	4619      	mov	r1, r3
 8003312:	4808      	ldr	r0, [pc, #32]	; (8003334 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8003314:	f008 fca4 	bl	800bc60 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8003318:	2201      	movs	r2, #1
 800331a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800331e:	4805      	ldr	r0, [pc, #20]	; (8003334 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8003320:	f008 fe3a 	bl	800bf98 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3720      	adds	r7, #32
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40020000 	.word	0x40020000
 8003334:	40020800 	.word	0x40020800
 8003338:	40020400 	.word	0x40020400
 800333c:	40023800 	.word	0x40023800

08003340 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b08c      	sub	sp, #48	; 0x30
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800334c:	2303      	movs	r3, #3
 800334e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003350:	2300      	movs	r3, #0
 8003352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003354:	2301      	movs	r3, #1
 8003356:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 8003358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335a:	78db      	ldrb	r3, [r3, #3]
 800335c:	2b02      	cmp	r3, #2
 800335e:	d042      	beq.n	80033e6 <Sensor_IO_SPI_CS_Init+0xa6>
 8003360:	2b02      	cmp	r3, #2
 8003362:	dc5e      	bgt.n	8003422 <Sensor_IO_SPI_CS_Init+0xe2>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <Sensor_IO_SPI_CS_Init+0x2e>
 8003368:	2b01      	cmp	r3, #1
 800336a:	d01e      	beq.n	80033aa <Sensor_IO_SPI_CS_Init+0x6a>
 800336c:	e059      	b.n	8003422 <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	4a2e      	ldr	r2, [pc, #184]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	6313      	str	r3, [r2, #48]	; 0x30
 800337e:	4b2c      	ldr	r3, [pc, #176]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	617b      	str	r3, [r7, #20]
 8003388:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 800338a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800338e:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8003390:	2201      	movs	r2, #1
 8003392:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003396:	4827      	ldr	r0, [pc, #156]	; (8003434 <Sensor_IO_SPI_CS_Init+0xf4>)
 8003398:	f008 fdfe 	bl	800bf98 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 800339c:	f107 0318 	add.w	r3, r7, #24
 80033a0:	4619      	mov	r1, r3
 80033a2:	4824      	ldr	r0, [pc, #144]	; (8003434 <Sensor_IO_SPI_CS_Init+0xf4>)
 80033a4:	f008 fc5c 	bl	800bc60 <HAL_GPIO_Init>
    break;
 80033a8:	e03d      	b.n	8003426 <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	4b20      	ldr	r3, [pc, #128]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	4a1f      	ldr	r2, [pc, #124]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033b4:	f043 0302 	orr.w	r3, r3, #2
 80033b8:	6313      	str	r3, [r2, #48]	; 0x30
 80033ba:	4b1d      	ldr	r3, [pc, #116]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 80033c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033ca:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 80033cc:	2201      	movs	r2, #1
 80033ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033d2:	4819      	ldr	r0, [pc, #100]	; (8003438 <Sensor_IO_SPI_CS_Init+0xf8>)
 80033d4:	f008 fde0 	bl	800bf98 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 80033d8:	f107 0318 	add.w	r3, r7, #24
 80033dc:	4619      	mov	r1, r3
 80033de:	4816      	ldr	r0, [pc, #88]	; (8003438 <Sensor_IO_SPI_CS_Init+0xf8>)
 80033e0:	f008 fc3e 	bl	800bc60 <HAL_GPIO_Init>
    break;  
 80033e4:	e01f      	b.n	8003426 <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b11      	ldr	r3, [pc, #68]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	4a10      	ldr	r2, [pc, #64]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033f0:	f043 0304 	orr.w	r3, r3, #4
 80033f4:	6313      	str	r3, [r2, #48]	; 0x30
 80033f6:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <Sensor_IO_SPI_CS_Init+0xf0>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8003402:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003406:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8003408:	2201      	movs	r2, #1
 800340a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800340e:	480b      	ldr	r0, [pc, #44]	; (800343c <Sensor_IO_SPI_CS_Init+0xfc>)
 8003410:	f008 fdc2 	bl	800bf98 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8003414:	f107 0318 	add.w	r3, r7, #24
 8003418:	4619      	mov	r1, r3
 800341a:	4808      	ldr	r0, [pc, #32]	; (800343c <Sensor_IO_SPI_CS_Init+0xfc>)
 800341c:	f008 fc20 	bl	800bc60 <HAL_GPIO_Init>
    break;
 8003420:	e001      	b.n	8003426 <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 8003422:	2303      	movs	r3, #3
 8003424:	e000      	b.n	8003428 <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3730      	adds	r7, #48	; 0x30
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40023800 	.word	0x40023800
 8003434:	40020000 	.word	0x40020000
 8003438:	40020400 	.word	0x40020400
 800343c:	40020800 	.word	0x40020800

08003440 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	461a      	mov	r2, r3
 800344c:	460b      	mov	r3, r1
 800344e:	72fb      	strb	r3, [r7, #11]
 8003450:	4613      	mov	r3, r2
 8003452:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 8003454:	893b      	ldrh	r3, [r7, #8]
 8003456:	7af9      	ldrb	r1, [r7, #11]
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 f840 	bl	80034e0 <Sensor_IO_SPI_Write>
 8003460:	4603      	mov	r3, r0
  //return COMPONENT_ERROR;
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b086      	sub	sp, #24
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	461a      	mov	r2, r3
 8003476:	460b      	mov	r3, r1
 8003478:	72fb      	strb	r3, [r7, #11]
 800347a:	4613      	mov	r3, r2
 800347c:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	785b      	ldrb	r3, [r3, #1]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10a      	bne.n	80034a0 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 800348a:	893b      	ldrh	r3, [r7, #8]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d907      	bls.n	80034a0 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2bbc      	cmp	r3, #188	; 0xbc
 8003496:	d103      	bne.n	80034a0 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 8003498:	7afb      	ldrb	r3, [r7, #11]
 800349a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800349e:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	785b      	ldrb	r3, [r3, #1]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d116      	bne.n	80034d6 <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 80034a8:	893b      	ldrh	r3, [r7, #8]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d90a      	bls.n	80034c4 <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b33      	cmp	r3, #51	; 0x33
 80034b4:	d001      	beq.n	80034ba <Sensor_IO_Read+0x50>
 80034b6:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 80034b8:	e005      	b.n	80034c6 <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 80034ba:	7afb      	ldrb	r3, [r7, #11]
 80034bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034c0:	72fb      	strb	r3, [r7, #11]
 80034c2:	e000      	b.n	80034c6 <Sensor_IO_Read+0x5c>
          default:;
 80034c4:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 80034c6:	893b      	ldrh	r3, [r7, #8]
 80034c8:	7af9      	ldrb	r1, [r7, #11]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 f837 	bl	8003540 <Sensor_IO_SPI_Read>
 80034d2:	4603      	mov	r3, r0
 80034d4:	e000      	b.n	80034d8 <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 80034d6:	2301      	movs	r3, #1
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	461a      	mov	r2, r3
 80034ec:	460b      	mov	r3, r1
 80034ee:	72fb      	strb	r3, [r7, #11]
 80034f0:	4613      	mov	r3, r2
 80034f2:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f871 	bl	80035dc <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 80034fa:	7afb      	ldrb	r3, [r7, #11]
 80034fc:	4619      	mov	r1, r3
 80034fe:	480f      	ldr	r0, [pc, #60]	; (800353c <Sensor_IO_SPI_Write+0x5c>)
 8003500:	f000 f9ec 	bl	80038dc <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8003504:	2300      	movs	r3, #0
 8003506:	75fb      	strb	r3, [r7, #23]
 8003508:	e00a      	b.n	8003520 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 800350a:	7dfb      	ldrb	r3, [r7, #23]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	4413      	add	r3, r2
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	4619      	mov	r1, r3
 8003514:	4809      	ldr	r0, [pc, #36]	; (800353c <Sensor_IO_SPI_Write+0x5c>)
 8003516:	f000 f9e1 	bl	80038dc <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 800351a:	7dfb      	ldrb	r3, [r7, #23]
 800351c:	3301      	adds	r3, #1
 800351e:	75fb      	strb	r3, [r7, #23]
 8003520:	7dfb      	ldrb	r3, [r7, #23]
 8003522:	b29b      	uxth	r3, r3
 8003524:	893a      	ldrh	r2, [r7, #8]
 8003526:	429a      	cmp	r2, r3
 8003528:	d8ef      	bhi.n	800350a <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f888 	bl	8003640 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3718      	adds	r7, #24
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	200004d8 	.word	0x200004d8

08003540 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	607a      	str	r2, [r7, #4]
 800354a:	461a      	mov	r2, r3
 800354c:	460b      	mov	r3, r1
 800354e:	72fb      	strb	r3, [r7, #11]
 8003550:	4613      	mov	r3, r2
 8003552:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f841 	bl	80035dc <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 800355a:	7afb      	ldrb	r3, [r7, #11]
 800355c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003560:	b2db      	uxtb	r3, r3
 8003562:	4619      	mov	r1, r3
 8003564:	481c      	ldr	r0, [pc, #112]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 8003566:	f000 f9b9 	bl	80038dc <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 800356a:	4b1b      	ldr	r3, [pc, #108]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	4b19      	ldr	r3, [pc, #100]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003578:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 800357a:	4b17      	ldr	r3, [pc, #92]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4b15      	ldr	r3, [pc, #84]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003588:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 800358a:	893b      	ldrh	r3, [r7, #8]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d906      	bls.n	800359e <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 8003590:	893b      	ldrh	r3, [r7, #8]
 8003592:	461a      	mov	r2, r3
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4810      	ldr	r0, [pc, #64]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 8003598:	f000 f949 	bl	800382e <SPI_Read_nBytes>
 800359c:	e003      	b.n	80035a6 <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	480d      	ldr	r0, [pc, #52]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 80035a2:	f000 f887 	bl	80036b4 <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 f84a 	bl	8003640 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 80035ac:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	4b09      	ldr	r3, [pc, #36]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035ba:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 80035bc:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <Sensor_IO_SPI_Read+0x98>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ca:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	200004d8 	.word	0x200004d8

080035dc <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	78db      	ldrb	r3, [r3, #3]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d014      	beq.n	800361a <Sensor_IO_SPI_CS_Enable+0x3e>
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	dc19      	bgt.n	8003628 <Sensor_IO_SPI_CS_Enable+0x4c>
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <Sensor_IO_SPI_CS_Enable+0x22>
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d007      	beq.n	800360c <Sensor_IO_SPI_CS_Enable+0x30>
 80035fc:	e014      	b.n	8003628 <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 80035fe:	2200      	movs	r2, #0
 8003600:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003604:	480b      	ldr	r0, [pc, #44]	; (8003634 <Sensor_IO_SPI_CS_Enable+0x58>)
 8003606:	f008 fcc7 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 800360a:	e00d      	b.n	8003628 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 800360c:	2200      	movs	r2, #0
 800360e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003612:	4809      	ldr	r0, [pc, #36]	; (8003638 <Sensor_IO_SPI_CS_Enable+0x5c>)
 8003614:	f008 fcc0 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 8003618:	e006      	b.n	8003628 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 800361a:	2200      	movs	r2, #0
 800361c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003620:	4806      	ldr	r0, [pc, #24]	; (800363c <Sensor_IO_SPI_CS_Enable+0x60>)
 8003622:	f008 fcb9 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 8003626:	bf00      	nop
  }
  return COMPONENT_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40020000 	.word	0x40020000
 8003638:	40020400 	.word	0x40020400
 800363c:	40020800 	.word	0x40020800

08003640 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	78db      	ldrb	r3, [r3, #3]
 8003650:	2b02      	cmp	r3, #2
 8003652:	d014      	beq.n	800367e <Sensor_IO_SPI_CS_Disable+0x3e>
 8003654:	2b02      	cmp	r3, #2
 8003656:	dc19      	bgt.n	800368c <Sensor_IO_SPI_CS_Disable+0x4c>
 8003658:	2b00      	cmp	r3, #0
 800365a:	d002      	beq.n	8003662 <Sensor_IO_SPI_CS_Disable+0x22>
 800365c:	2b01      	cmp	r3, #1
 800365e:	d007      	beq.n	8003670 <Sensor_IO_SPI_CS_Disable+0x30>
 8003660:	e014      	b.n	800368c <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8003662:	2201      	movs	r2, #1
 8003664:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003668:	480b      	ldr	r0, [pc, #44]	; (8003698 <Sensor_IO_SPI_CS_Disable+0x58>)
 800366a:	f008 fc95 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 800366e:	e00d      	b.n	800368c <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8003670:	2201      	movs	r2, #1
 8003672:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003676:	4809      	ldr	r0, [pc, #36]	; (800369c <Sensor_IO_SPI_CS_Disable+0x5c>)
 8003678:	f008 fc8e 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 800367c:	e006      	b.n	800368c <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 800367e:	2201      	movs	r2, #1
 8003680:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003684:	4806      	ldr	r0, [pc, #24]	; (80036a0 <Sensor_IO_SPI_CS_Disable+0x60>)
 8003686:	f008 fc87 	bl	800bf98 <HAL_GPIO_WritePin>
    break;
 800368a:	bf00      	nop
  }
  return COMPONENT_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40020000 	.word	0x40020000
 800369c:	40020400 	.word	0x40020400
 80036a0:	40020800 	.word	0x40020800

080036a4 <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036be:	b672      	cpsid	i
}
 80036c0:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036d0:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80036da:	f3bf 8f4f 	dsb	sy
 80036de:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80036e2:	f3bf 8f4f 	dsb	sy
 80036e6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003702:	f3bf 8f4f 	dsb	sy
 8003706:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800370a:	f3bf 8f4f 	dsb	sy
 800370e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800371a:	f3bf 8f4f 	dsb	sy
 800371e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003722:	f3bf 8f4f 	dsb	sy
 8003726:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800372a:	f3bf 8f4f 	dsb	sy
 800372e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003732:	f3bf 8f4f 	dsb	sy
 8003736:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800373a:	f3bf 8f4f 	dsb	sy
 800373e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003742:	f3bf 8f4f 	dsb	sy
 8003746:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800374a:	f3bf 8f4f 	dsb	sy
 800374e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003752:	f3bf 8f4f 	dsb	sy
 8003756:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003762:	f3bf 8f4f 	dsb	sy
 8003766:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800376a:	f3bf 8f4f 	dsb	sy
 800376e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003772:	f3bf 8f4f 	dsb	sy
 8003776:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003782:	f3bf 8f4f 	dsb	sy
 8003786:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800379a:	f3bf 8f4f 	dsb	sy
 800379e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80037b2:	f3bf 8f4f 	dsb	sy
 80037b6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037ba:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037be:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037c2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037c6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037ca:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037ce:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037d2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037d6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80037da:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037ee:	b662      	cpsie	i
}
 80037f0:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80037f2:	bf00      	nop
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d1f8      	bne.n	80037f4 <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	330c      	adds	r3, #12
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	b2da      	uxtb	r2, r3
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8003810:	bf00      	nop
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800381c:	2b80      	cmp	r3, #128	; 0x80
 800381e:	d0f8      	beq.n	8003812 <SPI_Read+0x15e>
}
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 800382e:	b480      	push	{r7}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	4613      	mov	r3, r2
 800383a:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800383c:	b672      	cpsid	i
}
 800383e:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800384e:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 8003850:	e013      	b.n	800387a <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00c      	beq.n	800387a <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	330c      	adds	r3, #12
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	b2da      	uxtb	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	3301      	adds	r3, #1
 8003872:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	3b01      	subs	r3, #1
 8003878:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 800387a:	88fb      	ldrh	r3, [r7, #6]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d8e8      	bhi.n	8003852 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003880:	f3bf 8f4f 	dsb	sy
}
 8003884:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8003886:	f3bf 8f4f 	dsb	sy
}
 800388a:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800389a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800389c:	b662      	cpsie	i
}
 800389e:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80038a0:	bf00      	nop
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d1f8      	bne.n	80038a2 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	330c      	adds	r3, #12
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80038be:	bf00      	nop
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ca:	2b80      	cmp	r3, #128	; 0x80
 80038cc:	d0f8      	beq.n	80038c0 <SPI_Read_nBytes+0x92>
}
 80038ce:	bf00      	nop
 80038d0:	bf00      	nop
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80038e8:	bf00      	nop
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d1f8      	bne.n	80038ea <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	330c      	adds	r3, #12
 80038fe:	78fa      	ldrb	r2, [r7, #3]
 8003900:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 8003902:	bf00      	nop
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b02      	cmp	r3, #2
 8003910:	d1f8      	bne.n	8003904 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8003912:	bf00      	nop
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391e:	2b80      	cmp	r3, #128	; 0x80
 8003920:	d0f8      	beq.n	8003914 <SPI_Write+0x38>
}
 8003922:	bf00      	nop
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	4603      	mov	r3, r0
 8003948:	6039      	str	r1, [r7, #0]
 800394a:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2200      	movs	r2, #0
 8003950:	601a      	str	r2, [r3, #0]

  switch(id)
 8003952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00f      	beq.n	800397a <BSP_ACCELERO_Init+0x3a>
 800395a:	2b01      	cmp	r3, #1
 800395c:	d015      	beq.n	800398a <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800395e:	6838      	ldr	r0, [r7, #0]
 8003960:	f000 f826 	bl	80039b0 <BSP_LSM6DSL_ACCELERO_Init>
 8003964:	4603      	mov	r3, r0
 8003966:	2b01      	cmp	r3, #1
 8003968:	d117      	bne.n	800399a <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800396a:	6838      	ldr	r0, [r7, #0]
 800396c:	f000 f8c0 	bl	8003af0 <BSP_LSM303AGR_ACCELERO_Init>
 8003970:	4603      	mov	r3, r0
 8003972:	2b01      	cmp	r3, #1
 8003974:	d111      	bne.n	800399a <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e015      	b.n	80039a6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800397a:	6838      	ldr	r0, [r7, #0]
 800397c:	f000 f818 	bl	80039b0 <BSP_LSM6DSL_ACCELERO_Init>
 8003980:	4603      	mov	r3, r0
 8003982:	2b01      	cmp	r3, #1
 8003984:	d10b      	bne.n	800399e <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e00d      	b.n	80039a6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800398a:	6838      	ldr	r0, [r7, #0]
 800398c:	f000 f8b0 	bl	8003af0 <BSP_LSM303AGR_ACCELERO_Init>
 8003990:	4603      	mov	r3, r0
 8003992:	2b01      	cmp	r3, #1
 8003994:	d105      	bne.n	80039a2 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e005      	b.n	80039a6 <BSP_ACCELERO_Init+0x66>
      break;
 800399a:	bf00      	nop
 800399c:	e002      	b.n	80039a4 <BSP_ACCELERO_Init+0x64>
      break;
 800399e:	bf00      	nop
 80039a0:	e000      	b.n	80039a4 <BSP_ACCELERO_Init+0x64>
      }
      break;
 80039a2:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 80039bc:	230c      	movs	r3, #12
 80039be:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 80039c0:	4b45      	ldr	r3, [pc, #276]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039c2:	795b      	ldrb	r3, [r3, #5]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d101      	bne.n	80039cc <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e080      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80039cc:	f7ff fbb0 	bl	8003130 <Sensor_IO_SPI_Init>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d101      	bne.n	80039da <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e079      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 80039da:	4b3f      	ldr	r3, [pc, #252]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039dc:	226a      	movs	r2, #106	; 0x6a
 80039de:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 80039e0:	4b3d      	ldr	r3, [pc, #244]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 80039e6:	4b3c      	ldr	r3, [pc, #240]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039e8:	22d6      	movs	r2, #214	; 0xd6
 80039ea:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 80039ec:	4b3a      	ldr	r3, [pc, #232]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 80039f2:	4b39      	ldr	r3, [pc, #228]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 80039f8:	4b37      	ldr	r3, [pc, #220]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 80039fe:	4b36      	ldr	r3, [pc, #216]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 8003a04:	4b34      	ldr	r3, [pc, #208]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a06:	2201      	movs	r2, #1
 8003a08:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 8003a0a:	4b33      	ldr	r3, [pc, #204]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a0c:	4a33      	ldr	r2, [pc, #204]	; (8003adc <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8003a0e:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 8003a10:	4b31      	ldr	r3, [pc, #196]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a12:	4a33      	ldr	r2, [pc, #204]	; (8003ae0 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 8003a14:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 8003a16:	4b30      	ldr	r3, [pc, #192]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a18:	4a32      	ldr	r2, [pc, #200]	; (8003ae4 <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 8003a1a:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8003a1c:	4b32      	ldr	r3, [pc, #200]	; (8003ae8 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8003a1e:	4a33      	ldr	r2, [pc, #204]	; (8003aec <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8003a20:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 8003a22:	4b2e      	ldr	r3, [pc, #184]	; (8003adc <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8003a24:	4a30      	ldr	r2, [pc, #192]	; (8003ae8 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8003a26:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 8003a28:	4b2c      	ldr	r3, [pc, #176]	; (8003adc <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a29      	ldr	r2, [pc, #164]	; (8003ad8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8003a32:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff fc81 	bl	8003340 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8003a40:	785b      	ldrb	r3, [r3, #1]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10c      	bne.n	8003a60 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6818      	ldr	r0, [r3, #0]
 8003a4a:	f107 020b 	add.w	r2, r7, #11
 8003a4e:	2301      	movs	r3, #1
 8003a50:	2112      	movs	r1, #18
 8003a52:	f7ff fcf5 	bl	8003440 <Sensor_IO_Write>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e036      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10b      	bne.n	8003a88 <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2214      	movs	r2, #20
 8003a76:	2100      	movs	r1, #0
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f00d fe95 	bl	80117a8 <memset>
    *handle = NULL;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e022      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	6812      	ldr	r2, [r2, #0]
 8003a90:	4610      	mov	r0, r2
 8003a92:	4798      	blx	r3
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d10b      	bne.n	8003ab2 <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2214      	movs	r2, #20
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f00d fe80 	bl	80117a8 <memset>
    *handle = NULL;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e00d      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2104      	movs	r1, #4
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f003 ff42 	bl	8007942 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e002      	b.n	8003ace <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 8003ac8:	f7ff fdec 	bl	80036a4 <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000530 	.word	0x20000530
 8003adc:	20000558 	.word	0x20000558
 8003ae0:	200001f0 	.word	0x200001f0
 8003ae4:	20000120 	.word	0x20000120
 8003ae8:	20000568 	.word	0x20000568
 8003aec:	200011c4 	.word	0x200011c4

08003af0 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 8003afc:	4b2f      	ldr	r3, [pc, #188]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003afe:	7e5b      	ldrb	r3, [r3, #25]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e054      	b.n	8003bb2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 8003b08:	f7ff ff12 	bl	8003930 <Sensor_IO_Init>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e04d      	b.n	8003bb2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 8003b16:	4b29      	ldr	r3, [pc, #164]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b18:	2233      	movs	r2, #51	; 0x33
 8003b1a:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 8003b1c:	4b27      	ldr	r3, [pc, #156]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b1e:	2232      	movs	r2, #50	; 0x32
 8003b20:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 8003b22:	4b26      	ldr	r3, [pc, #152]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b24:	2201      	movs	r2, #1
 8003b26:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 8003b28:	4b24      	ldr	r3, [pc, #144]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 8003b2e:	4b23      	ldr	r3, [pc, #140]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 8003b34:	4b21      	ldr	r3, [pc, #132]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 8003b3a:	4b20      	ldr	r3, [pc, #128]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b3c:	4a20      	ldr	r2, [pc, #128]	; (8003bc0 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 8003b3e:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 8003b40:	4b1e      	ldr	r3, [pc, #120]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b42:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 8003b44:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 8003b46:	4b1d      	ldr	r3, [pc, #116]	; (8003bbc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 8003b4c:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8003b4e:	4a1f      	ldr	r2, [pc, #124]	; (8003bcc <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 8003b50:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 8003b52:	4b1d      	ldr	r3, [pc, #116]	; (8003bc8 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a1d      	ldr	r2, [pc, #116]	; (8003bd0 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 8003b5c:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10b      	bne.n	8003b86 <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2214      	movs	r2, #20
 8003b74:	2100      	movs	r1, #0
 8003b76:	4618      	mov	r0, r3
 8003b78:	f00d fe16 	bl	80117a8 <memset>
    *handle = NULL;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e015      	b.n	8003bb2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6812      	ldr	r2, [r2, #0]
 8003b8e:	4610      	mov	r0, r2
 8003b90:	4798      	blx	r3
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d10b      	bne.n	8003bb0 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2214      	movs	r2, #20
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f00d fe01 	bl	80117a8 <memset>
    *handle = NULL;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e000      	b.n	8003bb2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000530 	.word	0x20000530
 8003bc0:	20000560 	.word	0x20000560
 8003bc4:	200000d0 	.word	0x200000d0
 8003bc8:	20000558 	.word	0x20000558
 8003bcc:	20000570 	.word	0x20000570
 8003bd0:	20000544 	.word	0x20000544

08003bd4 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e012      	b.n	8003c14 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e009      	b.n	8003c14 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	4798      	blx	r3
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d101      	bne.n	8003c12 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e018      	b.n	8003c6a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e010      	b.n	8003c6a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e00a      	b.n	8003c6a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	6839      	ldr	r1, [r7, #0]
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	4798      	blx	r3
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e000      	b.n	8003c6a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b082      	sub	sp, #8
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	4603      	mov	r3, r0
 8003c7a:	6039      	str	r1, [r7, #0]
 8003c7c:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]

  switch(id)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d007      	beq.n	8003c9c <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003c8c:	6838      	ldr	r0, [r7, #0]
 8003c8e:	f000 f815 	bl	8003cbc <BSP_LSM6DSL_GYRO_Init>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d109      	bne.n	8003cac <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e00b      	b.n	8003cb4 <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 8003c9c:	6838      	ldr	r0, [r7, #0]
 8003c9e:	f000 f80d 	bl	8003cbc <BSP_LSM6DSL_GYRO_Init>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d103      	bne.n	8003cb0 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e003      	b.n	8003cb4 <BSP_GYRO_Init+0x42>
      break;
 8003cac:	bf00      	nop
 8003cae:	e000      	b.n	8003cb2 <BSP_GYRO_Init+0x40>
      }
      break;
 8003cb0:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8003cc8:	230c      	movs	r3, #12
 8003cca:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 8003ccc:	4b44      	ldr	r3, [pc, #272]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003cce:	795b      	ldrb	r3, [r3, #5]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d101      	bne.n	8003cd8 <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e07e      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8003cd8:	f7ff fa2a 	bl	8003130 <Sensor_IO_SPI_Init>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e077      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8003ce6:	4b3e      	ldr	r3, [pc, #248]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003ce8:	226a      	movs	r2, #106	; 0x6a
 8003cea:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 8003cec:	4b3c      	ldr	r3, [pc, #240]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 8003cf2:	4b3b      	ldr	r3, [pc, #236]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003cf4:	22d6      	movs	r2, #214	; 0xd6
 8003cf6:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 8003cf8:	4b39      	ldr	r3, [pc, #228]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 8003cfe:	4b38      	ldr	r3, [pc, #224]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 8003d04:	4b36      	ldr	r3, [pc, #216]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 8003d0a:	4b35      	ldr	r3, [pc, #212]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 8003d10:	4b33      	ldr	r3, [pc, #204]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 8003d16:	4b32      	ldr	r3, [pc, #200]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d18:	4a32      	ldr	r2, [pc, #200]	; (8003de4 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003d1a:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 8003d1c:	4b30      	ldr	r3, [pc, #192]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d1e:	4a32      	ldr	r2, [pc, #200]	; (8003de8 <BSP_LSM6DSL_GYRO_Init+0x12c>)
 8003d20:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 8003d22:	4b2f      	ldr	r3, [pc, #188]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8003d28:	4b30      	ldr	r3, [pc, #192]	; (8003dec <BSP_LSM6DSL_GYRO_Init+0x130>)
 8003d2a:	4a31      	ldr	r2, [pc, #196]	; (8003df0 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8003d2c:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 8003d2e:	4b2d      	ldr	r3, [pc, #180]	; (8003de4 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003d30:	4a2e      	ldr	r2, [pc, #184]	; (8003dec <BSP_LSM6DSL_GYRO_Init+0x130>)
 8003d32:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 8003d34:	4b2b      	ldr	r3, [pc, #172]	; (8003de4 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a28      	ldr	r2, [pc, #160]	; (8003de0 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8003d3e:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff fafb 	bl	8003340 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 8003d4a:	4b29      	ldr	r3, [pc, #164]	; (8003df0 <BSP_LSM6DSL_GYRO_Init+0x134>)
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10c      	bne.n	8003d6c <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
 8003d56:	f107 020b 	add.w	r2, r7, #11
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	2112      	movs	r1, #18
 8003d5e:	f7ff fb6f 	bl	8003440 <Sensor_IO_Write>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d001      	beq.n	8003d6c <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e034      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10b      	bne.n	8003d94 <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2214      	movs	r2, #20
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f00d fd0f 	bl	80117a8 <memset>
    *handle = NULL;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e020      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6812      	ldr	r2, [r2, #0]
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	4798      	blx	r3
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d10b      	bne.n	8003dbe <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2214      	movs	r2, #20
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f00d fcfa 	bl	80117a8 <memset>
    *handle = NULL;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e00b      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2104      	movs	r1, #4
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f003 fdbc 	bl	8007942 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e000      	b.n	8003dd6 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	20000574 	.word	0x20000574
 8003de4:	20000588 	.word	0x20000588
 8003de8:	20000240 	.word	0x20000240
 8003dec:	20000590 	.word	0x20000590
 8003df0:	200011c4 	.word	0x200011c4

08003df4 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8003e00:	2300      	movs	r3, #0
 8003e02:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e012      	b.n	8003e34 <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e009      	b.n	8003e34 <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	4798      	blx	r3
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d101      	bne.n	8003e32 <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e000      	b.n	8003e34 <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e018      	b.n	8003e8a <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e010      	b.n	8003e8a <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e00a      	b.n	8003e8a <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	6839      	ldr	r1, [r7, #0]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	4798      	blx	r3
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e000      	b.n	8003e8a <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}

08003e92 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8003e92:	b580      	push	{r7, lr}
 8003e94:	b082      	sub	sp, #8
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	4603      	mov	r3, r0
 8003e9a:	6039      	str	r1, [r7, #0]
 8003e9c:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

  switch(id)
 8003ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d007      	beq.n	8003ebc <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003eac:	6838      	ldr	r0, [r7, #0]
 8003eae:	f000 f815 	bl	8003edc <BSP_LIS2MDL_MAGNETO_Init>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d109      	bne.n	8003ecc <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e00b      	b.n	8003ed4 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8003ebc:	6838      	ldr	r0, [r7, #0]
 8003ebe:	f000 f80d 	bl	8003edc <BSP_LIS2MDL_MAGNETO_Init>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d103      	bne.n	8003ed0 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e003      	b.n	8003ed4 <BSP_MAGNETO_Init+0x42>
      break;
 8003ecc:	bf00      	nop
 8003ece:	e000      	b.n	8003ed2 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8003ed0:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 8003ee8:	4b2e      	ldr	r3, [pc, #184]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003eea:	795b      	ldrb	r3, [r3, #5]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e053      	b.n	8003f9c <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 8003ef4:	4b2b      	ldr	r3, [pc, #172]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003ef6:	2240      	movs	r2, #64	; 0x40
 8003ef8:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 8003efa:	4b2a      	ldr	r3, [pc, #168]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 8003f00:	4b28      	ldr	r3, [pc, #160]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f02:	223c      	movs	r2, #60	; 0x3c
 8003f04:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 8003f06:	4b27      	ldr	r3, [pc, #156]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f08:	2201      	movs	r2, #1
 8003f0a:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 8003f0c:	4b25      	ldr	r3, [pc, #148]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 8003f12:	4b24      	ldr	r3, [pc, #144]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 8003f18:	4b22      	ldr	r3, [pc, #136]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 8003f1e:	4b21      	ldr	r3, [pc, #132]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 8003f24:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f26:	4a20      	ldr	r2, [pc, #128]	; (8003fa8 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003f28:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 8003f2a:	4b1e      	ldr	r3, [pc, #120]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f2c:	4a1f      	ldr	r2, [pc, #124]	; (8003fac <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 8003f2e:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 8003f30:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 8003f36:	4b1c      	ldr	r3, [pc, #112]	; (8003fa8 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003f38:	4a1d      	ldr	r2, [pc, #116]	; (8003fb0 <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 8003f3a:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 8003f3c:	4b1a      	ldr	r3, [pc, #104]	; (8003fa8 <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a17      	ldr	r2, [pc, #92]	; (8003fa4 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 8003f46:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10b      	bne.n	8003f70 <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2214      	movs	r2, #20
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4618      	mov	r0, r3
 8003f62:	f00d fc21 	bl	80117a8 <memset>
    *handle = NULL;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e015      	b.n	8003f9c <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	4610      	mov	r0, r2
 8003f7a:	4798      	blx	r3
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d10b      	bne.n	8003f9a <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2214      	movs	r2, #20
 8003f88:	2100      	movs	r1, #0
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f00d fc0c 	bl	80117a8 <memset>
    *handle = NULL;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e000      	b.n	8003f9c <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	20000598 	.word	0x20000598
 8003fa8:	200005ac 	.word	0x200005ac
 8003fac:	20000020 	.word	0x20000020
 8003fb0:	200005b4 	.word	0x200005b4

08003fb4 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e012      	b.n	8003ff4 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e009      	b.n	8003ff4 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	4798      	blx	r3
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d101      	bne.n	8003ff2 <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e000      	b.n	8003ff4 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <BSP_MAGNETO_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written [mgauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Get_Axes( void *handle, SensorAxes_t *magnetic_field )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 800400a:	2300      	movs	r3, #0
 800400c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <BSP_MAGNETO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e018      	b.n	800404a <BSP_MAGNETO_Get_Axes+0x4e>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	60bb      	str	r3, [r7, #8]

  if ( magnetic_field == NULL )
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <BSP_MAGNETO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e010      	b.n	800404a <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <BSP_MAGNETO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e00a      	b.n	800404a <BSP_MAGNETO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, magnetic_field ) == COMPONENT_ERROR )
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	6839      	ldr	r1, [r7, #0]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	4798      	blx	r3
 800403e:	4603      	mov	r3, r0
 8004040:	2b01      	cmp	r3, #1
 8004042:	d101      	bne.n	8004048 <BSP_MAGNETO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e000      	b.n	800404a <BSP_MAGNETO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	4603      	mov	r3, r0
 800405a:	6039      	str	r1, [r7, #0]
 800405c:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]

  switch(id)
 8004064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d007      	beq.n	800407c <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 800406c:	6838      	ldr	r0, [r7, #0]
 800406e:	f000 f815 	bl	800409c <BSP_LPS22HB_PRESSURE_Init>
 8004072:	4603      	mov	r3, r0
 8004074:	2b01      	cmp	r3, #1
 8004076:	d109      	bne.n	800408c <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e00b      	b.n	8004094 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 800407c:	6838      	ldr	r0, [r7, #0]
 800407e:	f000 f80d 	bl	800409c <BSP_LPS22HB_PRESSURE_Init>
 8004082:	4603      	mov	r3, r0
 8004084:	2b01      	cmp	r3, #1
 8004086:	d103      	bne.n	8004090 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e003      	b.n	8004094 <BSP_PRESSURE_Init+0x42>
      break;
 800408c:	bf00      	nop
 800408e:	e000      	b.n	8004092 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8004090:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 80040a8:	2301      	movs	r3, #1
 80040aa:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 80040ac:	4b52      	ldr	r3, [pc, #328]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040ae:	795b      	ldrb	r3, [r3, #5]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e09b      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80040b8:	f7ff f83a 	bl	8003130 <Sensor_IO_SPI_Init>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e094      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 80040c6:	4b4c      	ldr	r3, [pc, #304]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040c8:	22b1      	movs	r2, #177	; 0xb1
 80040ca:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 80040cc:	4b4a      	ldr	r3, [pc, #296]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 80040d2:	4b49      	ldr	r3, [pc, #292]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040d4:	22ba      	movs	r2, #186	; 0xba
 80040d6:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 80040d8:	4b47      	ldr	r3, [pc, #284]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040da:	2202      	movs	r2, #2
 80040dc:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 80040de:	4b46      	ldr	r3, [pc, #280]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 80040e4:	4b44      	ldr	r3, [pc, #272]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 80040ea:	4b43      	ldr	r3, [pc, #268]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 80040f0:	4b41      	ldr	r3, [pc, #260]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 80040f6:	4b40      	ldr	r3, [pc, #256]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040f8:	4a40      	ldr	r2, [pc, #256]	; (80041fc <BSP_LPS22HB_PRESSURE_Init+0x160>)
 80040fa:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 80040fc:	4b3e      	ldr	r3, [pc, #248]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 80040fe:	4a40      	ldr	r2, [pc, #256]	; (8004200 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8004100:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8004102:	4b3d      	ldr	r3, [pc, #244]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8004104:	2200      	movs	r2, #0
 8004106:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8004108:	4b3e      	ldr	r3, [pc, #248]	; (8004204 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 800410a:	4a3f      	ldr	r2, [pc, #252]	; (8004208 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 800410c:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 800410e:	4b3b      	ldr	r3, [pc, #236]	; (80041fc <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8004110:	4a3c      	ldr	r2, [pc, #240]	; (8004204 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8004112:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8004114:	4b39      	ldr	r3, [pc, #228]	; (80041fc <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8004116:	2200      	movs	r2, #0
 8004118:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a36      	ldr	r2, [pc, #216]	; (80041f8 <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 800411e:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff f90b 	bl	8003340 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 800412a:	4b37      	ldr	r3, [pc, #220]	; (8004208 <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 800412c:	785b      	ldrb	r3, [r3, #1]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d129      	bne.n	8004186 <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	f107 020b 	add.w	r2, r7, #11
 800413a:	2301      	movs	r3, #1
 800413c:	2110      	movs	r1, #16
 800413e:	f7ff f97f 	bl	8003440 <Sensor_IO_Write>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e051      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4618      	mov	r0, r3
 8004152:	f000 ff98 	bl	8005086 <LPS22HB_SwResetAndMemoryBoot>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e047      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8004160:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004164:	f007 f9ac 	bl	800b4c0 <HAL_Delay>
    
    data = 0x01;
 8004168:	2301      	movs	r3, #1
 800416a:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6818      	ldr	r0, [r3, #0]
 8004170:	f107 020b 	add.w	r2, r7, #11
 8004174:	2301      	movs	r3, #1
 8004176:	2110      	movs	r1, #16
 8004178:	f7ff f962 	bl	8003440 <Sensor_IO_Write>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e034      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10b      	bne.n	80041ae <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2214      	movs	r2, #20
 800419c:	2100      	movs	r1, #0
 800419e:	4618      	mov	r0, r3
 80041a0:	f00d fb02 	bl	80117a8 <memset>
    *handle = NULL;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e020      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	4610      	mov	r0, r2
 80041b8:	4798      	blx	r3
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d10b      	bne.n	80041d8 <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2214      	movs	r2, #20
 80041c6:	2100      	movs	r1, #0
 80041c8:	4618      	mov	r0, r3
 80041ca:	f00d faed 	bl	80117a8 <memset>
    *handle = NULL;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e00b      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2100      	movs	r1, #0
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 ffa8 	bl	8005134 <LPS22HB_Set_I2C>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d101      	bne.n	80041ee <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e000      	b.n	80041f0 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	200005b8 	.word	0x200005b8
 80041fc:	200005cc 	.word	0x200005cc
 8004200:	20000068 	.word	0x20000068
 8004204:	200005d4 	.word	0x200005d4
 8004208:	200011bc 	.word	0x200011bc

0800420c <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8004218:	2300      	movs	r3, #0
 800421a:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e012      	b.n	800424c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e009      	b.n	800424c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	4798      	blx	r3
 8004240:	4603      	mov	r3, r0
 8004242:	2b01      	cmp	r3, #1
 8004244:	d101      	bne.n	800424a <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e000      	b.n	800424c <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8004262:	2300      	movs	r3, #0
 8004264:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e018      	b.n	80042a2 <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e010      	b.n	80042a2 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e00a      	b.n	80042a2 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	6839      	ldr	r1, [r7, #0]
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	4798      	blx	r3
 8004296:	4603      	mov	r3, r0
 8004298:	2b01      	cmp	r3, #1
 800429a:	d101      	bne.n	80042a0 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <BSP_TEMPERATURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Init( TEMPERATURE_ID_t id, void **handle )
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b082      	sub	sp, #8
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	4603      	mov	r3, r0
 80042b2:	6039      	str	r1, [r7, #0]
 80042b4:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
  
  if( BSP_LPS22HB_TEMPERATURE_Init(handle) == COMPONENT_ERROR )
 80042bc:	6838      	ldr	r0, [r7, #0]
 80042be:	f000 f80b 	bl	80042d8 <BSP_LPS22HB_TEMPERATURE_Init>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <BSP_TEMPERATURE_Init+0x22>
        {
          return COMPONENT_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <BSP_TEMPERATURE_Init+0x24>
  }
      
  return COMPONENT_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <BSP_LPS22HB_TEMPERATURE_Init>:



static DrvStatusTypeDef BSP_LPS22HB_TEMPERATURE_Init( void **handle )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  TEMPERATURE_Drv_t *driver = NULL;
 80042e0:	2300      	movs	r3, #0
 80042e2:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 80042e4:	2301      	movs	r3, #1
 80042e6:	72fb      	strb	r3, [r7, #11]
  
  if(TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized == 1)
 80042e8:	4b4c      	ldr	r3, [pc, #304]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 80042ea:	795b      	ldrb	r3, [r3, #5]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <BSP_LPS22HB_TEMPERATURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e08f      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80042f4:	f7fe ff1c 	bl	8003130 <Sensor_IO_SPI_Init>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <BSP_LPS22HB_TEMPERATURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e088      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  /* Setup sensor handle. */
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8004302:	4b46      	ldr	r3, [pc, #280]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004304:	22b1      	movs	r2, #177	; 0xb1
 8004306:	701a      	strb	r2, [r3, #0]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].ifType        = 1; // SPI interface
 8004308:	4b44      	ldr	r3, [pc, #272]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800430a:	2201      	movs	r2, #1
 800430c:	705a      	strb	r2, [r3, #1]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].address       = LPS22HB_ADDRESS_HIGH;
 800430e:	4b43      	ldr	r3, [pc, #268]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004310:	22ba      	movs	r2, #186	; 0xba
 8004312:	709a      	strb	r2, [r3, #2]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].spiDevice     = LPS22HB;
 8004314:	4b41      	ldr	r3, [pc, #260]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004316:	2202      	movs	r2, #2
 8004318:	70da      	strb	r2, [r3, #3]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].instance      = LPS22HB_T_0;
 800431a:	4b40      	ldr	r3, [pc, #256]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800431c:	2200      	movs	r2, #0
 800431e:	711a      	strb	r2, [r3, #4]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isInitialized = 0;
 8004320:	4b3e      	ldr	r3, [pc, #248]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004322:	2200      	movs	r2, #0
 8004324:	715a      	strb	r2, [r3, #5]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isEnabled     = 0;
 8004326:	4b3d      	ldr	r3, [pc, #244]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004328:	2200      	movs	r2, #0
 800432a:	719a      	strb	r2, [r3, #6]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].isCombo       = 1;
 800432c:	4b3b      	ldr	r3, [pc, #236]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800432e:	2201      	movs	r2, #1
 8004330:	71da      	strb	r2, [r3, #7]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pData         = ( void * )&TEMPERATURE_Data[ LPS22HB_T_0 ];
 8004332:	4b3a      	ldr	r3, [pc, #232]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004334:	4a3a      	ldr	r2, [pc, #232]	; (8004420 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8004336:	609a      	str	r2, [r3, #8]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pVTable       = ( void * )&LPS22HB_T_Drv;
 8004338:	4b38      	ldr	r3, [pc, #224]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800433a:	4a3a      	ldr	r2, [pc, #232]	; (8004424 <BSP_LPS22HB_TEMPERATURE_Init+0x14c>)
 800433c:	60da      	str	r2, [r3, #12]
  TEMPERATURE_SensorHandle[ LPS22HB_T_0 ].pExtVTable    = 0;
 800433e:	4b37      	ldr	r3, [pc, #220]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 8004340:	2200      	movs	r2, #0
 8004342:	611a      	str	r2, [r3, #16]
      
  LPS22HB_T_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8004344:	4b38      	ldr	r3, [pc, #224]	; (8004428 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 8004346:	4a39      	ldr	r2, [pc, #228]	; (800442c <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8004348:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pComponentData = ( void * )&LPS22HB_T_0_Data;
 800434a:	4b35      	ldr	r3, [pc, #212]	; (8004420 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 800434c:	4a36      	ldr	r2, [pc, #216]	; (8004428 <BSP_LPS22HB_TEMPERATURE_Init+0x150>)
 800434e:	601a      	str	r2, [r3, #0]
  TEMPERATURE_Data[ LPS22HB_T_0 ].pExtData       = 0;
 8004350:	4b33      	ldr	r3, [pc, #204]	; (8004420 <BSP_LPS22HB_TEMPERATURE_Init+0x148>)
 8004352:	2200      	movs	r2, #0
 8004354:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&TEMPERATURE_SensorHandle[ LPS22HB_T_0 ];
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a30      	ldr	r2, [pc, #192]	; (800441c <BSP_LPS22HB_TEMPERATURE_Init+0x144>)
 800435a:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f7fe ffed 	bl	8003340 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isPressInitialized == 0)
 8004366:	4b31      	ldr	r3, [pc, #196]	; (800442c <BSP_LPS22HB_TEMPERATURE_Init+0x154>)
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d128      	bne.n	80043c0 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6818      	ldr	r0, [r3, #0]
 8004372:	f107 020b 	add.w	r2, r7, #11
 8004376:	2301      	movs	r3, #1
 8004378:	2110      	movs	r1, #16
 800437a:	f7ff f861 	bl	8003440 <Sensor_IO_Write>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <BSP_LPS22HB_TEMPERATURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e045      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fe7a 	bl	8005086 <LPS22HB_SwResetAndMemoryBoot>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <BSP_LPS22HB_TEMPERATURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e03b      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
    
    HAL_Delay(100);
 800439c:	2064      	movs	r0, #100	; 0x64
 800439e:	f007 f88f 	bl	800b4c0 <HAL_Delay>
    
    data = 0x01;
 80043a2:	2301      	movs	r3, #1
 80043a4:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6818      	ldr	r0, [r3, #0]
 80043aa:	f107 020b 	add.w	r2, r7, #11
 80043ae:	2301      	movs	r3, #1
 80043b0:	2110      	movs	r1, #16
 80043b2:	f7ff f845 	bl	8003440 <Sensor_IO_Write>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <BSP_LPS22HB_TEMPERATURE_Init+0xe8>
    {
      return COMPONENT_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e029      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
    }
  }
  
  driver = ( TEMPERATURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10b      	bne.n	80043e8 <BSP_LPS22HB_TEMPERATURE_Init+0x110>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2214      	movs	r2, #20
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f00d f9e5 	bl	80117a8 <memset>
    *handle = NULL;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e015      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6812      	ldr	r2, [r2, #0]
 80043f0:	4610      	mov	r0, r2
 80043f2:	4798      	blx	r3
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d10b      	bne.n	8004412 <BSP_LPS22HB_TEMPERATURE_Init+0x13a>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2214      	movs	r2, #20
 8004400:	2100      	movs	r1, #0
 8004402:	4618      	mov	r0, r3
 8004404:	f00d f9d0 	bl	80117a8 <memset>
    *handle = NULL;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <BSP_LPS22HB_TEMPERATURE_Init+0x13c>
  }
  
  return COMPONENT_OK;
 8004412:	2300      	movs	r3, #0
  
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	200005d8 	.word	0x200005d8
 8004420:	20000600 	.word	0x20000600
 8004424:	2000009c 	.word	0x2000009c
 8004428:	20000610 	.word	0x20000610
 800442c:	200011bc 	.word	0x200011bc

08004430 <BSP_TEMPERATURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_TEMPERATURE_Sensor_Enable( void *handle )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	60fb      	str	r3, [r7, #12]
  TEMPERATURE_Drv_t *driver = NULL;
 800443c:	2300      	movs	r3, #0
 800443e:	60bb      	str	r3, [r7, #8]
  
  if(ctx == NULL)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <BSP_TEMPERATURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e012      	b.n	8004470 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  driver = ( TEMPERATURE_Drv_t * )ctx->pVTable;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	60bb      	str	r3, [r7, #8]
  
  if ( driver->Sensor_Enable == NULL )
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <BSP_TEMPERATURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e009      	b.n	8004470 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	4798      	blx	r3
 8004464:	4603      	mov	r3, r0
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <BSP_TEMPERATURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <BSP_TEMPERATURE_Sensor_Enable+0x40>
  }
  
  return COMPONENT_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800447c:	4b16      	ldr	r3, [pc, #88]	; (80044d8 <SystemInit+0x60>)
 800447e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004482:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <SystemInit+0x60>)
 8004484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800448c:	4b13      	ldr	r3, [pc, #76]	; (80044dc <SystemInit+0x64>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a12      	ldr	r2, [pc, #72]	; (80044dc <SystemInit+0x64>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004498:	4b10      	ldr	r3, [pc, #64]	; (80044dc <SystemInit+0x64>)
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800449e:	4b0f      	ldr	r3, [pc, #60]	; (80044dc <SystemInit+0x64>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a0e      	ldr	r2, [pc, #56]	; (80044dc <SystemInit+0x64>)
 80044a4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80044a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044ae:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <SystemInit+0x64>)
 80044b0:	4a0b      	ldr	r2, [pc, #44]	; (80044e0 <SystemInit+0x68>)
 80044b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044b4:	4b09      	ldr	r3, [pc, #36]	; (80044dc <SystemInit+0x64>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a08      	ldr	r2, [pc, #32]	; (80044dc <SystemInit+0x64>)
 80044ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044c0:	4b06      	ldr	r3, [pc, #24]	; (80044dc <SystemInit+0x64>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044c6:	4b04      	ldr	r3, [pc, #16]	; (80044d8 <SystemInit+0x60>)
 80044c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044cc:	609a      	str	r2, [r3, #8]
#endif
}
 80044ce:	bf00      	nop
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	e000ed00 	.word	0xe000ed00
 80044dc:	40023800 	.word	0x40023800
 80044e0:	24003010 	.word	0x24003010

080044e4 <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	607a      	str	r2, [r7, #4]
 80044ee:	461a      	mov	r2, r3
 80044f0:	460b      	mov	r3, r1
 80044f2:	72fb      	strb	r3, [r7, #11]
 80044f4:	4613      	mov	r3, r2
 80044f6:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 80044f8:	893b      	ldrh	r3, [r7, #8]
 80044fa:	7af9      	ldrb	r1, [r7, #11]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f7fe ff9e 	bl	8003440 <Sensor_IO_Write>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 800450a:	2300      	movs	r3, #0
 800450c:	e000      	b.n	8004510 <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800450e:	2301      	movs	r3, #1
  }
}
 8004510:	4618      	mov	r0, r3
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	607a      	str	r2, [r7, #4]
 8004522:	461a      	mov	r2, r3
 8004524:	460b      	mov	r3, r1
 8004526:	72fb      	strb	r3, [r7, #11]
 8004528:	4613      	mov	r3, r2
 800452a:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 800452c:	893b      	ldrh	r3, [r7, #8]
 800452e:	7af9      	ldrb	r1, [r7, #11]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f7fe ff99 	bl	800346a <Sensor_IO_Read>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 800453e:	2300      	movs	r3, #0
 8004540:	e000      	b.n	8004544 <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8004542:	2301      	movs	r3, #1
  }
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 8004556:	2301      	movs	r3, #1
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	214f      	movs	r1, #79	; 0x4f
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff ffdb 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 8004568:	2300      	movs	r3, #0
 800456a:	e008      	b.n	800457e <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	781a      	ldrb	r2, [r3, #0]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800457c:	2301      	movs	r3, #1
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	460b      	mov	r3, r1
 8004590:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8004592:	f107 020f 	add.w	r2, r7, #15
 8004596:	2301      	movs	r3, #1
 8004598:	2160      	movs	r1, #96	; 0x60
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7ff ffbc 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 80045a6:	2300      	movs	r3, #0
 80045a8:	e016      	b.n	80045d8 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
 80045ac:	f023 0303 	bic.w	r3, r3, #3
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80045b4:	7bfa      	ldrb	r2, [r7, #15]
 80045b6:	78fb      	ldrb	r3, [r7, #3]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 80045be:	f107 020f 	add.w	r2, r7, #15
 80045c2:	2301      	movs	r3, #1
 80045c4:	2160      	movs	r1, #96	; 0x60
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7ff ff8c 	bl	80044e4 <LIS2MDL_MAG_WriteReg>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 80045d2:	2300      	movs	r3, #0
 80045d4:	e000      	b.n	80045d8 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 80045d6:	2301      	movs	r3, #1
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 80045ec:	f107 020f 	add.w	r2, r7, #15
 80045f0:	2301      	movs	r3, #1
 80045f2:	2160      	movs	r1, #96	; 0x60
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f7ff ff8f 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 8004600:	2300      	movs	r3, #0
 8004602:	e016      	b.n	8004632 <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 8004604:	7bfb      	ldrb	r3, [r7, #15]
 8004606:	f023 030c 	bic.w	r3, r3, #12
 800460a:	b2db      	uxtb	r3, r3
 800460c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800460e:	7bfa      	ldrb	r2, [r7, #15]
 8004610:	78fb      	ldrb	r3, [r7, #3]
 8004612:	4313      	orrs	r3, r2
 8004614:	b2db      	uxtb	r3, r3
 8004616:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8004618:	f107 020f 	add.w	r2, r7, #15
 800461c:	2301      	movs	r3, #1
 800461e:	2160      	movs	r1, #96	; 0x60
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f7ff ff5f 	bl	80044e4 <LIS2MDL_MAG_WriteReg>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 8004630:	2301      	movs	r3, #1
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
 8004642:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8004644:	2301      	movs	r3, #1
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	2160      	movs	r1, #96	; 0x60
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f7ff ff64 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 8004656:	2300      	movs	r3, #0
 8004658:	e007      	b.n	800466a <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	f003 030c 	and.w	r3, r3, #12
 8004662:	b2da      	uxtb	r2, r3
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8004668:	2301      	movs	r3, #1
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b084      	sub	sp, #16
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
 800467a:	460b      	mov	r3, r1
 800467c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 800467e:	f107 020f 	add.w	r2, r7, #15
 8004682:	2301      	movs	r3, #1
 8004684:	2162      	movs	r1, #98	; 0x62
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7ff ff46 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 8004692:	2300      	movs	r3, #0
 8004694:	e016      	b.n	80046c4 <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	f023 0302 	bic.w	r3, r3, #2
 800469c:	b2db      	uxtb	r3, r3
 800469e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80046a0:	7bfa      	ldrb	r2, [r7, #15]
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80046aa:	f107 020f 	add.w	r2, r7, #15
 80046ae:	2301      	movs	r3, #1
 80046b0:	2162      	movs	r1, #98	; 0x62
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff ff16 	bl	80044e4 <LIS2MDL_MAG_WriteReg>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 80046be:	2300      	movs	r3, #0
 80046c0:	e000      	b.n	80046c4 <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 80046c2:	2301      	movs	r3, #1
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	460b      	mov	r3, r1
 80046d6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 80046d8:	f107 020f 	add.w	r2, r7, #15
 80046dc:	2301      	movs	r3, #1
 80046de:	2162      	movs	r1, #98	; 0x62
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7ff ff19 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 80046ec:	2300      	movs	r3, #0
 80046ee:	e016      	b.n	800471e <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	f023 0310 	bic.w	r3, r3, #16
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80046fa:	7bfa      	ldrb	r2, [r7, #15]
 80046fc:	78fb      	ldrb	r3, [r7, #3]
 80046fe:	4313      	orrs	r3, r2
 8004700:	b2db      	uxtb	r3, r3
 8004702:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8004704:	f107 020f 	add.w	r2, r7, #15
 8004708:	2301      	movs	r3, #1
 800470a:	2162      	movs	r1, #98	; 0x62
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f7ff fee9 	bl	80044e4 <LIS2MDL_MAG_WriteReg>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8004718:	2300      	movs	r3, #0
 800471a:	e000      	b.n	800471e <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 800471c:	2301      	movs	r3, #1
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b082      	sub	sp, #8
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
 800472e:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 8004730:	2301      	movs	r3, #1
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	2167      	movs	r1, #103	; 0x67
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f7ff feee 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 8004742:	2300      	movs	r3, #0
 8004744:	e004      	b.n	8004750 <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800474e:	2301      	movs	r3, #1
}
 8004750:	4618      	mov	r0, r3
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 8004762:	2302      	movs	r3, #2
 8004764:	733b      	strb	r3, [r7, #12]

  k=0;
 8004766:	2300      	movs	r3, #0
 8004768:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 800476a:	2300      	movs	r3, #0
 800476c:	73fb      	strb	r3, [r7, #15]
 800476e:	e01e      	b.n	80047ae <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8004770:	2300      	movs	r3, #0
 8004772:	73bb      	strb	r3, [r7, #14]
 8004774:	e014      	b.n	80047a0 <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 8004776:	7b7b      	ldrb	r3, [r7, #13]
 8004778:	3368      	adds	r3, #104	; 0x68
 800477a:	b2d9      	uxtb	r1, r3
 800477c:	7b7b      	ldrb	r3, [r7, #13]
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	441a      	add	r2, r3
 8004782:	2301      	movs	r3, #1
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff fec7 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8004790:	2300      	movs	r3, #0
 8004792:	e010      	b.n	80047b6 <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 8004794:	7b7b      	ldrb	r3, [r7, #13]
 8004796:	3301      	adds	r3, #1
 8004798:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 800479a:	7bbb      	ldrb	r3, [r7, #14]
 800479c:	3301      	adds	r3, #1
 800479e:	73bb      	strb	r3, [r7, #14]
 80047a0:	7bba      	ldrb	r2, [r7, #14]
 80047a2:	7b3b      	ldrb	r3, [r7, #12]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d3e6      	bcc.n	8004776 <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	3301      	adds	r3, #1
 80047ac:	73fb      	strb	r3, [r7, #15]
 80047ae:	7bfb      	ldrb	r3, [r7, #15]
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d9dd      	bls.n	8004770 <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 80047b4:	2301      	movs	r3, #1
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b082      	sub	sp, #8
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f89f 	bl	800490a <LIS2MDL_Check_WhoAmI>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d101      	bne.n	80047d6 <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e030      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80047d6:	2103      	movs	r1, #3
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff fed4 	bl	8004586 <LIS2MDL_MAG_W_Operating_Mode>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e027      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 80047e8:	2110      	movs	r1, #16
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff ff6e 	bl	80046cc <LIS2MDL_MAG_W_BlockDataUpdate>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e01e      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 80047fa:	2104      	movs	r1, #4
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f979 	bl	8004af4 <LIS2MDL_Set_ODR>
 8004802:	4603      	mov	r3, r0
 8004804:	2b01      	cmp	r3, #1
 8004806:	d101      	bne.n	800480c <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e015      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800480c:	2100      	movs	r1, #0
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f9f2 	bl	8004bf8 <LIS2MDL_Set_FS>
 8004814:	4603      	mov	r3, r0
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e00c      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 800481e:	2100      	movs	r1, #0
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f7ff ff26 	bl	8004672 <LIS2MDL_MAG_W_SelfTest>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e003      	b.n	8004838 <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f85e 	bl	800490a <LIS2MDL_Check_WhoAmI>
 800484e:	4603      	mov	r3, r0
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e00b      	b.n	8004870 <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f828 	bl	80048ae <LIS2MDL_Sensor_Disable>
 800485e:	4603      	mov	r3, r0
 8004860:	2b01      	cmp	r3, #1
 8004862:	d101      	bne.n	8004868 <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e003      	b.n	8004870 <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	799b      	ldrb	r3, [r3, #6]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8004888:	2300      	movs	r3, #0
 800488a:	e00c      	b.n	80048a6 <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 800488c:	2100      	movs	r1, #0
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f7ff fe79 	bl	8004586 <LIS2MDL_MAG_W_Operating_Mode>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e003      	b.n	80048a6 <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b082      	sub	sp, #8
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	799b      	ldrb	r3, [r3, #6]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 80048be:	2300      	movs	r3, #0
 80048c0:	e00c      	b.n	80048dc <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80048c2:	2103      	movs	r1, #3
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7ff fe5e 	bl	8004586 <LIS2MDL_MAG_W_Operating_Mode>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e003      	b.n	80048dc <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3708      	adds	r7, #8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80048ee:	6839      	ldr	r1, [r7, #0]
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff fe2b 	bl	800454c <LIS2MDL_MAG_R_WhoAmI_Bits>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e000      	b.n	8004902 <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8004912:	2300      	movs	r3, #0
 8004914:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8004916:	f107 030f 	add.w	r3, r7, #15
 800491a:	4619      	mov	r1, r3
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f7ff ffe1 	bl	80048e4 <LIS2MDL_Get_WhoAmI>
 8004922:	4603      	mov	r3, r0
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e007      	b.n	800493c <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	781a      	ldrb	r2, [r3, #0]
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	429a      	cmp	r2, r3
 8004934:	d001      	beq.n	800493a <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 800494e:	f04f 0300 	mov.w	r3, #0
 8004952:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 8004954:	f107 0310 	add.w	r3, r7, #16
 8004958:	4619      	mov	r1, r3
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f9c6 	bl	8004cec <LIS2MDL_Get_Axes_Raw>
 8004960:	4603      	mov	r3, r0
 8004962:	2b01      	cmp	r3, #1
 8004964:	d101      	bne.n	800496a <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e03b      	b.n	80049e2 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800496a:	f107 030c 	add.w	r3, r7, #12
 800496e:	4619      	mov	r1, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 f85b 	bl	8004a2c <LIS2MDL_Get_Sensitivity>
 8004976:	4603      	mov	r3, r0
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e030      	b.n	80049e2 <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8004980:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004984:	ee07 3a90 	vmov	s15, r3
 8004988:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800498c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004994:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004998:	ee17 2a90 	vmov	r2, s15
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 80049a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80049a4:	ee07 3a90 	vmov	s15, r3
 80049a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80049b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049b8:	ee17 2a90 	vmov	r2, s15
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 80049c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80049d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80049d8:	ee17 2a90 	vmov	r2, s15
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 80049f4:	f107 0308 	add.w	r3, r7, #8
 80049f8:	4619      	mov	r1, r3
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f976 	bl	8004cec <LIS2MDL_Get_Axes_Raw>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e00c      	b.n	8004a24 <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 8004a0a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 8004a12:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8004a1a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8004a3c:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8004a56:	f107 030f 	add.w	r3, r7, #15
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7ff fdec 	bl	800463a <LIS2MDL_MAG_R_DataRate>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e035      	b.n	8004ad8 <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	2b0c      	cmp	r3, #12
 8004a70:	d82c      	bhi.n	8004acc <LIS2MDL_Get_ODR+0x80>
 8004a72:	a201      	add	r2, pc, #4	; (adr r2, 8004a78 <LIS2MDL_Get_ODR+0x2c>)
 8004a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a78:	08004aad 	.word	0x08004aad
 8004a7c:	08004acd 	.word	0x08004acd
 8004a80:	08004acd 	.word	0x08004acd
 8004a84:	08004acd 	.word	0x08004acd
 8004a88:	08004ab5 	.word	0x08004ab5
 8004a8c:	08004acd 	.word	0x08004acd
 8004a90:	08004acd 	.word	0x08004acd
 8004a94:	08004acd 	.word	0x08004acd
 8004a98:	08004abd 	.word	0x08004abd
 8004a9c:	08004acd 	.word	0x08004acd
 8004aa0:	08004acd 	.word	0x08004acd
 8004aa4:	08004acd 	.word	0x08004acd
 8004aa8:	08004ac5 	.word	0x08004ac5
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	4a0c      	ldr	r2, [pc, #48]	; (8004ae0 <LIS2MDL_Get_ODR+0x94>)
 8004ab0:	601a      	str	r2, [r3, #0]
      break;
 8004ab2:	e010      	b.n	8004ad6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	4a0b      	ldr	r2, [pc, #44]	; (8004ae4 <LIS2MDL_Get_ODR+0x98>)
 8004ab8:	601a      	str	r2, [r3, #0]
      break;
 8004aba:	e00c      	b.n	8004ad6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	4a0a      	ldr	r2, [pc, #40]	; (8004ae8 <LIS2MDL_Get_ODR+0x9c>)
 8004ac0:	601a      	str	r2, [r3, #0]
      break;
 8004ac2:	e008      	b.n	8004ad6 <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	4a09      	ldr	r2, [pc, #36]	; (8004aec <LIS2MDL_Get_ODR+0xa0>)
 8004ac8:	601a      	str	r2, [r3, #0]
      break;
 8004aca:	e004      	b.n	8004ad6 <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	4a08      	ldr	r2, [pc, #32]	; (8004af0 <LIS2MDL_Get_ODR+0xa4>)
 8004ad0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e000      	b.n	8004ad8 <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	41200000 	.word	0x41200000
 8004ae4:	41a00000 	.word	0x41a00000
 8004ae8:	42480000 	.word	0x42480000
 8004aec:	42c80000 	.word	0x42c80000
 8004af0:	bf800000 	.word	0xbf800000

08004af4 <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 8004b00:	78fb      	ldrb	r3, [r7, #3]
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d81b      	bhi.n	8004b3e <LIS2MDL_Set_ODR+0x4a>
 8004b06:	a201      	add	r2, pc, #4	; (adr r2, 8004b0c <LIS2MDL_Set_ODR+0x18>)
 8004b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0c:	08004b21 	.word	0x08004b21
 8004b10:	08004b27 	.word	0x08004b27
 8004b14:	08004b2d 	.word	0x08004b2d
 8004b18:	08004b33 	.word	0x08004b33
 8004b1c:	08004b39 	.word	0x08004b39
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 8004b20:	2300      	movs	r3, #0
 8004b22:	73fb      	strb	r3, [r7, #15]
      break;
 8004b24:	e00d      	b.n	8004b42 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 8004b26:	2304      	movs	r3, #4
 8004b28:	73fb      	strb	r3, [r7, #15]
      break;
 8004b2a:	e00a      	b.n	8004b42 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 8004b2c:	2308      	movs	r3, #8
 8004b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b30:	e007      	b.n	8004b42 <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8004b32:	230c      	movs	r3, #12
 8004b34:	73fb      	strb	r3, [r7, #15]
      break;
 8004b36:	e004      	b.n	8004b42 <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8004b38:	230c      	movs	r3, #12
 8004b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b3c:	e001      	b.n	8004b42 <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e00a      	b.n	8004b58 <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
 8004b44:	4619      	mov	r1, r3
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff fd4a 	bl	80045e0 <LIS2MDL_MAG_W_DataRate>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 8004b6c:	edd7 7a00 	vldr	s15, [r7]
 8004b70:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004b74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b7c:	d801      	bhi.n	8004b82 <LIS2MDL_Set_ODR_Value+0x22>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e016      	b.n	8004bb0 <LIS2MDL_Set_ODR_Value+0x50>
 8004b82:	edd7 7a00 	vldr	s15, [r7]
 8004b86:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b92:	d801      	bhi.n	8004b98 <LIS2MDL_Set_ODR_Value+0x38>
 8004b94:	2304      	movs	r3, #4
 8004b96:	e00b      	b.n	8004bb0 <LIS2MDL_Set_ODR_Value+0x50>
 8004b98:	edd7 7a00 	vldr	s15, [r7]
 8004b9c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004bd0 <LIS2MDL_Set_ODR_Value+0x70>
 8004ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba8:	d801      	bhi.n	8004bae <LIS2MDL_Set_ODR_Value+0x4e>
 8004baa:	2308      	movs	r3, #8
 8004bac:	e000      	b.n	8004bb0 <LIS2MDL_Set_ODR_Value+0x50>
 8004bae:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 8004bb0:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7ff fd12 	bl	80045e0 <LIS2MDL_MAG_W_DataRate>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e000      	b.n	8004bc8 <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	42480000 	.word	0x42480000

08004bd4 <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	4a04      	ldr	r2, [pc, #16]	; (8004bf4 <LIS2MDL_Get_FS+0x20>)
 8004be2:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	42480000 	.word	0x42480000

08004bf8 <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	460b      	mov	r3, r1
 8004c02:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	460b      	mov	r3, r1
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8004c3a:	7af9      	ldrb	r1, [r7, #11]
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f7ff fc69 	bl	8004518 <LIS2MDL_MAG_ReadReg>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e000      	b.n	8004c52 <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	460b      	mov	r3, r1
 8004c64:	70fb      	strb	r3, [r7, #3]
 8004c66:	4613      	mov	r3, r2
 8004c68:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8004c6a:	1cba      	adds	r2, r7, #2
 8004c6c:	78f9      	ldrb	r1, [r7, #3]
 8004c6e:	2301      	movs	r3, #1
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7ff fc37 	bl	80044e4 <LIS2MDL_MAG_WriteReg>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d101      	bne.n	8004c80 <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e000      	b.n	8004c82 <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 8004c94:	f107 030f 	add.w	r3, r7, #15
 8004c98:	4619      	mov	r1, r3
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7ff fd43 	bl	8004726 <LIS2MDL_MAG_R_STATUS_bits>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e01b      	b.n	8004ce2 <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004caa:	7bfb      	ldrb	r3, [r7, #15]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10e      	bne.n	8004cd2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d109      	bne.n	8004cd2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d104      	bne.n	8004cd2 <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	701a      	strb	r2, [r3, #0]
 8004cd8:	e002      	b.n	8004ce0 <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3710      	adds	r7, #16
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
	...

08004cec <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8004cf6:	4a16      	ldr	r2, [pc, #88]	; (8004d50 <LIS2MDL_Get_Axes_Raw+0x64>)
 8004cf8:	f107 030c 	add.w	r3, r7, #12
 8004cfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004d00:	6018      	str	r0, [r3, #0]
 8004d02:	3304      	adds	r3, #4
 8004d04:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 8004d06:	f107 030c 	add.w	r3, r7, #12
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f7ff fd23 	bl	8004758 <LIS2MDL_MAG_Get_MagneticOutputs>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e014      	b.n	8004d46 <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 8004d1c:	f107 030c 	add.w	r3, r7, #12
 8004d20:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	3302      	adds	r3, #2
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8004d36:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8004d42:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3718      	adds	r7, #24
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	0801498c 	.word	0x0801498c

08004d54 <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	607b      	str	r3, [r7, #4]
 8004d5e:	460b      	mov	r3, r1
 8004d60:	72fb      	strb	r3, [r7, #11]
 8004d62:	4613      	mov	r3, r2
 8004d64:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004d66:	2300      	movs	r3, #0
 8004d68:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	617b      	str	r3, [r7, #20]
 8004d6e:	e013      	b.n	8004d98 <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	7afb      	ldrb	r3, [r7, #11]
 8004d76:	4413      	add	r3, r2
 8004d78:	b2d9      	uxtb	r1, r3
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	441a      	add	r2, r3
 8004d80:	2301      	movs	r3, #1
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7fe fb71 	bl	800346a <Sensor_IO_Read>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e007      	b.n	8004da2 <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	3301      	adds	r3, #1
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	893b      	ldrh	r3, [r7, #8]
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	dbe7      	blt.n	8004d70 <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 8004da0:	2300      	movs	r3, #0
  /*if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  */
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b086      	sub	sp, #24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	607b      	str	r3, [r7, #4]
 8004db4:	460b      	mov	r3, r1
 8004db6:	72fb      	strb	r3, [r7, #11]
 8004db8:	4613      	mov	r3, r2
 8004dba:	813b      	strh	r3, [r7, #8]
  int i = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	617b      	str	r3, [r7, #20]
 8004dc4:	e013      	b.n	8004dee <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	7afb      	ldrb	r3, [r7, #11]
 8004dcc:	4413      	add	r3, r2
 8004dce:	b2d9      	uxtb	r1, r3
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f7fe fb31 	bl	8003440 <Sensor_IO_Write>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d001      	beq.n	8004de8 <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e007      	b.n	8004df8 <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	3301      	adds	r3, #1
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	893b      	ldrh	r3, [r7, #8]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	dbe7      	blt.n	8004dc6 <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	210f      	movs	r1, #15
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff ff9f 	bl	8004d54 <LPS22HB_ReadReg>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e000      	b.n	8004e22 <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3708      	adds	r7, #8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b084      	sub	sp, #16
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	460b      	mov	r3, r1
 8004e34:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8004e36:	f107 030f 	add.w	r3, r7, #15
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	211a      	movs	r1, #26
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7ff ff88 	bl	8004d54 <LPS22HB_ReadReg>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e016      	b.n	8004e7c <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 8004e4e:	7bfb      	ldrb	r3, [r7, #15]
 8004e50:	f023 0301 	bic.w	r3, r3, #1
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8004e58:	7bfa      	ldrb	r2, [r7, #15]
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 8004e62:	f107 030f 	add.w	r3, r7, #15
 8004e66:	2201      	movs	r2, #1
 8004e68:	211a      	movs	r1, #26
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff ff9d 	bl	8004daa <LPS22HB_WriteReg>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004e90:	f107 030f 	add.w	r3, r7, #15
 8004e94:	2201      	movs	r2, #1
 8004e96:	2110      	movs	r1, #16
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f7ff ff5b 	bl	8004d54 <LPS22HB_ReadReg>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e016      	b.n	8004ed6 <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 8004eb2:	7bfa      	ldrb	r2, [r7, #15]
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004ebc:	f107 030f 	add.w	r3, r7, #15
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	2110      	movs	r1, #16
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f7ff ff70 	bl	8004daa <LPS22HB_WriteReg>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b084      	sub	sp, #16
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
 8004ee6:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004ee8:	f107 030f 	add.w	r3, r7, #15
 8004eec:	2201      	movs	r2, #1
 8004eee:	2110      	movs	r1, #16
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff ff2f 	bl	8004d54 <LPS22HB_ReadReg>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e006      	b.n	8004f0e <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	460b      	mov	r3, r1
 8004f20:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004f22:	f107 030f 	add.w	r3, r7, #15
 8004f26:	2201      	movs	r2, #1
 8004f28:	2110      	movs	r1, #16
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff ff12 	bl	8004d54 <LPS22HB_ReadReg>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e01a      	b.n	8004f70 <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	f023 0308 	bic.w	r3, r3, #8
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	b25a      	sxtb	r2, r3
 8004f4a:	7bfb      	ldrb	r3, [r7, #15]
 8004f4c:	b25b      	sxtb	r3, r3
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	b25b      	sxtb	r3, r3
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004f56:	f107 030f 	add.w	r3, r7, #15
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	2110      	movs	r1, #16
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7ff ff23 	bl	8004daa <LPS22HB_WriteReg>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e000      	b.n	8004f70 <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	460b      	mov	r3, r1
 8004f82:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004f84:	f107 030f 	add.w	r3, r7, #15
 8004f88:	2201      	movs	r2, #1
 8004f8a:	2110      	movs	r1, #16
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f7ff fee1 	bl	8004d54 <LPS22HB_ReadReg>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e016      	b.n	8004fca <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	f023 0304 	bic.w	r3, r3, #4
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 8004fa6:	7bfa      	ldrb	r2, [r7, #15]
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004fb0:	f107 030f 	add.w	r3, r7, #15
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	2110      	movs	r1, #16
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fef6 	bl	8004daa <LPS22HB_WriteReg>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e000      	b.n	8004fca <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 8004fc8:	2300      	movs	r3, #0

}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b084      	sub	sp, #16
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8004fde:	f107 030f 	add.w	r3, r7, #15
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	2110      	movs	r1, #16
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7ff feb4 	bl	8004d54 <LPS22HB_ReadReg>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e016      	b.n	8005024 <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 8004ff6:	7bfb      	ldrb	r3, [r7, #15]
 8004ff8:	f023 0302 	bic.w	r3, r3, #2
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 8005000:	7bfa      	ldrb	r2, [r7, #15]
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	4313      	orrs	r3, r2
 8005006:	b2db      	uxtb	r3, r3
 8005008:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800500a:	f107 030f 	add.w	r3, r7, #15
 800500e:	2201      	movs	r2, #1
 8005010:	2110      	movs	r1, #16
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7ff fec9 	bl	8004daa <LPS22HB_WriteReg>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 800501e:	2300      	movs	r3, #0
 8005020:	e000      	b.n	8005024 <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	460b      	mov	r3, r1
 8005036:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8005038:	f107 030f 	add.w	r3, r7, #15
 800503c:	2201      	movs	r2, #1
 800503e:	2110      	movs	r1, #16
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff fe87 	bl	8004d54 <LPS22HB_ReadReg>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e016      	b.n	800507e <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	f023 0301 	bic.w	r3, r3, #1
 8005056:	b2db      	uxtb	r3, r3
 8005058:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 800505a:	7bfa      	ldrb	r2, [r7, #15]
 800505c:	78fb      	ldrb	r3, [r7, #3]
 800505e:	4313      	orrs	r3, r2
 8005060:	b2db      	uxtb	r3, r3
 8005062:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8005064:	f107 030f 	add.w	r3, r7, #15
 8005068:	2201      	movs	r2, #1
 800506a:	2110      	movs	r1, #16
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7ff fe9c 	bl	8004daa <LPS22HB_WriteReg>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d001      	beq.n	800507c <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e000      	b.n	800507e <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b084      	sub	sp, #16
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 800508e:	f107 030f 	add.w	r3, r7, #15
 8005092:	2201      	movs	r2, #1
 8005094:	2111      	movs	r1, #17
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7ff fe5c 	bl	8004d54 <LPS22HB_ReadReg>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e011      	b.n	80050ca <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	f063 037b 	orn	r3, r3, #123	; 0x7b
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80050b0:	f107 030f 	add.w	r3, r7, #15
 80050b4:	2201      	movs	r2, #1
 80050b6:	2111      	movs	r1, #17
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f7ff fe76 	bl	8004daa <LPS22HB_WriteReg>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e000      	b.n	80050ca <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	460b      	mov	r3, r1
 80050dc:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80050de:	f107 030f 	add.w	r3, r7, #15
 80050e2:	2201      	movs	r2, #1
 80050e4:	2111      	movs	r1, #17
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7ff fe34 	bl	8004d54 <LPS22HB_ReadReg>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e01a      	b.n	800512c <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	f023 0310 	bic.w	r3, r3, #16
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	b25a      	sxtb	r2, r3
 8005106:	7bfb      	ldrb	r3, [r7, #15]
 8005108:	b25b      	sxtb	r3, r3
 800510a:	4313      	orrs	r3, r2
 800510c:	b25b      	sxtb	r3, r3
 800510e:	b2db      	uxtb	r3, r3
 8005110:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8005112:	f107 030f 	add.w	r3, r7, #15
 8005116:	2201      	movs	r2, #1
 8005118:	2111      	movs	r1, #17
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff fe45 	bl	8004daa <LPS22HB_WriteReg>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 800512a:	2300      	movs	r3, #0

}
 800512c:	4618      	mov	r0, r3
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	460b      	mov	r3, r1
 800513e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8005140:	f107 030f 	add.w	r3, r7, #15
 8005144:	2201      	movs	r2, #1
 8005146:	2111      	movs	r1, #17
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f7ff fe03 	bl	8004d54 <LPS22HB_ReadReg>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e01c      	b.n	8005192 <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	f023 0308 	bic.w	r3, r3, #8
 800515e:	b2db      	uxtb	r3, r3
 8005160:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8005162:	78fb      	ldrb	r3, [r7, #3]
 8005164:	43db      	mvns	r3, r3
 8005166:	b2db      	uxtb	r3, r3
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	b25a      	sxtb	r2, r3
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	b25b      	sxtb	r3, r3
 8005170:	4313      	orrs	r3, r2
 8005172:	b25b      	sxtb	r3, r3
 8005174:	b2db      	uxtb	r3, r3
 8005176:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8005178:	f107 030f 	add.w	r3, r7, #15
 800517c:	2201      	movs	r2, #1
 800517e:	2111      	movs	r1, #17
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fe12 	bl	8004daa <LPS22HB_WriteReg>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e000      	b.n	8005192 <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b084      	sub	sp, #16
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
 80051a2:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 80051a4:	f107 030f 	add.w	r3, r7, #15
 80051a8:	2201      	movs	r2, #1
 80051aa:	2127      	movs	r1, #39	; 0x27
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff fdd1 	bl	8004d54 <LPS22HB_ReadReg>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e01c      	b.n	80051f6 <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 80051bc:	7bfb      	ldrb	r3, [r7, #15]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 80051d4:	7bfb      	ldrb	r3, [r7, #15]
 80051d6:	115b      	asrs	r3, r3, #5
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
 80051e6:	111b      	asrs	r3, r3, #4
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	b2da      	uxtb	r2, r3
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b084      	sub	sp, #16
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 800520c:	f107 0308 	add.w	r3, r7, #8
 8005210:	2203      	movs	r2, #3
 8005212:	2128      	movs	r1, #40	; 0x28
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff fd9d 	bl	8004d54 <LPS22HB_ReadReg>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e023      	b.n	800526c <LPS22HB_Get_RawPressure+0x6e>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8005224:	2300      	movs	r3, #0
 8005226:	72fb      	strb	r3, [r7, #11]
 8005228:	e010      	b.n	800524c <LPS22HB_Get_RawPressure+0x4e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 800522a:	7afb      	ldrb	r3, [r7, #11]
 800522c:	f107 0210 	add.w	r2, r7, #16
 8005230:	4413      	add	r3, r2
 8005232:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8005236:	461a      	mov	r2, r3
 8005238:	7afb      	ldrb	r3, [r7, #11]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8005246:	7afb      	ldrb	r3, [r7, #11]
 8005248:	3301      	adds	r3, #1
 800524a:	72fb      	strb	r3, [r7, #11]
 800524c:	7afb      	ldrb	r3, [r7, #11]
 800524e:	2b02      	cmp	r3, #2
 8005250:	d9eb      	bls.n	800522a <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <LPS22HB_Get_RawPressure+0x66>
    tmp |= 0xFF000000;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005262:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 800527e:	f107 030c 	add.w	r3, r7, #12
 8005282:	4619      	mov	r1, r3
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f7ff ffba 	bl	80051fe <LPS22HB_Get_RawPressure>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e00c      	b.n	80052ae <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2264      	movs	r2, #100	; 0x64
 8005298:	fb02 f303 	mul.w	r3, r2, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	da01      	bge.n	80052a4 <LPS22HB_Get_Pressure+0x30>
 80052a0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80052a4:	131b      	asrs	r3, r3, #12
 80052a6:	461a      	mov	r2, r3
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b084      	sub	sp, #16
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
 80052be:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 80052c0:	f107 030c 	add.w	r3, r7, #12
 80052c4:	2202      	movs	r2, #2
 80052c6:	212b      	movs	r1, #43	; 0x2b
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7ff fd43 	bl	8004d54 <LPS22HB_ReadReg>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e00c      	b.n	80052f2 <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 80052d8:	7b7b      	ldrb	r3, [r7, #13]
 80052da:	b29b      	uxth	r3, r3
 80052dc:	021b      	lsls	r3, r3, #8
 80052de:	b29a      	uxth	r2, r3
 80052e0:	7b3b      	ldrb	r3, [r7, #12]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	4413      	add	r3, r2
 80052e6:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 80052e8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 8005306:	f107 030e 	add.w	r3, r7, #14
 800530a:	4619      	mov	r1, r3
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff ffd2 	bl	80052b6 <LPS22HB_Get_RawTemperature>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e00b      	b.n	8005334 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 800531c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005320:	4a06      	ldr	r2, [pc, #24]	; (800533c <LPS22HB_Get_Temperature+0x40>)
 8005322:	fb82 1203 	smull	r1, r2, r2, r3
 8005326:	1092      	asrs	r2, r2, #2
 8005328:	17db      	asrs	r3, r3, #31
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	b21a      	sxth	r2, r3
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	66666667 	.word	0x66666667

08005340 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	785b      	ldrb	r3, [r3, #1]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d108      	bne.n	800536c <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 800535a:	68f9      	ldr	r1, [r7, #12]
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 fab1 	bl	80058c4 <LPS22HB_Initialize>
 8005362:	4603      	mov	r3, r0
 8005364:	2b01      	cmp	r3, #1
 8005366:	d101      	bne.n	800536c <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e006      	b.n	800537a <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2201      	movs	r2, #1
 8005370:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	785b      	ldrb	r3, [r3, #1]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d107      	bne.n	80053ac <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f838 	bl	8005412 <LPS22HB_P_Sensor_Disable>
 80053a2:	4603      	mov	r3, r0
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d101      	bne.n	80053ac <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e006      	b.n	80053ba <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	799b      	ldrb	r3, [r3, #6]
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d101      	bne.n	80053e0 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 80053dc:	2300      	movs	r3, #0
 80053de:	e014      	b.n	800540a <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80053e6:	68f9      	ldr	r1, [r7, #12]
 80053e8:	eeb0 0a67 	vmov.f32	s0, s15
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 fc19 	bl	8005c24 <LPS22HB_Set_ODR_Value_When_Enabled>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e006      	b.n	800540a <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b084      	sub	sp, #16
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	799b      	ldrb	r3, [r3, #6]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 800542c:	2300      	movs	r3, #0
 800542e:	e013      	b.n	8005458 <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	78db      	ldrb	r3, [r3, #3]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d108      	bne.n	800544a <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8005438:	2100      	movs	r1, #0
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f7ff fd22 	bl	8004e84 <LPS22HB_Set_Odr>
 8005440:	4603      	mov	r3, r0
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e006      	b.n	8005458 <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 800546a:	6839      	ldr	r1, [r7, #0]
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 fa89 	bl	8005984 <LPS22HB_Get_WhoAmI>
 8005472:	4603      	mov	r3, r0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3708      	adds	r7, #8
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fa90 	bl	80059aa <LPS22HB_Check_WhoAmI>
 800548a:	4603      	mov	r3, r0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 800549e:	6839      	ldr	r1, [r7, #0]
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fa9f 	bl	80059e4 <LPS22HB_Get_Press>
 80054a6:	4603      	mov	r3, r0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 80054ba:	6839      	ldr	r1, [r7, #0]
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fadb 	bl	8005a78 <LPS22HB_Get_ODR>
 80054c2:	4603      	mov	r3, r0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3708      	adds	r7, #8
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	460b      	mov	r3, r1
 80054d6:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	799b      	ldrb	r3, [r3, #6]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d10a      	bne.n	8005500 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80054ea:	78fb      	ldrb	r3, [r7, #3]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	4619      	mov	r1, r3
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 fb15 	bl	8005b20 <LPS22HB_Set_ODR_When_Enabled>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d10c      	bne.n	8005516 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e00b      	b.n	8005518 <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4619      	mov	r1, r3
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 fb4e 	bl	8005ba8 <LPS22HB_Set_ODR_When_Disabled>
 800550c:	4603      	mov	r3, r0
 800550e:	2b01      	cmp	r3, #1
 8005510:	d101      	bne.n	8005516 <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	799b      	ldrb	r3, [r3, #6]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d10a      	bne.n	8005554 <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 800553e:	68f9      	ldr	r1, [r7, #12]
 8005540:	ed97 0a00 	vldr	s0, [r7]
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fb6d 	bl	8005c24 <LPS22HB_Set_ODR_Value_When_Enabled>
 800554a:	4603      	mov	r3, r0
 800554c:	2b01      	cmp	r3, #1
 800554e:	d10c      	bne.n	800556a <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e00b      	b.n	800556c <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005554:	68f9      	ldr	r1, [r7, #12]
 8005556:	ed97 0a00 	vldr	s0, [r7]
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 fbb4 	bl	8005cc8 <LPS22HB_Set_ODR_Value_When_Disabled>
 8005560:	4603      	mov	r3, r0
 8005562:	2b01      	cmp	r3, #1
 8005564:	d101      	bne.n	800556a <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e000      	b.n	800556c <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	460b      	mov	r3, r1
 800557e:	607a      	str	r2, [r7, #4]
 8005580:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005582:	7afb      	ldrb	r3, [r7, #11]
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	4619      	mov	r1, r3
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 fbe5 	bl	8005d58 <LPS22HB_Read_Reg>
 800558e:	4603      	mov	r3, r0
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e000      	b.n	800559a <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b082      	sub	sp, #8
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	460b      	mov	r3, r1
 80055ac:	70fb      	strb	r3, [r7, #3]
 80055ae:	4613      	mov	r3, r2
 80055b0:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80055b2:	78ba      	ldrb	r2, [r7, #2]
 80055b4:	78fb      	ldrb	r3, [r7, #3]
 80055b6:	4619      	mov	r1, r3
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 fbe4 	bl	8005d86 <LPS22HB_Write_Reg>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d101      	bne.n	80055c8 <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e000      	b.n	80055ca <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 80055dc:	f107 030c 	add.w	r3, r7, #12
 80055e0:	4619      	mov	r1, r3
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7ff fdd9 	bl	800519a <LPS22HB_Get_DataStatus>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e003      	b.n	80055fa <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 80055f2:	7b7a      	ldrb	r2, [r7, #13]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b084      	sub	sp, #16
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d108      	bne.n	800562e <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 800561c:	68f9      	ldr	r1, [r7, #12]
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f950 	bl	80058c4 <LPS22HB_Initialize>
 8005624:	4603      	mov	r3, r0
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e006      	b.n	800563c <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2201      	movs	r2, #1
 8005632:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d107      	bne.n	800566e <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f838 	bl	80056d4 <LPS22HB_T_Sensor_Disable>
 8005664:	4603      	mov	r3, r0
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e006      	b.n	800567c <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	799b      	ldrb	r3, [r3, #6]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 800569e:	2300      	movs	r3, #0
 80056a0:	e014      	b.n	80056cc <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80056a8:	68f9      	ldr	r1, [r7, #12]
 80056aa:	eeb0 0a67 	vmov.f32	s0, s15
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 fab8 	bl	8005c24 <LPS22HB_Set_ODR_Value_When_Enabled>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e006      	b.n	80056cc <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2201      	movs	r2, #1
 80056c2:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	799b      	ldrb	r3, [r3, #6]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80056ee:	2300      	movs	r3, #0
 80056f0:	e013      	b.n	800571a <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	789b      	ldrb	r3, [r3, #2]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d108      	bne.n	800570c <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80056fa:	2100      	movs	r1, #0
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7ff fbc1 	bl	8004e84 <LPS22HB_Set_Odr>
 8005702:	4603      	mov	r3, r0
 8005704:	2b01      	cmp	r3, #1
 8005706:	d101      	bne.n	800570c <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e006      	b.n	800571a <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b082      	sub	sp, #8
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
 800572a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 800572c:	6839      	ldr	r1, [r7, #0]
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f928 	bl	8005984 <LPS22HB_Get_WhoAmI>
 8005734:	4603      	mov	r3, r0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800573e:	b580      	push	{r7, lr}
 8005740:	b082      	sub	sp, #8
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f92f 	bl	80059aa <LPS22HB_Check_WhoAmI>
 800574c:	4603      	mov	r3, r0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 8005760:	6839      	ldr	r1, [r7, #0]
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f964 	bl	8005a30 <LPS22HB_Get_Temp>
 8005768:	4603      	mov	r3, r0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 800577c:	6839      	ldr	r1, [r7, #0]
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f97a 	bl	8005a78 <LPS22HB_Get_ODR>
 8005784:	4603      	mov	r3, r0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b084      	sub	sp, #16
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
 8005796:	460b      	mov	r3, r1
 8005798:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	799b      	ldrb	r3, [r3, #6]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d10a      	bne.n	80057c2 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80057ac:	78fb      	ldrb	r3, [r7, #3]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4619      	mov	r1, r3
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f9b4 	bl	8005b20 <LPS22HB_Set_ODR_When_Enabled>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d10c      	bne.n	80057d8 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e00b      	b.n	80057da <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80057c2:	78fb      	ldrb	r3, [r7, #3]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4619      	mov	r1, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 f9ed 	bl	8005ba8 <LPS22HB_Set_ODR_When_Disabled>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e000      	b.n	80057da <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b084      	sub	sp, #16
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	799b      	ldrb	r3, [r3, #6]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d10a      	bne.n	8005816 <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005800:	68f9      	ldr	r1, [r7, #12]
 8005802:	ed97 0a00 	vldr	s0, [r7]
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa0c 	bl	8005c24 <LPS22HB_Set_ODR_Value_When_Enabled>
 800580c:	4603      	mov	r3, r0
 800580e:	2b01      	cmp	r3, #1
 8005810:	d10c      	bne.n	800582c <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e00b      	b.n	800582e <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8005816:	68f9      	ldr	r1, [r7, #12]
 8005818:	ed97 0a00 	vldr	s0, [r7]
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 fa53 	bl	8005cc8 <LPS22HB_Set_ODR_Value_When_Disabled>
 8005822:	4603      	mov	r3, r0
 8005824:	2b01      	cmp	r3, #1
 8005826:	d101      	bne.n	800582c <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e000      	b.n	800582e <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	60f8      	str	r0, [r7, #12]
 800583e:	460b      	mov	r3, r1
 8005840:	607a      	str	r2, [r7, #4]
 8005842:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005844:	7afb      	ldrb	r3, [r7, #11]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4619      	mov	r1, r3
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 fa84 	bl	8005d58 <LPS22HB_Read_Reg>
 8005850:	4603      	mov	r3, r0
 8005852:	2b01      	cmp	r3, #1
 8005854:	d101      	bne.n	800585a <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	460b      	mov	r3, r1
 800586e:	70fb      	strb	r3, [r7, #3]
 8005870:	4613      	mov	r3, r2
 8005872:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8005874:	78ba      	ldrb	r2, [r7, #2]
 8005876:	78fb      	ldrb	r3, [r7, #3]
 8005878:	4619      	mov	r1, r3
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 fa83 	bl	8005d86 <LPS22HB_Write_Reg>
 8005880:	4603      	mov	r3, r0
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e000      	b.n	800588c <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 800589e:	f107 030c 	add.w	r3, r7, #12
 80058a2:	4619      	mov	r1, r3
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f7ff fc78 	bl	800519a <LPS22HB_Get_DataStatus>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e003      	b.n	80058bc <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 80058b4:	7b3a      	ldrb	r2, [r7, #12]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3710      	adds	r7, #16
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 80058ce:	2101      	movs	r1, #1
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff fbab 	bl	800502c <LPS22HB_Set_SpiInterface>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d101      	bne.n	80058e0 <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e04a      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f862 	bl	80059aa <LPS22HB_Check_WhoAmI>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d101      	bne.n	80058f0 <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e042      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	4a23      	ldr	r2, [pc, #140]	; (8005980 <LPS22HB_Initialize+0xbc>)
 80058f4:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 80058f6:	2101      	movs	r1, #1
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7ff fa96 	bl	8004e2a <LPS22HB_Set_PowerMode>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b01      	cmp	r3, #1
 8005902:	d101      	bne.n	8005908 <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e036      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8005908:	2100      	movs	r1, #0
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7ff faba 	bl	8004e84 <LPS22HB_Set_Odr>
 8005910:	4603      	mov	r3, r0
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e02d      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 800591a:	2100      	movs	r1, #0
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff fafa 	bl	8004f16 <LPS22HB_Set_LowPassFilter>
 8005922:	4603      	mov	r3, r0
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e024      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 800592c:	2100      	movs	r1, #0
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7ff fb22 	bl	8004f78 <LPS22HB_Set_LowPassFilterCutoff>
 8005934:	4603      	mov	r3, r0
 8005936:	2b01      	cmp	r3, #1
 8005938:	d101      	bne.n	800593e <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e01b      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 800593e:	2102      	movs	r1, #2
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7ff fb46 	bl	8004fd2 <LPS22HB_Set_Bdu>
 8005946:	4603      	mov	r3, r0
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e012      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8005950:	2100      	movs	r1, #0
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff fbbd 	bl	80050d2 <LPS22HB_Set_AutomaticIncrementRegAddress>
 8005958:	4603      	mov	r3, r0
 800595a:	2b01      	cmp	r3, #1
 800595c:	d101      	bne.n	8005962 <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e009      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8005962:	2101      	movs	r1, #1
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7ff fb61 	bl	800502c <LPS22HB_Set_SpiInterface>
 800596a:	4603      	mov	r3, r0
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e000      	b.n	8005976 <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	41c80000 	.word	0x41c80000

08005984 <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 800598e:	6839      	ldr	r1, [r7, #0]
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7ff fa35 	bl	8004e00 <LPS22HB_Get_DeviceID>
 8005996:	4603      	mov	r3, r0
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e000      	b.n	80059a2 <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3708      	adds	r7, #8
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80059b2:	2300      	movs	r3, #0
 80059b4:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80059b6:	f107 030f 	add.w	r3, r7, #15
 80059ba:	4619      	mov	r1, r3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff ffe1 	bl	8005984 <LPS22HB_Get_WhoAmI>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d101      	bne.n	80059cc <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e007      	b.n	80059dc <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	7bfb      	ldrb	r3, [r7, #15]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d001      	beq.n	80059da <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e000      	b.n	80059dc <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 80059ee:	2300      	movs	r3, #0
 80059f0:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 80059f2:	f107 030c 	add.w	r3, r7, #12
 80059f6:	4619      	mov	r1, r3
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff fc3b 	bl	8005274 <LPS22HB_Get_Pressure>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d101      	bne.n	8005a08 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e00c      	b.n	8005a22 <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	ee07 3a90 	vmov	s15, r3
 8005a0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a12:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005a2c <LPS22HB_Get_Press+0x48>
 8005a16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	42c80000 	.word	0x42c80000

08005a30 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 8005a3e:	f107 030e 	add.w	r3, r7, #14
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f7ff fc59 	bl	80052fc <LPS22HB_Get_Temperature>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d101      	bne.n	8005a54 <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 8005a50:	2301      	movs	r3, #1
 8005a52:	e00d      	b.n	8005a70 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 8005a54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005a58:	ee07 3a90 	vmov	s15, r3
 8005a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a60:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8005a64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 8005a82:	f107 030f 	add.w	r3, r7, #15
 8005a86:	4619      	mov	r1, r3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f7ff fa28 	bl	8004ede <LPS22HB_Get_Odr>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d101      	bne.n	8005a98 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e035      	b.n	8005b04 <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
 8005a9a:	2b50      	cmp	r3, #80	; 0x50
 8005a9c:	d028      	beq.n	8005af0 <LPS22HB_Get_ODR+0x78>
 8005a9e:	2b50      	cmp	r3, #80	; 0x50
 8005aa0:	dc2a      	bgt.n	8005af8 <LPS22HB_Get_ODR+0x80>
 8005aa2:	2b40      	cmp	r3, #64	; 0x40
 8005aa4:	d020      	beq.n	8005ae8 <LPS22HB_Get_ODR+0x70>
 8005aa6:	2b40      	cmp	r3, #64	; 0x40
 8005aa8:	dc26      	bgt.n	8005af8 <LPS22HB_Get_ODR+0x80>
 8005aaa:	2b30      	cmp	r3, #48	; 0x30
 8005aac:	d018      	beq.n	8005ae0 <LPS22HB_Get_ODR+0x68>
 8005aae:	2b30      	cmp	r3, #48	; 0x30
 8005ab0:	dc22      	bgt.n	8005af8 <LPS22HB_Get_ODR+0x80>
 8005ab2:	2b20      	cmp	r3, #32
 8005ab4:	d010      	beq.n	8005ad8 <LPS22HB_Get_ODR+0x60>
 8005ab6:	2b20      	cmp	r3, #32
 8005ab8:	dc1e      	bgt.n	8005af8 <LPS22HB_Get_ODR+0x80>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <LPS22HB_Get_ODR+0x4c>
 8005abe:	2b10      	cmp	r3, #16
 8005ac0:	d005      	beq.n	8005ace <LPS22HB_Get_ODR+0x56>
 8005ac2:	e019      	b.n	8005af8 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	601a      	str	r2, [r3, #0]
      break;
 8005acc:	e019      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005ad4:	601a      	str	r2, [r3, #0]
      break;
 8005ad6:	e014      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	4a0c      	ldr	r2, [pc, #48]	; (8005b0c <LPS22HB_Get_ODR+0x94>)
 8005adc:	601a      	str	r2, [r3, #0]
      break;
 8005ade:	e010      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	4a0b      	ldr	r2, [pc, #44]	; (8005b10 <LPS22HB_Get_ODR+0x98>)
 8005ae4:	601a      	str	r2, [r3, #0]
      break;
 8005ae6:	e00c      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	4a0a      	ldr	r2, [pc, #40]	; (8005b14 <LPS22HB_Get_ODR+0x9c>)
 8005aec:	601a      	str	r2, [r3, #0]
      break;
 8005aee:	e008      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <LPS22HB_Get_ODR+0xa0>)
 8005af4:	601a      	str	r2, [r3, #0]
      break;
 8005af6:	e004      	b.n	8005b02 <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	4a08      	ldr	r2, [pc, #32]	; (8005b1c <LPS22HB_Get_ODR+0xa4>)
 8005afc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	41200000 	.word	0x41200000
 8005b10:	41c80000 	.word	0x41c80000
 8005b14:	42480000 	.word	0x42480000
 8005b18:	42960000 	.word	0x42960000
 8005b1c:	bf800000 	.word	0xbf800000

08005b20 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	460b      	mov	r3, r1
 8005b2a:	607a      	str	r2, [r7, #4]
 8005b2c:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 8005b2e:	7afb      	ldrb	r3, [r7, #11]
 8005b30:	2b04      	cmp	r3, #4
 8005b32:	d81c      	bhi.n	8005b6e <LPS22HB_Set_ODR_When_Enabled+0x4e>
 8005b34:	a201      	add	r2, pc, #4	; (adr r2, 8005b3c <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 8005b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3a:	bf00      	nop
 8005b3c:	08005b51 	.word	0x08005b51
 8005b40:	08005b57 	.word	0x08005b57
 8005b44:	08005b5d 	.word	0x08005b5d
 8005b48:	08005b63 	.word	0x08005b63
 8005b4c:	08005b69 	.word	0x08005b69
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 8005b50:	2310      	movs	r3, #16
 8005b52:	75fb      	strb	r3, [r7, #23]
      break;
 8005b54:	e00d      	b.n	8005b72 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 8005b56:	2320      	movs	r3, #32
 8005b58:	75fb      	strb	r3, [r7, #23]
      break;
 8005b5a:	e00a      	b.n	8005b72 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 8005b5c:	2330      	movs	r3, #48	; 0x30
 8005b5e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b60:	e007      	b.n	8005b72 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 8005b62:	2340      	movs	r3, #64	; 0x40
 8005b64:	75fb      	strb	r3, [r7, #23]
      break;
 8005b66:	e004      	b.n	8005b72 <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 8005b68:	2350      	movs	r3, #80	; 0x50
 8005b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b6c:	e001      	b.n	8005b72 <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e015      	b.n	8005b9e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8005b72:	7dfb      	ldrb	r3, [r7, #23]
 8005b74:	4619      	mov	r1, r3
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f7ff f984 	bl	8004e84 <LPS22HB_Set_Odr>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d101      	bne.n	8005b86 <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e00b      	b.n	8005b9e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff ff73 	bl	8005a78 <LPS22HB_Get_ODR>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d101      	bne.n	8005b9c <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e000      	b.n	8005b9e <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3718      	adds	r7, #24
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop

08005ba8 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	607a      	str	r2, [r7, #4]
 8005bb4:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 8005bb6:	7afb      	ldrb	r3, [r7, #11]
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d822      	bhi.n	8005c02 <LPS22HB_Set_ODR_When_Disabled+0x5a>
 8005bbc:	a201      	add	r2, pc, #4	; (adr r2, 8005bc4 <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bd9 	.word	0x08005bd9
 8005bc8:	08005be3 	.word	0x08005be3
 8005bcc:	08005beb 	.word	0x08005beb
 8005bd0:	08005bf3 	.word	0x08005bf3
 8005bd4:	08005bfb 	.word	0x08005bfb
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005bde:	605a      	str	r2, [r3, #4]
      break;
 8005be0:	e011      	b.n	8005c06 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a0b      	ldr	r2, [pc, #44]	; (8005c14 <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 8005be6:	605a      	str	r2, [r3, #4]
      break;
 8005be8:	e00d      	b.n	8005c06 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a0a      	ldr	r2, [pc, #40]	; (8005c18 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 8005bee:	605a      	str	r2, [r3, #4]
      break;
 8005bf0:	e009      	b.n	8005c06 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a09      	ldr	r2, [pc, #36]	; (8005c1c <LPS22HB_Set_ODR_When_Disabled+0x74>)
 8005bf6:	605a      	str	r2, [r3, #4]
      break;
 8005bf8:	e005      	b.n	8005c06 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a08      	ldr	r2, [pc, #32]	; (8005c20 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 8005bfe:	605a      	str	r2, [r3, #4]
      break;
 8005c00:	e001      	b.n	8005c06 <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	41200000 	.word	0x41200000
 8005c18:	41c80000 	.word	0x41c80000
 8005c1c:	42480000 	.word	0x42480000
 8005c20:	42960000 	.word	0x42960000

08005c24 <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005c30:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 8005c32:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005c3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c42:	d801      	bhi.n	8005c48 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 8005c44:	2310      	movs	r3, #16
 8005c46:	e021      	b.n	8005c8c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005c48:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c4c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005c50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c58:	d801      	bhi.n	8005c5e <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 8005c5a:	2320      	movs	r3, #32
 8005c5c:	e016      	b.n	8005c8c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005c5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c62:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6e:	d801      	bhi.n	8005c74 <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 8005c70:	2330      	movs	r3, #48	; 0x30
 8005c72:	e00b      	b.n	8005c8c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005c74:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c78:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8005cc4 <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 8005c7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c84:	d801      	bhi.n	8005c8a <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 8005c86:	2340      	movs	r3, #64	; 0x40
 8005c88:	e000      	b.n	8005c8c <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8005c8a:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 8005c8c:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8005c8e:	7dfb      	ldrb	r3, [r7, #23]
 8005c90:	4619      	mov	r1, r3
 8005c92:	68f8      	ldr	r0, [r7, #12]
 8005c94:	f7ff f8f6 	bl	8004e84 <LPS22HB_Set_Odr>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e00b      	b.n	8005cba <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	68f8      	ldr	r0, [r7, #12]
 8005caa:	f7ff fee5 	bl	8005a78 <LPS22HB_Get_ODR>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e000      	b.n	8005cba <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3718      	adds	r7, #24
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	42480000 	.word	0x42480000

08005cc8 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005cd4:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 8005cd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ce6:	d802      	bhi.n	8005cee <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 8005ce8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005cec:	e021      	b.n	8005d32 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 8005cee:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cf2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005cf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cfe:	d801      	bhi.n	8005d04 <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8005d00:	4b10      	ldr	r3, [pc, #64]	; (8005d44 <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 8005d02:	e016      	b.n	8005d32 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 8005d04:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d08:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8005d0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d14:	d801      	bhi.n	8005d1a <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 8005d16:	4b0c      	ldr	r3, [pc, #48]	; (8005d48 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 8005d18:	e00b      	b.n	8005d32 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 8005d1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d1e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8005d4c <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 8005d22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d2a:	d801      	bhi.n	8005d30 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 8005d2c:	4b08      	ldr	r3, [pc, #32]	; (8005d50 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 8005d2e:	e000      	b.n	8005d32 <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 8005d30:	4b08      	ldr	r3, [pc, #32]	; (8005d54 <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	41200000 	.word	0x41200000
 8005d48:	41c80000 	.word	0x41c80000
 8005d4c:	42480000 	.word	0x42480000
 8005d50:	42480000 	.word	0x42480000
 8005d54:	42960000 	.word	0x42960000

08005d58 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	460b      	mov	r3, r1
 8005d62:	607a      	str	r2, [r7, #4]
 8005d64:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 8005d66:	7af9      	ldrb	r1, [r7, #11]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	68f8      	ldr	r0, [r7, #12]
 8005d6e:	f7fe fff1 	bl	8004d54 <LPS22HB_ReadReg>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d101      	bne.n	8005d7c <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e000      	b.n	8005d7e <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b082      	sub	sp, #8
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	70fb      	strb	r3, [r7, #3]
 8005d92:	4613      	mov	r3, r2
 8005d94:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8005d96:	1cbb      	adds	r3, r7, #2
 8005d98:	78f9      	ldrb	r1, [r7, #3]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7ff f804 	bl	8004daa <LPS22HB_WriteReg>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d101      	bne.n	8005dac <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e000      	b.n	8005dae <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b084      	sub	sp, #16
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	60f8      	str	r0, [r7, #12]
 8005dbe:	607a      	str	r2, [r7, #4]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	72fb      	strb	r3, [r7, #11]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8005dca:	893b      	ldrh	r3, [r7, #8]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d903      	bls.n	8005dd8 <LSM303AGR_ACC_WriteReg+0x22>
 8005dd0:	7afb      	ldrb	r3, [r7, #11]
 8005dd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005dd6:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8005dd8:	893b      	ldrh	r3, [r7, #8]
 8005dda:	7af9      	ldrb	r1, [r7, #11]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f7fd fb2e 	bl	8003440 <Sensor_IO_Write>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 8005dea:	2300      	movs	r3, #0
 8005dec:	e000      	b.n	8005df0 <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8005dee:	2301      	movs	r3, #1
  }
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3710      	adds	r7, #16
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	607a      	str	r2, [r7, #4]
 8005e02:	461a      	mov	r2, r3
 8005e04:	460b      	mov	r3, r1
 8005e06:	72fb      	strb	r3, [r7, #11]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8005e0c:	893b      	ldrh	r3, [r7, #8]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d903      	bls.n	8005e1a <LSM303AGR_ACC_ReadReg+0x22>
 8005e12:	7afb      	ldrb	r3, [r7, #11]
 8005e14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005e18:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8005e1a:	893b      	ldrh	r3, [r7, #8]
 8005e1c:	7af9      	ldrb	r1, [r7, #11]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f7fd fb22 	bl	800346a <Sensor_IO_Read>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e000      	b.n	8005e32 <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8005e30:	2301      	movs	r3, #1
  }
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b082      	sub	sp, #8
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
 8005e42:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 8005e44:	2301      	movs	r3, #1
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	210f      	movs	r1, #15
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7ff ffd4 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8005e56:	2300      	movs	r3, #0
 8005e58:	e008      	b.n	8005e6c <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	781a      	ldrb	r2, [r3, #0]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	781a      	ldrb	r2, [r3, #0]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005e6a:	2301      	movs	r3, #1
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3708      	adds	r7, #8
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005e80:	f107 020f 	add.w	r2, r7, #15
 8005e84:	2301      	movs	r3, #1
 8005e86:	2123      	movs	r1, #35	; 0x23
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f7ff ffb5 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8005e94:	2300      	movs	r3, #0
 8005e96:	e016      	b.n	8005ec6 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005ea2:	7bfa      	ldrb	r2, [r7, #15]
 8005ea4:	78fb      	ldrb	r3, [r7, #3]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005eac:	f107 020f 	add.w	r2, r7, #15
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	2123      	movs	r1, #35	; 0x23
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f7ff ff7e 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	e000      	b.n	8005ec6 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8005ec4:	2301      	movs	r3, #1
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b084      	sub	sp, #16
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005eda:	f107 020f 	add.w	r2, r7, #15
 8005ede:	2301      	movs	r3, #1
 8005ee0:	2123      	movs	r1, #35	; 0x23
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff ff88 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	e016      	b.n	8005f20 <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 8005ef2:	7bfb      	ldrb	r3, [r7, #15]
 8005ef4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005efc:	7bfa      	ldrb	r2, [r7, #15]
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8005f06:	f107 020f 	add.w	r2, r7, #15
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	2123      	movs	r1, #35	; 0x23
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7ff ff51 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	e000      	b.n	8005f20 <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 8005f1e:	2301      	movs	r3, #1
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8005f32:	2301      	movs	r3, #1
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	2123      	movs	r1, #35	; 0x23
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7ff ff5d 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 8005f44:	2300      	movs	r3, #0
 8005f46:	e007      	b.n	8005f58 <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	781b      	ldrb	r3, [r3, #0]
 8005f4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005f56:	2301      	movs	r3, #1
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	733b      	strb	r3, [r7, #12]

  k = 0;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8005f72:	2300      	movs	r3, #0
 8005f74:	73fb      	strb	r3, [r7, #15]
 8005f76:	e01e      	b.n	8005fb6 <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8005f78:	2300      	movs	r3, #0
 8005f7a:	73bb      	strb	r3, [r7, #14]
 8005f7c:	e014      	b.n	8005fa8 <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 8005f7e:	7b7b      	ldrb	r3, [r7, #13]
 8005f80:	3328      	adds	r3, #40	; 0x28
 8005f82:	b2d9      	uxtb	r1, r3
 8005f84:	7b7b      	ldrb	r3, [r7, #13]
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	441a      	add	r2, r3
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f7ff ff33 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	e010      	b.n	8005fbe <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 8005f9c:	7b7b      	ldrb	r3, [r7, #13]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8005fa2:	7bbb      	ldrb	r3, [r7, #14]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	73bb      	strb	r3, [r7, #14]
 8005fa8:	7bba      	ldrb	r2, [r7, #14]
 8005faa:	7b3b      	ldrb	r3, [r7, #12]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d3e6      	bcc.n	8005f7e <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	73fb      	strb	r3, [r7, #15]
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d9dd      	bls.n	8005f78 <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 8005fbc:	2301      	movs	r3, #1
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fcc:	b087      	sub	sp, #28
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
 8005fd2:	6039      	str	r1, [r7, #0]
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	75fb      	strb	r3, [r7, #23]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	75bb      	strb	r3, [r7, #22]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	757b      	strb	r3, [r7, #21]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 8005fe0:	f107 030a 	add.w	r3, r7, #10
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fa20 	bl	800642c <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 8005fec:	f107 030b 	add.w	r3, r7, #11
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f9fe 	bl	80063f4 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8005ff8:	7afb      	ldrb	r3, [r7, #11]
 8005ffa:	2b08      	cmp	r3, #8
 8005ffc:	d107      	bne.n	800600e <LSM303AGR_ACC_Get_Acceleration+0x46>
 8005ffe:	7abb      	ldrb	r3, [r7, #10]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d104      	bne.n	800600e <LSM303AGR_ACC_Get_Acceleration+0x46>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8006004:	2302      	movs	r3, #2
 8006006:	75fb      	strb	r3, [r7, #23]
    shift = 8;
 8006008:	2308      	movs	r3, #8
 800600a:	757b      	strb	r3, [r7, #21]
 800600c:	e017      	b.n	800603e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 800600e:	7afb      	ldrb	r3, [r7, #11]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d107      	bne.n	8006024 <LSM303AGR_ACC_Get_Acceleration+0x5c>
 8006014:	7abb      	ldrb	r3, [r7, #10]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d104      	bne.n	8006024 <LSM303AGR_ACC_Get_Acceleration+0x5c>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 800601a:	2301      	movs	r3, #1
 800601c:	75fb      	strb	r3, [r7, #23]
    shift = 6;
 800601e:	2306      	movs	r3, #6
 8006020:	757b      	strb	r3, [r7, #21]
 8006022:	e00c      	b.n	800603e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8006024:	7afb      	ldrb	r3, [r7, #11]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d107      	bne.n	800603a <LSM303AGR_ACC_Get_Acceleration+0x72>
 800602a:	7abb      	ldrb	r3, [r7, #10]
 800602c:	2b08      	cmp	r3, #8
 800602e:	d104      	bne.n	800603a <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8006030:	2300      	movs	r3, #0
 8006032:	75fb      	strb	r3, [r7, #23]
    shift = 4;
 8006034:	2304      	movs	r3, #4
 8006036:	757b      	strb	r3, [r7, #21]
 8006038:	e001      	b.n	800603e <LSM303AGR_ACC_Get_Acceleration+0x76>
  }
  else
    return MEMS_ERROR;
 800603a:	2300      	movs	r3, #0
 800603c:	e0af      	b.n	800619e <LSM303AGR_ACC_Get_Acceleration+0x1d6>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 800603e:	f107 0309 	add.w	r3, r7, #9
 8006042:	4619      	mov	r1, r3
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7ff ff6f 	bl	8005f28 <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 800604a:	7a7b      	ldrb	r3, [r7, #9]
 800604c:	2b30      	cmp	r3, #48	; 0x30
 800604e:	d013      	beq.n	8006078 <LSM303AGR_ACC_Get_Acceleration+0xb0>
 8006050:	2b30      	cmp	r3, #48	; 0x30
 8006052:	dc14      	bgt.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>
 8006054:	2b20      	cmp	r3, #32
 8006056:	d00c      	beq.n	8006072 <LSM303AGR_ACC_Get_Acceleration+0xaa>
 8006058:	2b20      	cmp	r3, #32
 800605a:	dc10      	bgt.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>
 800605c:	2b00      	cmp	r3, #0
 800605e:	d002      	beq.n	8006066 <LSM303AGR_ACC_Get_Acceleration+0x9e>
 8006060:	2b10      	cmp	r3, #16
 8006062:	d003      	beq.n	800606c <LSM303AGR_ACC_Get_Acceleration+0xa4>
 8006064:	e00b      	b.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 8006066:	2300      	movs	r3, #0
 8006068:	75bb      	strb	r3, [r7, #22]
      break;
 800606a:	e008      	b.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 800606c:	2301      	movs	r3, #1
 800606e:	75bb      	strb	r3, [r7, #22]
      break;
 8006070:	e005      	b.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 8006072:	2302      	movs	r3, #2
 8006074:	75bb      	strb	r3, [r7, #22]
      break;
 8006076:	e002      	b.n	800607e <LSM303AGR_ACC_Get_Acceleration+0xb6>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8006078:	2303      	movs	r3, #3
 800607a:	75bb      	strb	r3, [r7, #22]
      break;
 800607c:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 800607e:	f107 030c 	add.w	r3, r7, #12
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7ff ff6b 	bl	8005f60 <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 800608a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800608e:	461a      	mov	r2, r3
 8006090:	7d7b      	ldrb	r3, [r7, #21]
 8006092:	fa42 f303 	asr.w	r3, r2, r3
 8006096:	4618      	mov	r0, r3
 8006098:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800609c:	7dfa      	ldrb	r2, [r7, #23]
 800609e:	7dbb      	ldrb	r3, [r7, #22]
 80060a0:	4e41      	ldr	r6, [pc, #260]	; (80061a8 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 80060a2:	0092      	lsls	r2, r2, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	4433      	add	r3, r6
 80060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ae:	fb02 fc01 	mul.w	ip, r2, r1
 80060b2:	fb00 f603 	mul.w	r6, r0, r3
 80060b6:	4466      	add	r6, ip
 80060b8:	fba0 2302 	umull	r2, r3, r0, r2
 80060bc:	18f1      	adds	r1, r6, r3
 80060be:	460b      	mov	r3, r1
 80060c0:	f512 7afa 	adds.w	sl, r2, #500	; 0x1f4
 80060c4:	f143 0b00 	adc.w	fp, r3, #0
 80060c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	4650      	mov	r0, sl
 80060d2:	4659      	mov	r1, fp
 80060d4:	f7fa fd70 	bl	8000bb8 <__aeabi_ldivmod>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 80060e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80060e4:	461a      	mov	r2, r3
 80060e6:	7d7b      	ldrb	r3, [r7, #21]
 80060e8:	fa42 f303 	asr.w	r3, r2, r3
 80060ec:	4618      	mov	r0, r3
 80060ee:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80060f2:	7dfa      	ldrb	r2, [r7, #23]
 80060f4:	7dbb      	ldrb	r3, [r7, #22]
 80060f6:	4e2c      	ldr	r6, [pc, #176]	; (80061a8 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 80060f8:	0092      	lsls	r2, r2, #2
 80060fa:	4413      	add	r3, r2
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	4433      	add	r3, r6
 8006100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006104:	fb02 fc01 	mul.w	ip, r2, r1
 8006108:	fb00 f603 	mul.w	r6, r0, r3
 800610c:	4466      	add	r6, ip
 800610e:	fba0 2302 	umull	r2, r3, r0, r2
 8006112:	18f1      	adds	r1, r6, r3
 8006114:	460b      	mov	r3, r1
 8006116:	f512 78fa 	adds.w	r8, r2, #500	; 0x1f4
 800611a:	f143 0900 	adc.w	r9, r3, #0
 800611e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006122:	f04f 0300 	mov.w	r3, #0
 8006126:	4640      	mov	r0, r8
 8006128:	4649      	mov	r1, r9
 800612a:	f7fa fd45 	bl	8000bb8 <__aeabi_ldivmod>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4610      	mov	r0, r2
 8006134:	4619      	mov	r1, r3
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	3304      	adds	r3, #4
 800613a:	4602      	mov	r2, r0
 800613c:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 800613e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006142:	461a      	mov	r2, r3
 8006144:	7d7b      	ldrb	r3, [r7, #21]
 8006146:	fa42 f303 	asr.w	r3, r2, r3
 800614a:	4618      	mov	r0, r3
 800614c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8006150:	7dfa      	ldrb	r2, [r7, #23]
 8006152:	7dbb      	ldrb	r3, [r7, #22]
 8006154:	4e14      	ldr	r6, [pc, #80]	; (80061a8 <LSM303AGR_ACC_Get_Acceleration+0x1e0>)
 8006156:	0092      	lsls	r2, r2, #2
 8006158:	4413      	add	r3, r2
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	4433      	add	r3, r6
 800615e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006162:	fb02 fc01 	mul.w	ip, r2, r1
 8006166:	fb00 f603 	mul.w	r6, r0, r3
 800616a:	4466      	add	r6, ip
 800616c:	fba0 2302 	umull	r2, r3, r0, r2
 8006170:	18f1      	adds	r1, r6, r3
 8006172:	460b      	mov	r3, r1
 8006174:	f512 74fa 	adds.w	r4, r2, #500	; 0x1f4
 8006178:	f143 0500 	adc.w	r5, r3, #0
 800617c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	4620      	mov	r0, r4
 8006186:	4629      	mov	r1, r5
 8006188:	f7fa fd16 	bl	8000bb8 <__aeabi_ldivmod>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4610      	mov	r0, r2
 8006192:	4619      	mov	r1, r3
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	3308      	adds	r3, #8
 8006198:	4602      	mov	r2, r0
 800619a:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 800619c:	2301      	movs	r3, #1
}
 800619e:	4618      	mov	r0, r3
 80061a0:	371c      	adds	r7, #28
 80061a2:	46bd      	mov	sp, r7
 80061a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061a8:	080149c0 	.word	0x080149c0

080061ac <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80061b8:	f107 020f 	add.w	r2, r7, #15
 80061bc:	2301      	movs	r3, #1
 80061be:	2120      	movs	r1, #32
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff fe19 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e016      	b.n	80061fe <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	f003 030f 	and.w	r3, r3, #15
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80061da:	7bfa      	ldrb	r2, [r7, #15]
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	4313      	orrs	r3, r2
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80061e4:	f107 020f 	add.w	r2, r7, #15
 80061e8:	2301      	movs	r3, #1
 80061ea:	2120      	movs	r1, #32
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7ff fde2 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d101      	bne.n	80061fc <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 80061f8:	2300      	movs	r3, #0
 80061fa:	e000      	b.n	80061fe <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 80061fc:	2301      	movs	r3, #1
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}

08006206 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8006206:	b580      	push	{r7, lr}
 8006208:	b082      	sub	sp, #8
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
 800620e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8006210:	2301      	movs	r3, #1
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	2120      	movs	r1, #32
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7ff fdee 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 8006222:	2300      	movs	r3, #0
 8006224:	e007      	b.n	8006236 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	f023 030f 	bic.w	r3, r3, #15
 800622e:	b2da      	uxtb	r2, r3
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006234:	2301      	movs	r3, #1
}
 8006236:	4618      	mov	r0, r3
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 800623e:	b580      	push	{r7, lr}
 8006240:	b084      	sub	sp, #16
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
 8006246:	460b      	mov	r3, r1
 8006248:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800624a:	f107 020f 	add.w	r2, r7, #15
 800624e:	2301      	movs	r3, #1
 8006250:	2120      	movs	r1, #32
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7ff fdd0 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 800625e:	2300      	movs	r3, #0
 8006260:	e016      	b.n	8006290 <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	f023 0301 	bic.w	r3, r3, #1
 8006268:	b2db      	uxtb	r3, r3
 800626a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800626c:	7bfa      	ldrb	r2, [r7, #15]
 800626e:	78fb      	ldrb	r3, [r7, #3]
 8006270:	4313      	orrs	r3, r2
 8006272:	b2db      	uxtb	r3, r3
 8006274:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8006276:	f107 020f 	add.w	r2, r7, #15
 800627a:	2301      	movs	r3, #1
 800627c:	2120      	movs	r1, #32
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7ff fd99 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 800628a:	2300      	movs	r3, #0
 800628c:	e000      	b.n	8006290 <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 800628e:	2301      	movs	r3, #1
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80062a2:	2301      	movs	r3, #1
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	2120      	movs	r1, #32
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff fda5 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d101      	bne.n	80062b8 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 80062b4:	2300      	movs	r3, #0
 80062b6:	e007      	b.n	80062c8 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	b2da      	uxtb	r2, r3
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80062c6:	2301      	movs	r3, #1
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	460b      	mov	r3, r1
 80062da:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80062dc:	f107 020f 	add.w	r2, r7, #15
 80062e0:	2301      	movs	r3, #1
 80062e2:	2120      	movs	r1, #32
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7ff fd87 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 80062f0:	2300      	movs	r3, #0
 80062f2:	e016      	b.n	8006322 <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	f023 0302 	bic.w	r3, r3, #2
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80062fe:	7bfa      	ldrb	r2, [r7, #15]
 8006300:	78fb      	ldrb	r3, [r7, #3]
 8006302:	4313      	orrs	r3, r2
 8006304:	b2db      	uxtb	r3, r3
 8006306:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8006308:	f107 020f 	add.w	r2, r7, #15
 800630c:	2301      	movs	r3, #1
 800630e:	2120      	movs	r1, #32
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f7ff fd50 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 800631c:	2300      	movs	r3, #0
 800631e:	e000      	b.n	8006322 <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 8006320:	2301      	movs	r3, #1
}
 8006322:	4618      	mov	r0, r3
 8006324:	3710      	adds	r7, #16
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b082      	sub	sp, #8
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
 8006332:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8006334:	2301      	movs	r3, #1
 8006336:	683a      	ldr	r2, [r7, #0]
 8006338:	2120      	movs	r1, #32
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f7ff fd5c 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 8006346:	2300      	movs	r3, #0
 8006348:	e007      	b.n	800635a <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	781b      	ldrb	r3, [r3, #0]
 800634e:	f003 0302 	and.w	r3, r3, #2
 8006352:	b2da      	uxtb	r2, r3
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006358:	2301      	movs	r3, #1
}
 800635a:	4618      	mov	r0, r3
 800635c:	3708      	adds	r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b084      	sub	sp, #16
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	460b      	mov	r3, r1
 800636c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800636e:	f107 020f 	add.w	r2, r7, #15
 8006372:	2301      	movs	r3, #1
 8006374:	2120      	movs	r1, #32
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f7ff fd3e 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 8006382:	2300      	movs	r3, #0
 8006384:	e016      	b.n	80063b4 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 8006386:	7bfb      	ldrb	r3, [r7, #15]
 8006388:	f023 0304 	bic.w	r3, r3, #4
 800638c:	b2db      	uxtb	r3, r3
 800638e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8006390:	7bfa      	ldrb	r2, [r7, #15]
 8006392:	78fb      	ldrb	r3, [r7, #3]
 8006394:	4313      	orrs	r3, r2
 8006396:	b2db      	uxtb	r3, r3
 8006398:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 800639a:	f107 020f 	add.w	r2, r7, #15
 800639e:	2301      	movs	r3, #1
 80063a0:	2120      	movs	r1, #32
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7ff fd07 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 80063ae:	2300      	movs	r3, #0
 80063b0:	e000      	b.n	80063b4 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 80063b2:	2301      	movs	r3, #1
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3710      	adds	r7, #16
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80063c6:	2301      	movs	r3, #1
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	2120      	movs	r1, #32
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7ff fd13 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d101      	bne.n	80063dc <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 80063d8:	2300      	movs	r3, #0
 80063da:	e007      	b.n	80063ec <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80063ea:	2301      	movs	r3, #1
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3708      	adds	r7, #8
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80063fe:	2301      	movs	r3, #1
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	2120      	movs	r1, #32
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fcf7 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 8006410:	2300      	movs	r3, #0
 8006412:	e007      	b.n	8006424 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	b2da      	uxtb	r2, r3
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006422:	2301      	movs	r3, #1
}
 8006424:	4618      	mov	r0, r3
 8006426:	3708      	adds	r7, #8
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8006436:	2301      	movs	r3, #1
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	2123      	movs	r1, #35	; 0x23
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7ff fcdb 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 8006448:	2300      	movs	r3, #0
 800644a:	e007      	b.n	800645c <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	f003 0308 	and.w	r3, r3, #8
 8006454:	b2da      	uxtb	r2, r3
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800645a:	2301      	movs	r3, #1
}
 800645c:	4618      	mov	r0, r3
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}

08006464 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 800646e:	2301      	movs	r3, #1
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	2127      	movs	r1, #39	; 0x27
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7ff fcbf 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 8006480:	2300      	movs	r3, #0
 8006482:	e007      	b.n	8006494 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	b2da      	uxtb	r2, r3
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006492:	2301      	movs	r3, #1
}
 8006494:	4618      	mov	r0, r3
 8006496:	3708      	adds	r7, #8
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	460b      	mov	r3, r1
 80064a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 80064a8:	f107 020f 	add.w	r2, r7, #15
 80064ac:	2301      	movs	r3, #1
 80064ae:	212e      	movs	r1, #46	; 0x2e
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff fca1 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d101      	bne.n	80064c0 <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 80064bc:	2300      	movs	r3, #0
 80064be:	e016      	b.n	80064ee <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80064ca:	7bfa      	ldrb	r2, [r7, #15]
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	4313      	orrs	r3, r2
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 80064d4:	f107 020f 	add.w	r2, r7, #15
 80064d8:	2301      	movs	r3, #1
 80064da:	212e      	movs	r1, #46	; 0x2e
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff fc6a 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d101      	bne.n	80064ec <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 80064e8:	2300      	movs	r3, #0
 80064ea:	e000      	b.n	80064ee <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 80064ec:	2301      	movs	r3, #1
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
	...

080064f8 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 8006500:	4a28      	ldr	r2, [pc, #160]	; (80065a4 <LSM303AGR_X_Init+0xac>)
 8006502:	f107 030c 	add.w	r3, r7, #12
 8006506:	6812      	ldr	r2, [r2, #0]
 8006508:	4611      	mov	r1, r2
 800650a:	8019      	strh	r1, [r3, #0]
 800650c:	3302      	adds	r3, #2
 800650e:	0c12      	lsrs	r2, r2, #16
 8006510:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f8cd 	bl	80066be <LSM303AGR_X_Check_WhoAmI>
 8006524:	4603      	mov	r3, r0
 8006526:	2b01      	cmp	r3, #1
 8006528:	d101      	bne.n	800652e <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e035      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 800652e:	2180      	movs	r1, #128	; 0x80
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7ff fc9f 	bl	8005e74 <LSM303AGR_ACC_W_BlockDataUpdate>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e02c      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 8006540:	2100      	movs	r1, #0
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7ff ffaa 	bl	800649c <LSM303AGR_ACC_W_FifoMode>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e023      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	4a14      	ldr	r2, [pc, #80]	; (80065a8 <LSM303AGR_X_Init+0xb0>)
 8006556:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8006558:	2100      	movs	r1, #0
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff fe26 	bl	80061ac <LSM303AGR_ACC_W_ODR>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e017      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800656a:	2100      	movs	r1, #0
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 fa33 	bl	80069d8 <LSM303AGR_X_Set_FS>
 8006572:	4603      	mov	r3, r0
 8006574:	2b01      	cmp	r3, #1
 8006576:	d101      	bne.n	800657c <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e00e      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 800657c:	f107 030c 	add.w	r3, r7, #12
 8006580:	4619      	mov	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 fad0 	bl	8006b28 <LSM303AGR_X_Set_Axes_Status>
 8006588:	4603      	mov	r3, r0
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e003      	b.n	800659a <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3718      	adds	r7, #24
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	08014994 	.word	0x08014994
 80065a8:	42c80000 	.word	0x42c80000

080065ac <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f000 f87c 	bl	80066be <LSM303AGR_X_Check_WhoAmI>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d101      	bne.n	80065d0 <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e00f      	b.n	80065f0 <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f836 	bl	8006642 <LSM303AGR_X_Sensor_Disable>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e007      	b.n	80065f0 <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f04f 0200 	mov.w	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	799b      	ldrb	r3, [r3, #6]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	e010      	b.n	800663a <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	edd3 7a00 	vldr	s15, [r3]
 800661e:	eeb0 0a67 	vmov.f32	s0, s15
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 fbec 	bl	8006e00 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8006628:	4603      	mov	r3, r0
 800662a:	2b01      	cmp	r3, #1
 800662c:	d101      	bne.n	8006632 <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e003      	b.n	800663a <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2201      	movs	r2, #1
 8006636:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b084      	sub	sp, #16
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	799b      	ldrb	r3, [r3, #6]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	e016      	b.n	8006690 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	4619      	mov	r1, r3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f8ca 	bl	8006800 <LSM303AGR_X_Get_ODR>
 800666c:	4603      	mov	r3, r0
 800666e:	2b01      	cmp	r3, #1
 8006670:	d101      	bne.n	8006676 <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e00c      	b.n	8006690 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 8006676:	2100      	movs	r1, #0
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7ff fd97 	bl	80061ac <LSM303AGR_ACC_W_ODR>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e003      	b.n	8006690 <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff fbc8 	bl	8005e3a <LSM303AGR_ACC_R_WHO_AM_I>
 80066aa:	4603      	mov	r3, r0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d101      	bne.n	80066b4 <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e000      	b.n	80066b6 <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b084      	sub	sp, #16
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80066c6:	2300      	movs	r3, #0
 80066c8:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80066ca:	f107 030f 	add.w	r3, r7, #15
 80066ce:	4619      	mov	r1, r3
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f7ff ffe1 	bl	8006698 <LSM303AGR_X_Get_WhoAmI>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d101      	bne.n	80066e0 <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e007      	b.n	80066f0 <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	781a      	ldrb	r2, [r3, #0]
 80066e4:	7bfb      	ldrb	r3, [r7, #15]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d001      	beq.n	80066ee <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e000      	b.n	80066f0 <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 8006702:	f107 030c 	add.w	r3, r7, #12
 8006706:	4619      	mov	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7ff fc5d 	bl	8005fc8 <LSM303AGR_ACC_Get_Acceleration>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e009      	b.n	800672c <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3718      	adds	r7, #24
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800673e:	f107 0308 	add.w	r3, r7, #8
 8006742:	4619      	mov	r1, r3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 fa7e 	bl	8006c46 <LSM303AGR_X_Get_Axes_Raw>
 800674a:	4603      	mov	r3, r0
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e00c      	b.n	800676e <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8006754:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800675c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8006764:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b084      	sub	sp, #16
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
 800677e:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 8006780:	f107 030f 	add.w	r3, r7, #15
 8006784:	4619      	mov	r1, r3
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f7ff fe34 	bl	80063f4 <LSM303AGR_ACC_R_LOWPWR_EN>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e02f      	b.n	80067f6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 8006796:	f107 030e 	add.w	r3, r7, #14
 800679a:	4619      	mov	r1, r3
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7ff fe45 	bl	800642c <LSM303AGR_ACC_R_HiRes>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d101      	bne.n	80067ac <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e024      	b.n	80067f6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80067ac:	7bfb      	ldrb	r3, [r7, #15]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d108      	bne.n	80067c4 <LSM303AGR_X_Get_Sensitivity+0x4e>
 80067b2:	7bbb      	ldrb	r3, [r7, #14]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d105      	bne.n	80067c4 <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 80067b8:	6839      	ldr	r1, [r7, #0]
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 fbec 	bl	8006f98 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 80067c0:	4603      	mov	r3, r0
 80067c2:	e018      	b.n	80067f6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 80067c4:	7bfb      	ldrb	r3, [r7, #15]
 80067c6:	2b08      	cmp	r3, #8
 80067c8:	d108      	bne.n	80067dc <LSM303AGR_X_Get_Sensitivity+0x66>
 80067ca:	7bbb      	ldrb	r3, [r7, #14]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d105      	bne.n	80067dc <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 80067d0:	6839      	ldr	r1, [r7, #0]
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 fc22 	bl	800701c <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 80067d8:	4603      	mov	r3, r0
 80067da:	e00c      	b.n	80067f6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d108      	bne.n	80067f4 <LSM303AGR_X_Get_Sensitivity+0x7e>
 80067e2:	7bbb      	ldrb	r3, [r7, #14]
 80067e4:	2b08      	cmp	r3, #8
 80067e6:	d105      	bne.n	80067f4 <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 80067e8:	6839      	ldr	r1, [r7, #0]
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fc58 	bl	80070a0 <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 80067f0:	4603      	mov	r3, r0
 80067f2:	e000      	b.n	80067f6 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 80067f4:	2301      	movs	r3, #1
  }
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800680a:	f107 030f 	add.w	r3, r7, #15
 800680e:	4619      	mov	r1, r3
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f7ff fcf8 	bl	8006206 <LSM303AGR_ACC_R_ODR>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e045      	b.n	80068ac <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 8006820:	7bfb      	ldrb	r3, [r7, #15]
 8006822:	2b70      	cmp	r3, #112	; 0x70
 8006824:	d038      	beq.n	8006898 <LSM303AGR_X_Get_ODR+0x98>
 8006826:	2b70      	cmp	r3, #112	; 0x70
 8006828:	dc3a      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 800682a:	2b60      	cmp	r3, #96	; 0x60
 800682c:	d030      	beq.n	8006890 <LSM303AGR_X_Get_ODR+0x90>
 800682e:	2b60      	cmp	r3, #96	; 0x60
 8006830:	dc36      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 8006832:	2b50      	cmp	r3, #80	; 0x50
 8006834:	d028      	beq.n	8006888 <LSM303AGR_X_Get_ODR+0x88>
 8006836:	2b50      	cmp	r3, #80	; 0x50
 8006838:	dc32      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 800683a:	2b40      	cmp	r3, #64	; 0x40
 800683c:	d020      	beq.n	8006880 <LSM303AGR_X_Get_ODR+0x80>
 800683e:	2b40      	cmp	r3, #64	; 0x40
 8006840:	dc2e      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 8006842:	2b30      	cmp	r3, #48	; 0x30
 8006844:	d018      	beq.n	8006878 <LSM303AGR_X_Get_ODR+0x78>
 8006846:	2b30      	cmp	r3, #48	; 0x30
 8006848:	dc2a      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 800684a:	2b20      	cmp	r3, #32
 800684c:	d010      	beq.n	8006870 <LSM303AGR_X_Get_ODR+0x70>
 800684e:	2b20      	cmp	r3, #32
 8006850:	dc26      	bgt.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
 8006852:	2b00      	cmp	r3, #0
 8006854:	d002      	beq.n	800685c <LSM303AGR_X_Get_ODR+0x5c>
 8006856:	2b10      	cmp	r3, #16
 8006858:	d005      	beq.n	8006866 <LSM303AGR_X_Get_ODR+0x66>
 800685a:	e021      	b.n	80068a0 <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	f04f 0200 	mov.w	r2, #0
 8006862:	601a      	str	r2, [r3, #0]
      break;
 8006864:	e021      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800686c:	601a      	str	r2, [r3, #0]
      break;
 800686e:	e01c      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	4a10      	ldr	r2, [pc, #64]	; (80068b4 <LSM303AGR_X_Get_ODR+0xb4>)
 8006874:	601a      	str	r2, [r3, #0]
      break;
 8006876:	e018      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	4a0f      	ldr	r2, [pc, #60]	; (80068b8 <LSM303AGR_X_Get_ODR+0xb8>)
 800687c:	601a      	str	r2, [r3, #0]
      break;
 800687e:	e014      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	4a0e      	ldr	r2, [pc, #56]	; (80068bc <LSM303AGR_X_Get_ODR+0xbc>)
 8006884:	601a      	str	r2, [r3, #0]
      break;
 8006886:	e010      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	4a0d      	ldr	r2, [pc, #52]	; (80068c0 <LSM303AGR_X_Get_ODR+0xc0>)
 800688c:	601a      	str	r2, [r3, #0]
      break;
 800688e:	e00c      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	4a0c      	ldr	r2, [pc, #48]	; (80068c4 <LSM303AGR_X_Get_ODR+0xc4>)
 8006894:	601a      	str	r2, [r3, #0]
      break;
 8006896:	e008      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	4a0b      	ldr	r2, [pc, #44]	; (80068c8 <LSM303AGR_X_Get_ODR+0xc8>)
 800689c:	601a      	str	r2, [r3, #0]
      break;
 800689e:	e004      	b.n	80068aa <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	4a0a      	ldr	r2, [pc, #40]	; (80068cc <LSM303AGR_X_Get_ODR+0xcc>)
 80068a4:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e000      	b.n	80068ac <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	41200000 	.word	0x41200000
 80068b8:	41c80000 	.word	0x41c80000
 80068bc:	42480000 	.word	0x42480000
 80068c0:	42c80000 	.word	0x42c80000
 80068c4:	43480000 	.word	0x43480000
 80068c8:	43c80000 	.word	0x43c80000
 80068cc:	bf800000 	.word	0xbf800000

080068d0 <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	460b      	mov	r3, r1
 80068da:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	799b      	ldrb	r3, [r3, #6]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d109      	bne.n	80068f8 <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 80068e4:	78fb      	ldrb	r3, [r7, #3]
 80068e6:	4619      	mov	r1, r3
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fa11 	bl	8006d10 <LSM303AGR_X_Set_ODR_When_Enabled>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d10b      	bne.n	800690c <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e00a      	b.n	800690e <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 80068f8:	78fb      	ldrb	r3, [r7, #3]
 80068fa:	4619      	mov	r1, r3
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fa3d 	bl	8006d7c <LSM303AGR_X_Set_ODR_When_Disabled>
 8006902:	4603      	mov	r3, r0
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e000      	b.n	800690e <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3708      	adds	r7, #8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006916:	b580      	push	{r7, lr}
 8006918:	b082      	sub	sp, #8
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	799b      	ldrb	r3, [r3, #6]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d109      	bne.n	800693e <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800692a:	ed97 0a00 	vldr	s0, [r7]
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fa66 	bl	8006e00 <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8006934:	4603      	mov	r3, r0
 8006936:	2b01      	cmp	r3, #1
 8006938:	d10b      	bne.n	8006952 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e00a      	b.n	8006954 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800693e:	ed97 0a00 	vldr	s0, [r7]
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fabc 	bl	8006ec0 <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 8006948:	4603      	mov	r3, r0
 800694a:	2b01      	cmp	r3, #1
 800694c:	d101      	bne.n	8006952 <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3708      	adds	r7, #8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8006966:	f107 030f 	add.w	r3, r7, #15
 800696a:	4619      	mov	r1, r3
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff fadb 	bl	8005f28 <LSM303AGR_ACC_R_FullScale>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d101      	bne.n	800697c <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e027      	b.n	80069cc <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b30      	cmp	r3, #48	; 0x30
 8006980:	d019      	beq.n	80069b6 <LSM303AGR_X_Get_FS+0x5a>
 8006982:	2b30      	cmp	r3, #48	; 0x30
 8006984:	dc1c      	bgt.n	80069c0 <LSM303AGR_X_Get_FS+0x64>
 8006986:	2b20      	cmp	r3, #32
 8006988:	d010      	beq.n	80069ac <LSM303AGR_X_Get_FS+0x50>
 800698a:	2b20      	cmp	r3, #32
 800698c:	dc18      	bgt.n	80069c0 <LSM303AGR_X_Get_FS+0x64>
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <LSM303AGR_X_Get_FS+0x3c>
 8006992:	2b10      	cmp	r3, #16
 8006994:	d005      	beq.n	80069a2 <LSM303AGR_X_Get_FS+0x46>
 8006996:	e013      	b.n	80069c0 <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800699e:	601a      	str	r2, [r3, #0]
      break;
 80069a0:	e013      	b.n	80069ca <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80069a8:	601a      	str	r2, [r3, #0]
      break;
 80069aa:	e00e      	b.n	80069ca <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80069b2:	601a      	str	r2, [r3, #0]
      break;
 80069b4:	e009      	b.n	80069ca <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 80069bc:	601a      	str	r2, [r3, #0]
      break;
 80069be:	e004      	b.n	80069ca <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	4a04      	ldr	r2, [pc, #16]	; (80069d4 <LSM303AGR_X_Get_FS+0x78>)
 80069c4:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80069c6:	2301      	movs	r3, #1
 80069c8:	e000      	b.n	80069cc <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	bf800000 	.word	0xbf800000

080069d8 <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	460b      	mov	r3, r1
 80069e2:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 80069e4:	78fb      	ldrb	r3, [r7, #3]
 80069e6:	2b04      	cmp	r3, #4
 80069e8:	d00c      	beq.n	8006a04 <LSM303AGR_X_Set_FS+0x2c>
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	dc0d      	bgt.n	8006a0a <LSM303AGR_X_Set_FS+0x32>
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <LSM303AGR_X_Set_FS+0x20>
 80069f2:	2b02      	cmp	r3, #2
 80069f4:	d003      	beq.n	80069fe <LSM303AGR_X_Set_FS+0x26>
 80069f6:	e008      	b.n	8006a0a <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 80069f8:	2300      	movs	r3, #0
 80069fa:	73fb      	strb	r3, [r7, #15]
      break;
 80069fc:	e007      	b.n	8006a0e <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 80069fe:	2310      	movs	r3, #16
 8006a00:	73fb      	strb	r3, [r7, #15]
      break;
 8006a02:	e004      	b.n	8006a0e <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8006a04:	2320      	movs	r3, #32
 8006a06:	73fb      	strb	r3, [r7, #15]
      break;
 8006a08:	e001      	b.n	8006a0e <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e00a      	b.n	8006a24 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8006a0e:	7bfb      	ldrb	r3, [r7, #15]
 8006a10:	4619      	mov	r1, r3
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7ff fa5b 	bl	8005ece <LSM303AGR_ACC_W_FullScale>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d101      	bne.n	8006a22 <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 8006a38:	edd7 7a00 	vldr	s15, [r7]
 8006a3c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a48:	d801      	bhi.n	8006a4e <LSM303AGR_X_Set_FS_Value+0x22>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	e016      	b.n	8006a7c <LSM303AGR_X_Set_FS_Value+0x50>
 8006a4e:	edd7 7a00 	vldr	s15, [r7]
 8006a52:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8006a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a5e:	d801      	bhi.n	8006a64 <LSM303AGR_X_Set_FS_Value+0x38>
 8006a60:	2310      	movs	r3, #16
 8006a62:	e00b      	b.n	8006a7c <LSM303AGR_X_Set_FS_Value+0x50>
 8006a64:	edd7 7a00 	vldr	s15, [r7]
 8006a68:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8006a6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a74:	d801      	bhi.n	8006a7a <LSM303AGR_X_Set_FS_Value+0x4e>
 8006a76:	2320      	movs	r3, #32
 8006a78:	e000      	b.n	8006a7c <LSM303AGR_X_Set_FS_Value+0x50>
 8006a7a:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8006a7c:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8006a7e:	7bfb      	ldrb	r3, [r7, #15]
 8006a80:	4619      	mov	r1, r3
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f7ff fa23 	bl	8005ece <LSM303AGR_ACC_W_FullScale>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e000      	b.n	8006a94 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 8006aa6:	f107 030f 	add.w	r3, r7, #15
 8006aaa:	4619      	mov	r1, r3
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7ff fbf3 	bl	8006298 <LSM303AGR_ACC_R_XEN>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d101      	bne.n	8006abc <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e031      	b.n	8006b20 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 8006abc:	f107 030e 	add.w	r3, r7, #14
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff fc31 	bl	800632a <LSM303AGR_ACC_R_YEN>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d101      	bne.n	8006ad2 <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e026      	b.n	8006b20 <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 8006ad2:	f107 030d 	add.w	r3, r7, #13
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f7ff fc6f 	bl	80063bc <LSM303AGR_ACC_R_ZEN>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e01b      	b.n	8006b20 <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 8006ae8:	7bfb      	ldrb	r3, [r7, #15]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	bf0c      	ite	eq
 8006aee:	2301      	moveq	r3, #1
 8006af0:	2300      	movne	r3, #0
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	461a      	mov	r2, r3
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 8006afa:	7bbb      	ldrb	r3, [r7, #14]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	bf0c      	ite	eq
 8006b00:	2301      	moveq	r3, #1
 8006b02:	2300      	movne	r3, #0
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8006b0c:	7b7b      	ldrb	r3, [r7, #13]
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	bf0c      	ite	eq
 8006b12:	2301      	moveq	r3, #1
 8006b14:	2300      	movne	r3, #0
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	3302      	adds	r3, #2
 8006b1c:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	bf0c      	ite	eq
 8006b3a:	2301      	moveq	r3, #1
 8006b3c:	2300      	movne	r3, #0
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	4619      	mov	r1, r3
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7ff fb7b 	bl	800623e <LSM303AGR_ACC_W_XEN>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e022      	b.n	8006b98 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	3301      	adds	r3, #1
 8006b56:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d101      	bne.n	8006b60 <LSM303AGR_X_Set_Axes_Status+0x38>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e000      	b.n	8006b62 <LSM303AGR_X_Set_Axes_Status+0x3a>
 8006b60:	2300      	movs	r3, #0
 8006b62:	4619      	mov	r1, r3
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f7ff fbb3 	bl	80062d0 <LSM303AGR_ACC_W_YEN>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e011      	b.n	8006b98 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	3302      	adds	r3, #2
 8006b78:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d101      	bne.n	8006b82 <LSM303AGR_X_Set_Axes_Status+0x5a>
 8006b7e:	2304      	movs	r3, #4
 8006b80:	e000      	b.n	8006b84 <LSM303AGR_X_Set_Axes_Status+0x5c>
 8006b82:	2300      	movs	r3, #0
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7ff fbeb 	bl	8006362 <LSM303AGR_ACC_W_ZEN>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e000      	b.n	8006b98 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	607a      	str	r2, [r7, #4]
 8006bac:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8006bae:	7af9      	ldrb	r1, [r7, #11]
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7ff f91f 	bl	8005df8 <LSM303AGR_ACC_ReadReg>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e000      	b.n	8006bc6 <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b082      	sub	sp, #8
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	70fb      	strb	r3, [r7, #3]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8006bde:	1cba      	adds	r2, r7, #2
 8006be0:	78f9      	ldrb	r1, [r7, #3]
 8006be2:	2301      	movs	r3, #1
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f7ff f8e6 	bl	8005db6 <LSM303AGR_ACC_WriteReg>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d101      	bne.n	8006bf4 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e000      	b.n	8006bf6 <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3708      	adds	r7, #8
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b084      	sub	sp, #16
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
 8006c06:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 8006c08:	f107 030f 	add.w	r3, r7, #15
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7ff fc28 	bl	8006464 <LSM303AGR_ACC_R_XDataAvail>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d101      	bne.n	8006c1e <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e00f      	b.n	8006c3e <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d005      	beq.n	8006c30 <LSM303AGR_X_Get_DRDY_Status+0x32>
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d107      	bne.n	8006c38 <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	701a      	strb	r2, [r3, #0]
      break;
 8006c2e:	e005      	b.n	8006c3c <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	2200      	movs	r2, #0
 8006c34:	701a      	strb	r2, [r3, #0]
      break;
 8006c36:	e001      	b.n	8006c3c <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b086      	sub	sp, #24
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8006c50:	2300      	movs	r3, #0
 8006c52:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8006c54:	f107 030e 	add.w	r3, r7, #14
 8006c58:	4619      	mov	r1, r3
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7ff fbe6 	bl	800642c <LSM303AGR_ACC_R_HiRes>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e04e      	b.n	8006d08 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 8006c6a:	f107 030f 	add.w	r3, r7, #15
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff fbbf 	bl	80063f4 <LSM303AGR_ACC_R_LOWPWR_EN>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e043      	b.n	8006d08 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8006c80:	7bfb      	ldrb	r3, [r7, #15]
 8006c82:	2b08      	cmp	r3, #8
 8006c84:	d105      	bne.n	8006c92 <LSM303AGR_X_Get_Axes_Raw+0x4c>
 8006c86:	7bbb      	ldrb	r3, [r7, #14]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d102      	bne.n	8006c92 <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8006c8c:	2308      	movs	r3, #8
 8006c8e:	75fb      	strb	r3, [r7, #23]
 8006c90:	e013      	b.n	8006cba <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8006c92:	7bfb      	ldrb	r3, [r7, #15]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d105      	bne.n	8006ca4 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 8006c98:	7bbb      	ldrb	r3, [r7, #14]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d102      	bne.n	8006ca4 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 8006c9e:	2306      	movs	r3, #6
 8006ca0:	75fb      	strb	r3, [r7, #23]
 8006ca2:	e00a      	b.n	8006cba <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d105      	bne.n	8006cb6 <LSM303AGR_X_Get_Axes_Raw+0x70>
 8006caa:	7bbb      	ldrb	r3, [r7, #14]
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	d102      	bne.n	8006cb6 <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 8006cb0:	2304      	movs	r3, #4
 8006cb2:	75fb      	strb	r3, [r7, #23]
 8006cb4:	e001      	b.n	8006cba <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e026      	b.n	8006d08 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 8006cba:	f107 0310 	add.w	r3, r7, #16
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff f94d 	bl	8005f60 <LSM303AGR_ACC_Get_Raw_Acceleration>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d101      	bne.n	8006cd0 <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e01b      	b.n	8006d08 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 8006cd0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
 8006cd8:	fa42 f303 	asr.w	r3, r2, r3
 8006cdc:	b21a      	sxth	r2, r3
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 8006ce2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	7dfb      	ldrb	r3, [r7, #23]
 8006cea:	411a      	asrs	r2, r3
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	3302      	adds	r3, #2
 8006cf0:	b212      	sxth	r2, r2
 8006cf2:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 8006cf4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	7dfb      	ldrb	r3, [r7, #23]
 8006cfc:	411a      	asrs	r2, r3
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	3304      	adds	r3, #4
 8006d02:	b212      	sxth	r2, r2
 8006d04:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3718      	adds	r7, #24
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8006d1c:	78fb      	ldrb	r3, [r7, #3]
 8006d1e:	2b04      	cmp	r3, #4
 8006d20:	d81b      	bhi.n	8006d5a <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 8006d22:	a201      	add	r2, pc, #4	; (adr r2, 8006d28 <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d3d 	.word	0x08006d3d
 8006d2c:	08006d43 	.word	0x08006d43
 8006d30:	08006d49 	.word	0x08006d49
 8006d34:	08006d4f 	.word	0x08006d4f
 8006d38:	08006d55 	.word	0x08006d55
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8006d3c:	2310      	movs	r3, #16
 8006d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d40:	e00d      	b.n	8006d5e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 8006d42:	2320      	movs	r3, #32
 8006d44:	73fb      	strb	r3, [r7, #15]
      break;
 8006d46:	e00a      	b.n	8006d5e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 8006d48:	2330      	movs	r3, #48	; 0x30
 8006d4a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d4c:	e007      	b.n	8006d5e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8006d4e:	2340      	movs	r3, #64	; 0x40
 8006d50:	73fb      	strb	r3, [r7, #15]
      break;
 8006d52:	e004      	b.n	8006d5e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8006d54:	2350      	movs	r3, #80	; 0x50
 8006d56:	73fb      	strb	r3, [r7, #15]
      break;
 8006d58:	e001      	b.n	8006d5e <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e00a      	b.n	8006d74 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8006d5e:	7bfb      	ldrb	r3, [r7, #15]
 8006d60:	4619      	mov	r1, r3
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff fa22 	bl	80061ac <LSM303AGR_ACC_W_ODR>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e000      	b.n	8006d74 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	460b      	mov	r3, r1
 8006d86:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8006d94:	78fb      	ldrb	r3, [r7, #3]
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	d821      	bhi.n	8006dde <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 8006d9a:	a201      	add	r2, pc, #4	; (adr r2, 8006da0 <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 8006d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da0:	08006db5 	.word	0x08006db5
 8006da4:	08006dbf 	.word	0x08006dbf
 8006da8:	08006dc7 	.word	0x08006dc7
 8006dac:	08006dcf 	.word	0x08006dcf
 8006db0:	08006dd7 	.word	0x08006dd7
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006dba:	601a      	str	r2, [r3, #0]
      break;
 8006dbc:	e011      	b.n	8006de2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	4a0b      	ldr	r2, [pc, #44]	; (8006df0 <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 8006dc2:	601a      	str	r2, [r3, #0]
      break;
 8006dc4:	e00d      	b.n	8006de2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	4a0a      	ldr	r2, [pc, #40]	; (8006df4 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 8006dca:	601a      	str	r2, [r3, #0]
      break;
 8006dcc:	e009      	b.n	8006de2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	4a09      	ldr	r2, [pc, #36]	; (8006df8 <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 8006dd2:	601a      	str	r2, [r3, #0]
      break;
 8006dd4:	e005      	b.n	8006de2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	4a08      	ldr	r2, [pc, #32]	; (8006dfc <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 8006dda:	601a      	str	r2, [r3, #0]
      break;
 8006ddc:	e001      	b.n	8006de2 <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr
 8006df0:	41200000 	.word	0x41200000
 8006df4:	41c80000 	.word	0x41c80000
 8006df8:	42480000 	.word	0x42480000
 8006dfc:	42c80000 	.word	0x42c80000

08006e00 <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8006e0c:	edd7 7a00 	vldr	s15, [r7]
 8006e10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006e14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e1c:	d801      	bhi.n	8006e22 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8006e1e:	2310      	movs	r3, #16
 8006e20:	e037      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e22:	edd7 7a00 	vldr	s15, [r7]
 8006e26:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006e2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e32:	d801      	bhi.n	8006e38 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8006e34:	2320      	movs	r3, #32
 8006e36:	e02c      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e38:	edd7 7a00 	vldr	s15, [r7]
 8006e3c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006e40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e48:	d801      	bhi.n	8006e4e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 8006e4a:	2330      	movs	r3, #48	; 0x30
 8006e4c:	e021      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e4e:	edd7 7a00 	vldr	s15, [r7]
 8006e52:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8006eb4 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 8006e56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e5e:	d801      	bhi.n	8006e64 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8006e60:	2340      	movs	r3, #64	; 0x40
 8006e62:	e016      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e64:	edd7 7a00 	vldr	s15, [r7]
 8006e68:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006eb8 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8006e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e74:	d801      	bhi.n	8006e7a <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 8006e76:	2350      	movs	r3, #80	; 0x50
 8006e78:	e00b      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e7a:	edd7 7a00 	vldr	s15, [r7]
 8006e7e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006ebc <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 8006e82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e8a:	d801      	bhi.n	8006e90 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8006e8c:	2360      	movs	r3, #96	; 0x60
 8006e8e:	e000      	b.n	8006e92 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8006e90:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 8006e92:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
 8006e96:	4619      	mov	r1, r3
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7ff f987 	bl	80061ac <LSM303AGR_ACC_W_ODR>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e000      	b.n	8006eaa <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	42480000 	.word	0x42480000
 8006eb8:	42c80000 	.word	0x42c80000
 8006ebc:	43480000 	.word	0x43480000

08006ec0 <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 8006ed8:	edd7 7a00 	vldr	s15, [r7]
 8006edc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee8:	d802      	bhi.n	8006ef0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 8006eea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006eee:	e037      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 8006ef0:	edd7 7a00 	vldr	s15, [r7]
 8006ef4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8006ef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f00:	d801      	bhi.n	8006f06 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 8006f02:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 8006f04:	e02c      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 8006f06:	edd7 7a00 	vldr	s15, [r7]
 8006f0a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f16:	d801      	bhi.n	8006f1c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 8006f18:	4b17      	ldr	r3, [pc, #92]	; (8006f78 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 8006f1a:	e021      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8006f1c:	edd7 7a00 	vldr	s15, [r7]
 8006f20:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006f7c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 8006f24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f2c:	d801      	bhi.n	8006f32 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8006f2e:	4b14      	ldr	r3, [pc, #80]	; (8006f80 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8006f30:	e016      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 8006f32:	edd7 7a00 	vldr	s15, [r7]
 8006f36:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006f84 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 8006f3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f42:	d801      	bhi.n	8006f48 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8006f44:	4b10      	ldr	r3, [pc, #64]	; (8006f88 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 8006f46:	e00b      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 8006f48:	edd7 7a00 	vldr	s15, [r7]
 8006f4c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8006f8c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8006f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f58:	d801      	bhi.n	8006f5e <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 8006f5a:	4b0d      	ldr	r3, [pc, #52]	; (8006f90 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8006f5c:	e000      	b.n	8006f60 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8006f5e:	4b0d      	ldr	r3, [pc, #52]	; (8006f94 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	41200000 	.word	0x41200000
 8006f78:	41c80000 	.word	0x41c80000
 8006f7c:	42480000 	.word	0x42480000
 8006f80:	42480000 	.word	0x42480000
 8006f84:	42c80000 	.word	0x42c80000
 8006f88:	42c80000 	.word	0x42c80000
 8006f8c:	43480000 	.word	0x43480000
 8006f90:	43480000 	.word	0x43480000
 8006f94:	43c80000 	.word	0x43c80000

08006f98 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8006fa2:	f107 030f 	add.w	r3, r7, #15
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7fe ffbd 	bl	8005f28 <LSM303AGR_ACC_R_FullScale>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d101      	bne.n	8006fb8 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e023      	b.n	8007000 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	2b30      	cmp	r3, #48	; 0x30
 8006fbc:	d016      	beq.n	8006fec <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 8006fbe:	2b30      	cmp	r3, #48	; 0x30
 8006fc0:	dc18      	bgt.n	8006ff4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8006fc2:	2b20      	cmp	r3, #32
 8006fc4:	d00e      	beq.n	8006fe4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 8006fc6:	2b20      	cmp	r3, #32
 8006fc8:	dc14      	bgt.n	8006ff4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 8006fce:	2b10      	cmp	r3, #16
 8006fd0:	d004      	beq.n	8006fdc <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 8006fd2:	e00f      	b.n	8006ff4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	4a0c      	ldr	r2, [pc, #48]	; (8007008 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 8006fd8:	601a      	str	r2, [r3, #0]
      break;
 8006fda:	e010      	b.n	8006ffe <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	4a0b      	ldr	r2, [pc, #44]	; (800700c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 8006fe0:	601a      	str	r2, [r3, #0]
      break;
 8006fe2:	e00c      	b.n	8006ffe <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	4a0a      	ldr	r2, [pc, #40]	; (8007010 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 8006fe8:	601a      	str	r2, [r3, #0]
      break;
 8006fea:	e008      	b.n	8006ffe <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	4a09      	ldr	r2, [pc, #36]	; (8007014 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 8006ff0:	601a      	str	r2, [r3, #0]
      break;
 8006ff2:	e004      	b.n	8006ffe <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	4a08      	ldr	r2, [pc, #32]	; (8007018 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 8006ff8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e000      	b.n	8007000 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	4079999a 	.word	0x4079999a
 800700c:	40fa3d71 	.word	0x40fa3d71
 8007010:	417a147b 	.word	0x417a147b
 8007014:	423b999a 	.word	0x423b999a
 8007018:	bf800000 	.word	0xbf800000

0800701c <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8007026:	f107 030f 	add.w	r3, r7, #15
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fe ff7b 	bl	8005f28 <LSM303AGR_ACC_R_FullScale>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e023      	b.n	8007084 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800703c:	7bfb      	ldrb	r3, [r7, #15]
 800703e:	2b30      	cmp	r3, #48	; 0x30
 8007040:	d016      	beq.n	8007070 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 8007042:	2b30      	cmp	r3, #48	; 0x30
 8007044:	dc18      	bgt.n	8007078 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 8007046:	2b20      	cmp	r3, #32
 8007048:	d00e      	beq.n	8007068 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 800704a:	2b20      	cmp	r3, #32
 800704c:	dc14      	bgt.n	8007078 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 8007052:	2b10      	cmp	r3, #16
 8007054:	d004      	beq.n	8007060 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 8007056:	e00f      	b.n	8007078 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	4a0c      	ldr	r2, [pc, #48]	; (800708c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 800705c:	601a      	str	r2, [r3, #0]
      break;
 800705e:	e010      	b.n	8007082 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	4a0b      	ldr	r2, [pc, #44]	; (8007090 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 8007064:	601a      	str	r2, [r3, #0]
      break;
 8007066:	e00c      	b.n	8007082 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	4a0a      	ldr	r2, [pc, #40]	; (8007094 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 800706c:	601a      	str	r2, [r3, #0]
      break;
 800706e:	e008      	b.n	8007082 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	4a09      	ldr	r2, [pc, #36]	; (8007098 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 8007074:	601a      	str	r2, [r3, #0]
      break;
 8007076:	e004      	b.n	8007082 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	4a08      	ldr	r2, [pc, #32]	; (800709c <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 800707c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e000      	b.n	8007084 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}
 800708c:	417a147b 	.word	0x417a147b
 8007090:	41fa147b 	.word	0x41fa147b
 8007094:	427a147b 	.word	0x427a147b
 8007098:	433b947b 	.word	0x433b947b
 800709c:	bf800000 	.word	0xbf800000

080070a0 <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 80070aa:	f107 030f 	add.w	r3, r7, #15
 80070ae:	4619      	mov	r1, r3
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f7fe ff39 	bl	8005f28 <LSM303AGR_ACC_R_FullScale>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d101      	bne.n	80070c0 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e023      	b.n	8007108 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 80070c0:	7bfb      	ldrb	r3, [r7, #15]
 80070c2:	2b30      	cmp	r3, #48	; 0x30
 80070c4:	d016      	beq.n	80070f4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 80070c6:	2b30      	cmp	r3, #48	; 0x30
 80070c8:	dc18      	bgt.n	80070fc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 80070ca:	2b20      	cmp	r3, #32
 80070cc:	d00e      	beq.n	80070ec <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 80070ce:	2b20      	cmp	r3, #32
 80070d0:	dc14      	bgt.n	80070fc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 80070d6:	2b10      	cmp	r3, #16
 80070d8:	d004      	beq.n	80070e4 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 80070da:	e00f      	b.n	80070fc <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	4a0c      	ldr	r2, [pc, #48]	; (8007110 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 80070e0:	601a      	str	r2, [r3, #0]
      break;
 80070e2:	e010      	b.n	8007106 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	4a0b      	ldr	r2, [pc, #44]	; (8007114 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 80070e8:	601a      	str	r2, [r3, #0]
      break;
 80070ea:	e00c      	b.n	8007106 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	4a0a      	ldr	r2, [pc, #40]	; (8007118 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 80070f0:	601a      	str	r2, [r3, #0]
      break;
 80070f2:	e008      	b.n	8007106 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	4a09      	ldr	r2, [pc, #36]	; (800711c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 80070f8:	601a      	str	r2, [r3, #0]
      break;
 80070fa:	e004      	b.n	8007106 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	4a08      	ldr	r2, [pc, #32]	; (8007120 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 8007100:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e000      	b.n	8007108 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}
 8007110:	3f7ae148 	.word	0x3f7ae148
 8007114:	3ff9999a 	.word	0x3ff9999a
 8007118:	4079999a 	.word	0x4079999a
 800711c:	413b851f 	.word	0x413b851f
 8007120:	bf800000 	.word	0xbf800000

08007124 <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	461a      	mov	r2, r3
 8007130:	460b      	mov	r3, r1
 8007132:	72fb      	strb	r3, [r7, #11]
 8007134:	4613      	mov	r3, r2
 8007136:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 8007138:	893b      	ldrh	r3, [r7, #8]
 800713a:	7af9      	ldrb	r1, [r7, #11]
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f7fc f993 	bl	800346a <Sensor_IO_Read>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d001      	beq.n	800714e <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 800714a:	2300      	movs	r3, #0
 800714c:	e000      	b.n	8007150 <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 800714e:	2301      	movs	r3, #1
  }
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	607a      	str	r2, [r7, #4]
 8007162:	461a      	mov	r2, r3
 8007164:	460b      	mov	r3, r1
 8007166:	72fb      	strb	r3, [r7, #11]
 8007168:	4613      	mov	r3, r2
 800716a:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 800716c:	893b      	ldrh	r3, [r7, #8]
 800716e:	7af9      	ldrb	r1, [r7, #11]
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f7fc f964 	bl	8003440 <Sensor_IO_Write>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d001      	beq.n	8007182 <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 800717e:	2300      	movs	r3, #0
 8007180:	e000      	b.n	8007184 <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8007182:	2301      	movs	r3, #1
  }
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 8007196:	2301      	movs	r3, #1
 8007198:	683a      	ldr	r2, [r7, #0]
 800719a:	210f      	movs	r1, #15
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f7ff ffc1 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d101      	bne.n	80071ac <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 80071a8:	2300      	movs	r3, #0
 80071aa:	e008      	b.n	80071be <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	781a      	ldrb	r2, [r3, #0]
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	781a      	ldrb	r2, [r3, #0]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80071bc:	2301      	movs	r3, #1
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b084      	sub	sp, #16
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	460b      	mov	r3, r1
 80071d0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 80071d2:	f107 020f 	add.w	r2, r7, #15
 80071d6:	2301      	movs	r3, #1
 80071d8:	2112      	movs	r1, #18
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff ffa2 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 80071e6:	2300      	movs	r3, #0
 80071e8:	e016      	b.n	8007218 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 80071ea:	7bfb      	ldrb	r3, [r7, #15]
 80071ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80071f4:	7bfa      	ldrb	r2, [r7, #15]
 80071f6:	78fb      	ldrb	r3, [r7, #3]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 80071fe:	f107 020f 	add.w	r2, r7, #15
 8007202:	2301      	movs	r3, #1
 8007204:	2112      	movs	r1, #18
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff ffa6 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 8007212:	2300      	movs	r3, #0
 8007214:	e000      	b.n	8007218 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 8007216:	2301      	movs	r3, #1
}
 8007218:	4618      	mov	r0, r3
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	460b      	mov	r3, r1
 800722a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 800722c:	f107 020f 	add.w	r2, r7, #15
 8007230:	2301      	movs	r3, #1
 8007232:	2110      	movs	r1, #16
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f7ff ff75 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 8007240:	2300      	movs	r3, #0
 8007242:	e016      	b.n	8007272 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 8007244:	7bfb      	ldrb	r3, [r7, #15]
 8007246:	f023 030c 	bic.w	r3, r3, #12
 800724a:	b2db      	uxtb	r3, r3
 800724c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800724e:	7bfa      	ldrb	r2, [r7, #15]
 8007250:	78fb      	ldrb	r3, [r7, #3]
 8007252:	4313      	orrs	r3, r2
 8007254:	b2db      	uxtb	r3, r3
 8007256:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 8007258:	f107 020f 	add.w	r2, r7, #15
 800725c:	2301      	movs	r3, #1
 800725e:	2110      	movs	r1, #16
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f7ff ff79 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d101      	bne.n	8007270 <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 800726c:	2300      	movs	r3, #0
 800726e:	e000      	b.n	8007272 <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 8007270:	2301      	movs	r3, #1
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b082      	sub	sp, #8
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
 8007282:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 8007284:	2301      	movs	r3, #1
 8007286:	683a      	ldr	r2, [r7, #0]
 8007288:	2110      	movs	r1, #16
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7ff ff4a 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 8007296:	2300      	movs	r3, #0
 8007298:	e007      	b.n	80072aa <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	f003 030c 	and.w	r3, r3, #12
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80072a8:	2301      	movs	r3, #1
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3708      	adds	r7, #8
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b084      	sub	sp, #16
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
 80072ba:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 80072bc:	2302      	movs	r3, #2
 80072be:	733b      	strb	r3, [r7, #12]

  k = 0;
 80072c0:	2300      	movs	r3, #0
 80072c2:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]
 80072c8:	e01e      	b.n	8007308 <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 80072ca:	2300      	movs	r3, #0
 80072cc:	73bb      	strb	r3, [r7, #14]
 80072ce:	e014      	b.n	80072fa <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 80072d0:	7b7b      	ldrb	r3, [r7, #13]
 80072d2:	3328      	adds	r3, #40	; 0x28
 80072d4:	b2d9      	uxtb	r1, r3
 80072d6:	7b7b      	ldrb	r3, [r7, #13]
 80072d8:	683a      	ldr	r2, [r7, #0]
 80072da:	441a      	add	r2, r3
 80072dc:	2301      	movs	r3, #1
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7ff ff20 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 80072ea:	2300      	movs	r3, #0
 80072ec:	e010      	b.n	8007310 <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 80072ee:	7b7b      	ldrb	r3, [r7, #13]
 80072f0:	3301      	adds	r3, #1
 80072f2:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80072f4:	7bbb      	ldrb	r3, [r7, #14]
 80072f6:	3301      	adds	r3, #1
 80072f8:	73bb      	strb	r3, [r7, #14]
 80072fa:	7bba      	ldrb	r2, [r7, #14]
 80072fc:	7b3b      	ldrb	r3, [r7, #12]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d3e6      	bcc.n	80072d0 <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 8007302:	7bfb      	ldrb	r3, [r7, #15]
 8007304:	3301      	adds	r3, #1
 8007306:	73fb      	strb	r3, [r7, #15]
 8007308:	7bfb      	ldrb	r3, [r7, #15]
 800730a:	2b02      	cmp	r3, #2
 800730c:	d9dd      	bls.n	80072ca <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800730e:	2301      	movs	r3, #1
}
 8007310:	4618      	mov	r0, r3
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	460b      	mov	r3, r1
 8007322:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 8007324:	f107 020f 	add.w	r2, r7, #15
 8007328:	2301      	movs	r3, #1
 800732a:	2110      	movs	r1, #16
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f7ff fef9 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d101      	bne.n	800733c <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 8007338:	2300      	movs	r3, #0
 800733a:	e016      	b.n	800736a <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 800733c:	7bfb      	ldrb	r3, [r7, #15]
 800733e:	f003 030f 	and.w	r3, r3, #15
 8007342:	b2db      	uxtb	r3, r3
 8007344:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007346:	7bfa      	ldrb	r2, [r7, #15]
 8007348:	78fb      	ldrb	r3, [r7, #3]
 800734a:	4313      	orrs	r3, r2
 800734c:	b2db      	uxtb	r3, r3
 800734e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 8007350:	f107 020f 	add.w	r2, r7, #15
 8007354:	2301      	movs	r3, #1
 8007356:	2110      	movs	r1, #16
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f7ff fefd 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	d101      	bne.n	8007368 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 8007364:	2300      	movs	r3, #0
 8007366:	e000      	b.n	800736a <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 8007368:	2301      	movs	r3, #1
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b082      	sub	sp, #8
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
 800737a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 800737c:	2301      	movs	r3, #1
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	2110      	movs	r1, #16
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7ff fece 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 800738e:	2300      	movs	r3, #0
 8007390:	e007      	b.n	80073a2 <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	f023 030f 	bic.w	r3, r3, #15
 800739a:	b2da      	uxtb	r2, r3
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80073a0:	2301      	movs	r3, #1
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 80073aa:	b580      	push	{r7, lr}
 80073ac:	b084      	sub	sp, #16
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	460b      	mov	r3, r1
 80073b4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 80073b6:	f107 020f 	add.w	r2, r7, #15
 80073ba:	2301      	movs	r3, #1
 80073bc:	2111      	movs	r1, #17
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7ff feb0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 80073ca:	2300      	movs	r3, #0
 80073cc:	e016      	b.n	80073fc <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 80073ce:	7bfb      	ldrb	r3, [r7, #15]
 80073d0:	f023 030c 	bic.w	r3, r3, #12
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80073d8:	7bfa      	ldrb	r2, [r7, #15]
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	4313      	orrs	r3, r2
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 80073e2:	f107 020f 	add.w	r2, r7, #15
 80073e6:	2301      	movs	r3, #1
 80073e8:	2111      	movs	r1, #17
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7ff feb4 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80073f0:	4603      	mov	r3, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 80073f6:	2300      	movs	r3, #0
 80073f8:	e000      	b.n	80073fc <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 80073fa:	2301      	movs	r3, #1
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800740e:	2301      	movs	r3, #1
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	2111      	movs	r1, #17
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f7ff fe85 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 8007420:	2300      	movs	r3, #0
 8007422:	e007      	b.n	8007434 <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	f003 030c 	and.w	r3, r3, #12
 800742c:	b2da      	uxtb	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007432:	2301      	movs	r3, #1
}
 8007434:	4618      	mov	r0, r3
 8007436:	3708      	adds	r7, #8
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8007446:	2302      	movs	r3, #2
 8007448:	733b      	strb	r3, [r7, #12]

  k = 0;
 800744a:	2300      	movs	r3, #0
 800744c:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 800744e:	2300      	movs	r3, #0
 8007450:	73fb      	strb	r3, [r7, #15]
 8007452:	e01e      	b.n	8007492 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007454:	2300      	movs	r3, #0
 8007456:	73bb      	strb	r3, [r7, #14]
 8007458:	e014      	b.n	8007484 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 800745a:	7b7b      	ldrb	r3, [r7, #13]
 800745c:	3322      	adds	r3, #34	; 0x22
 800745e:	b2d9      	uxtb	r1, r3
 8007460:	7b7b      	ldrb	r3, [r7, #13]
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	441a      	add	r2, r3
 8007466:	2301      	movs	r3, #1
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7ff fe5b 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800746e:	4603      	mov	r3, r0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 8007474:	2300      	movs	r3, #0
 8007476:	e010      	b.n	800749a <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 8007478:	7b7b      	ldrb	r3, [r7, #13]
 800747a:	3301      	adds	r3, #1
 800747c:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800747e:	7bbb      	ldrb	r3, [r7, #14]
 8007480:	3301      	adds	r3, #1
 8007482:	73bb      	strb	r3, [r7, #14]
 8007484:	7bba      	ldrb	r2, [r7, #14]
 8007486:	7b3b      	ldrb	r3, [r7, #12]
 8007488:	429a      	cmp	r2, r3
 800748a:	d3e6      	bcc.n	800745a <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 800748c:	7bfb      	ldrb	r3, [r7, #15]
 800748e:	3301      	adds	r3, #1
 8007490:	73fb      	strb	r3, [r7, #15]
 8007492:	7bfb      	ldrb	r3, [r7, #15]
 8007494:	2b02      	cmp	r3, #2
 8007496:	d9dd      	bls.n	8007454 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 8007498:	2301      	movs	r3, #1
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	460b      	mov	r3, r1
 80074ac:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 80074ae:	f107 020f 	add.w	r2, r7, #15
 80074b2:	2301      	movs	r3, #1
 80074b4:	2111      	movs	r1, #17
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7ff fe34 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 80074c2:	2300      	movs	r3, #0
 80074c4:	e016      	b.n	80074f4 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 80074c6:	7bfb      	ldrb	r3, [r7, #15]
 80074c8:	f003 030f 	and.w	r3, r3, #15
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80074d0:	7bfa      	ldrb	r2, [r7, #15]
 80074d2:	78fb      	ldrb	r3, [r7, #3]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 80074da:	f107 020f 	add.w	r2, r7, #15
 80074de:	2301      	movs	r3, #1
 80074e0:	2111      	movs	r1, #17
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7ff fe38 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d101      	bne.n	80074f2 <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 80074ee:	2300      	movs	r3, #0
 80074f0:	e000      	b.n	80074f4 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 80074f2:	2301      	movs	r3, #1
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8007506:	2301      	movs	r3, #1
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	2111      	movs	r1, #17
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff fe09 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 8007518:	2300      	movs	r3, #0
 800751a:	e007      	b.n	800752c <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	f023 030f 	bic.w	r3, r3, #15
 8007524:	b2da      	uxtb	r2, r3
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800752a:	2301      	movs	r3, #1
}
 800752c:	4618      	mov	r0, r3
 800752e:	3708      	adds	r7, #8
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	460b      	mov	r3, r1
 800753e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8007540:	f107 020f 	add.w	r2, r7, #15
 8007544:	2301      	movs	r3, #1
 8007546:	2111      	movs	r1, #17
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f7ff fdeb 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d101      	bne.n	8007558 <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 8007554:	2300      	movs	r3, #0
 8007556:	e016      	b.n	8007586 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	f023 0302 	bic.w	r3, r3, #2
 800755e:	b2db      	uxtb	r3, r3
 8007560:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007562:	7bfa      	ldrb	r2, [r7, #15]
 8007564:	78fb      	ldrb	r3, [r7, #3]
 8007566:	4313      	orrs	r3, r2
 8007568:	b2db      	uxtb	r3, r3
 800756a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800756c:	f107 020f 	add.w	r2, r7, #15
 8007570:	2301      	movs	r3, #1
 8007572:	2111      	movs	r1, #17
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff fdef 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 8007580:	2300      	movs	r3, #0
 8007582:	e000      	b.n	8007586 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 8007584:	2301      	movs	r3, #1
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b082      	sub	sp, #8
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8007598:	2301      	movs	r3, #1
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	2111      	movs	r1, #17
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7ff fdc0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 80075aa:	2300      	movs	r3, #0
 80075ac:	e007      	b.n	80075be <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80075bc:	2301      	movs	r3, #1
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b084      	sub	sp, #16
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
 80075ce:	460b      	mov	r3, r1
 80075d0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 80075d2:	f107 020f 	add.w	r2, r7, #15
 80075d6:	2301      	movs	r3, #1
 80075d8:	2101      	movs	r1, #1
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7ff fda2 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d101      	bne.n	80075ea <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 80075e6:	2300      	movs	r3, #0
 80075e8:	e016      	b.n	8007618 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80075f4:	7bfa      	ldrb	r2, [r7, #15]
 80075f6:	78fb      	ldrb	r3, [r7, #3]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 80075fe:	f107 020f 	add.w	r2, r7, #15
 8007602:	2301      	movs	r3, #1
 8007604:	2101      	movs	r1, #1
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7ff fda6 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 8007612:	2300      	movs	r3, #0
 8007614:	e000      	b.n	8007618 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 8007616:	2301      	movs	r3, #1
}
 8007618:	4618      	mov	r0, r3
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 800762c:	887b      	ldrh	r3, [r7, #2]
 800762e:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 8007630:	887b      	ldrh	r3, [r7, #2]
 8007632:	0a1b      	lsrs	r3, r3, #8
 8007634:	b29b      	uxth	r3, r3
 8007636:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8007638:	f107 020d 	add.w	r2, r7, #13
 800763c:	2301      	movs	r3, #1
 800763e:	2106      	movs	r1, #6
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fd6f 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 800764c:	2300      	movs	r3, #0
 800764e:	e039      	b.n	80076c4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 8007650:	2300      	movs	r3, #0
 8007652:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 8007654:	7b7a      	ldrb	r2, [r7, #13]
 8007656:	7bfb      	ldrb	r3, [r7, #15]
 8007658:	4313      	orrs	r3, r2
 800765a:	b2db      	uxtb	r3, r3
 800765c:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 800765e:	f107 020d 	add.w	r2, r7, #13
 8007662:	2301      	movs	r3, #1
 8007664:	2106      	movs	r1, #6
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7ff fd76 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 8007672:	2300      	movs	r3, #0
 8007674:	e026      	b.n	80076c4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 8007676:	7bbb      	ldrb	r3, [r7, #14]
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 800767e:	f107 020d 	add.w	r2, r7, #13
 8007682:	2301      	movs	r3, #1
 8007684:	2107      	movs	r1, #7
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7ff fd4c 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d101      	bne.n	8007696 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 8007692:	2300      	movs	r3, #0
 8007694:	e016      	b.n	80076c4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 8007696:	7b7b      	ldrb	r3, [r7, #13]
 8007698:	f023 0307 	bic.w	r3, r3, #7
 800769c:	b2db      	uxtb	r3, r3
 800769e:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 80076a0:	7b7a      	ldrb	r2, [r7, #13]
 80076a2:	7bbb      	ldrb	r3, [r7, #14]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 80076aa:	f107 020d 	add.w	r2, r7, #13
 80076ae:	2301      	movs	r3, #1
 80076b0:	2107      	movs	r1, #7
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f7ff fd50 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d101      	bne.n	80076c2 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 80076be:	2300      	movs	r3, #0
 80076c0:	e000      	b.n	80076c4 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 80076c2:	2301      	movs	r3, #1
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 80076d8:	f107 020f 	add.w	r2, r7, #15
 80076dc:	2301      	movs	r3, #1
 80076de:	2108      	movs	r1, #8
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7ff fd1f 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d101      	bne.n	80076f0 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 80076ec:	2300      	movs	r3, #0
 80076ee:	e016      	b.n	800771e <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
 80076f2:	f023 0307 	bic.w	r3, r3, #7
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80076fa:	7bfa      	ldrb	r2, [r7, #15]
 80076fc:	78fb      	ldrb	r3, [r7, #3]
 80076fe:	4313      	orrs	r3, r2
 8007700:	b2db      	uxtb	r3, r3
 8007702:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8007704:	f107 020f 	add.w	r2, r7, #15
 8007708:	2301      	movs	r3, #1
 800770a:	2108      	movs	r1, #8
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7ff fd23 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d101      	bne.n	800771c <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 8007718:	2300      	movs	r3, #0
 800771a:	e000      	b.n	800771e <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 800771c:	2301      	movs	r3, #1
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b084      	sub	sp, #16
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
 800772e:	460b      	mov	r3, r1
 8007730:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 8007732:	f107 020f 	add.w	r2, r7, #15
 8007736:	2301      	movs	r3, #1
 8007738:	2109      	movs	r1, #9
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7ff fcf2 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 8007746:	2300      	movs	r3, #0
 8007748:	e016      	b.n	8007778 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 800774a:	7bfb      	ldrb	r3, [r7, #15]
 800774c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007750:	b2db      	uxtb	r3, r3
 8007752:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007754:	7bfa      	ldrb	r2, [r7, #15]
 8007756:	78fb      	ldrb	r3, [r7, #3]
 8007758:	4313      	orrs	r3, r2
 800775a:	b2db      	uxtb	r3, r3
 800775c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 800775e:	f107 020f 	add.w	r2, r7, #15
 8007762:	2301      	movs	r3, #1
 8007764:	2109      	movs	r1, #9
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7ff fcf6 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d101      	bne.n	8007776 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 8007772:	2300      	movs	r3, #0
 8007774:	e000      	b.n	8007778 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 8007776:	2301      	movs	r3, #1
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 800778c:	f107 020f 	add.w	r2, r7, #15
 8007790:	2301      	movs	r3, #1
 8007792:	210a      	movs	r1, #10
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7ff fcc5 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d101      	bne.n	80077a4 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 80077a0:	2300      	movs	r3, #0
 80077a2:	e016      	b.n	80077d2 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	f023 0307 	bic.w	r3, r3, #7
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80077ae:	7bfa      	ldrb	r2, [r7, #15]
 80077b0:	78fb      	ldrb	r3, [r7, #3]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 80077b8:	f107 020f 	add.w	r2, r7, #15
 80077bc:	2301      	movs	r3, #1
 80077be:	210a      	movs	r1, #10
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f7ff fcc9 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 80077cc:	2300      	movs	r3, #0
 80077ce:	e000      	b.n	80077d2 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 80077d0:	2301      	movs	r3, #1
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b084      	sub	sp, #16
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	460b      	mov	r3, r1
 80077e4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 80077e6:	f107 020f 	add.w	r2, r7, #15
 80077ea:	2301      	movs	r3, #1
 80077ec:	210a      	movs	r1, #10
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7ff fc98 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 80077fa:	2300      	movs	r3, #0
 80077fc:	e016      	b.n	800782c <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
 8007800:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8007804:	b2db      	uxtb	r3, r3
 8007806:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007808:	7bfa      	ldrb	r2, [r7, #15]
 800780a:	78fb      	ldrb	r3, [r7, #3]
 800780c:	4313      	orrs	r3, r2
 800780e:	b2db      	uxtb	r3, r3
 8007810:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 8007812:	f107 020f 	add.w	r2, r7, #15
 8007816:	2301      	movs	r3, #1
 8007818:	210a      	movs	r1, #10
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7ff fc9c 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 8007826:	2300      	movs	r3, #0
 8007828:	e000      	b.n	800782c <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 800782a:	2301      	movs	r3, #1
}
 800782c:	4618      	mov	r0, r3
 800782e:	3710      	adds	r7, #16
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	460b      	mov	r3, r1
 800783e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 8007840:	f107 020f 	add.w	r2, r7, #15
 8007844:	2301      	movs	r3, #1
 8007846:	210d      	movs	r1, #13
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f7ff fc6b 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d101      	bne.n	8007858 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 8007854:	2300      	movs	r3, #0
 8007856:	e016      	b.n	8007886 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
 800785a:	f023 0320 	bic.w	r3, r3, #32
 800785e:	b2db      	uxtb	r3, r3
 8007860:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007862:	7bfa      	ldrb	r2, [r7, #15]
 8007864:	78fb      	ldrb	r3, [r7, #3]
 8007866:	4313      	orrs	r3, r2
 8007868:	b2db      	uxtb	r3, r3
 800786a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 800786c:	f107 020f 	add.w	r2, r7, #15
 8007870:	2301      	movs	r3, #1
 8007872:	210d      	movs	r1, #13
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f7ff fc6f 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d101      	bne.n	8007884 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 8007880:	2300      	movs	r3, #0
 8007882:	e000      	b.n	8007886 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 8007884:	2301      	movs	r3, #1
}
 8007886:	4618      	mov	r0, r3
 8007888:	3710      	adds	r7, #16
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 800788e:	b580      	push	{r7, lr}
 8007890:	b084      	sub	sp, #16
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
 8007896:	460b      	mov	r3, r1
 8007898:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 800789a:	f107 020f 	add.w	r2, r7, #15
 800789e:	2301      	movs	r3, #1
 80078a0:	210d      	movs	r1, #13
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f7ff fc3e 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 80078ae:	2300      	movs	r3, #0
 80078b0:	e016      	b.n	80078e0 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
 80078b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80078bc:	7bfa      	ldrb	r2, [r7, #15]
 80078be:	78fb      	ldrb	r3, [r7, #3]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 80078c6:	f107 020f 	add.w	r2, r7, #15
 80078ca:	2301      	movs	r3, #1
 80078cc:	210d      	movs	r1, #13
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff fc42 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 80078da:	2300      	movs	r3, #0
 80078dc:	e000      	b.n	80078e0 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 80078de:	2301      	movs	r3, #1
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 80078f4:	f107 020f 	add.w	r2, r7, #15
 80078f8:	2301      	movs	r3, #1
 80078fa:	2112      	movs	r1, #18
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7ff fc11 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 8007908:	2300      	movs	r3, #0
 800790a:	e016      	b.n	800793a <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	f023 0304 	bic.w	r3, r3, #4
 8007912:	b2db      	uxtb	r3, r3
 8007914:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007916:	7bfa      	ldrb	r2, [r7, #15]
 8007918:	78fb      	ldrb	r3, [r7, #3]
 800791a:	4313      	orrs	r3, r2
 800791c:	b2db      	uxtb	r3, r3
 800791e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 8007920:	f107 020f 	add.w	r2, r7, #15
 8007924:	2301      	movs	r3, #1
 8007926:	2112      	movs	r1, #18
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7ff fc15 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 8007934:	2300      	movs	r3, #0
 8007936:	e000      	b.n	800793a <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 8007938:	2301      	movs	r3, #1
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
 800794a:	460b      	mov	r3, r1
 800794c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 800794e:	f107 020f 	add.w	r2, r7, #15
 8007952:	2301      	movs	r3, #1
 8007954:	2113      	movs	r1, #19
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f7ff fbe4 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d101      	bne.n	8007966 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 8007962:	2300      	movs	r3, #0
 8007964:	e016      	b.n	8007994 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	f023 0304 	bic.w	r3, r3, #4
 800796c:	b2db      	uxtb	r3, r3
 800796e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007970:	7bfa      	ldrb	r2, [r7, #15]
 8007972:	78fb      	ldrb	r3, [r7, #3]
 8007974:	4313      	orrs	r3, r2
 8007976:	b2db      	uxtb	r3, r3
 8007978:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 800797a:	f107 020f 	add.w	r2, r7, #15
 800797e:	2301      	movs	r3, #1
 8007980:	2113      	movs	r1, #19
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7ff fbe8 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d101      	bne.n	8007992 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 800798e:	2300      	movs	r3, #0
 8007990:	e000      	b.n	8007994 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 8007992:	2301      	movs	r3, #1
}
 8007994:	4618      	mov	r0, r3
 8007996:	3710      	adds	r7, #16
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	460b      	mov	r3, r1
 80079a6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 80079a8:	f107 020f 	add.w	r2, r7, #15
 80079ac:	2301      	movs	r3, #1
 80079ae:	2114      	movs	r1, #20
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7ff fbb7 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d101      	bne.n	80079c0 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 80079bc:	2300      	movs	r3, #0
 80079be:	e016      	b.n	80079ee <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
 80079c2:	f023 0303 	bic.w	r3, r3, #3
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80079ca:	7bfa      	ldrb	r2, [r7, #15]
 80079cc:	78fb      	ldrb	r3, [r7, #3]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 80079d4:	f107 020f 	add.w	r2, r7, #15
 80079d8:	2301      	movs	r3, #1
 80079da:	2114      	movs	r1, #20
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f7ff fbbb 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 80079e8:	2300      	movs	r3, #0
 80079ea:	e000      	b.n	80079ee <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 80079ec:	2301      	movs	r3, #1
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	460b      	mov	r3, r1
 8007a00:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007a02:	f107 020f 	add.w	r2, r7, #15
 8007a06:	2301      	movs	r3, #1
 8007a08:	2119      	movs	r1, #25
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f7ff fb8a 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d101      	bne.n	8007a1a <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 8007a16:	2300      	movs	r3, #0
 8007a18:	e016      	b.n	8007a48 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 8007a1a:	7bfb      	ldrb	r3, [r7, #15]
 8007a1c:	f023 0302 	bic.w	r3, r3, #2
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007a24:	7bfa      	ldrb	r2, [r7, #15]
 8007a26:	78fb      	ldrb	r3, [r7, #3]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007a2e:	f107 020f 	add.w	r2, r7, #15
 8007a32:	2301      	movs	r3, #1
 8007a34:	2119      	movs	r1, #25
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7ff fb8e 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d101      	bne.n	8007a46 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 8007a42:	2300      	movs	r3, #0
 8007a44:	e000      	b.n	8007a48 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 8007a46:	2301      	movs	r3, #1
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3710      	adds	r7, #16
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	460b      	mov	r3, r1
 8007a5a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007a5c:	f107 020f 	add.w	r2, r7, #15
 8007a60:	2301      	movs	r3, #1
 8007a62:	2119      	movs	r1, #25
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff fb5d 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d101      	bne.n	8007a74 <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 8007a70:	2300      	movs	r3, #0
 8007a72:	e016      	b.n	8007aa2 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	f023 0308 	bic.w	r3, r3, #8
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007a7e:	7bfa      	ldrb	r2, [r7, #15]
 8007a80:	78fb      	ldrb	r3, [r7, #3]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007a88:	f107 020f 	add.w	r2, r7, #15
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	2119      	movs	r1, #25
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f7ff fb61 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	e000      	b.n	8007aa2 <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 8007aa0:	2301      	movs	r3, #1
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b084      	sub	sp, #16
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007ab6:	f107 020f 	add.w	r2, r7, #15
 8007aba:	2301      	movs	r3, #1
 8007abc:	2119      	movs	r1, #25
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7ff fb30 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 8007aca:	2300      	movs	r3, #0
 8007acc:	e016      	b.n	8007afc <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 8007ace:	7bfb      	ldrb	r3, [r7, #15]
 8007ad0:	f023 0310 	bic.w	r3, r3, #16
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007ad8:	7bfa      	ldrb	r2, [r7, #15]
 8007ada:	78fb      	ldrb	r3, [r7, #3]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007ae2:	f107 020f 	add.w	r2, r7, #15
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	2119      	movs	r1, #25
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff fb34 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d101      	bne.n	8007afa <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 8007af6:	2300      	movs	r3, #0
 8007af8:	e000      	b.n	8007afc <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 8007afa:	2301      	movs	r3, #1
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b084      	sub	sp, #16
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007b10:	f107 020f 	add.w	r2, r7, #15
 8007b14:	2301      	movs	r3, #1
 8007b16:	2119      	movs	r1, #25
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f7ff fb03 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d101      	bne.n	8007b28 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 8007b24:	2300      	movs	r3, #0
 8007b26:	e016      	b.n	8007b56 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 8007b28:	7bfb      	ldrb	r3, [r7, #15]
 8007b2a:	f023 0304 	bic.w	r3, r3, #4
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007b32:	7bfa      	ldrb	r2, [r7, #15]
 8007b34:	78fb      	ldrb	r3, [r7, #3]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8007b3c:	f107 020f 	add.w	r2, r7, #15
 8007b40:	2301      	movs	r3, #1
 8007b42:	2119      	movs	r1, #25
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f7ff fb07 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 8007b50:	2300      	movs	r3, #0
 8007b52:	e000      	b.n	8007b56 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 8007b54:	2301      	movs	r3, #1
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b082      	sub	sp, #8
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
 8007b66:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8007b68:	2301      	movs	r3, #1
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	211b      	movs	r1, #27
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7ff fad8 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	e007      	b.n	8007b8e <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	f003 0308 	and.w	r3, r3, #8
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007b8c:	2301      	movs	r3, #1
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b082      	sub	sp, #8
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	683a      	ldr	r2, [r7, #0]
 8007ba4:	211b      	movs	r1, #27
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f7ff fabc 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	e007      	b.n	8007bc6 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	f003 0320 	and.w	r3, r3, #32
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007bc4:	2301      	movs	r3, #1
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b082      	sub	sp, #8
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
 8007bd6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8007bd8:	2301      	movs	r3, #1
 8007bda:	683a      	ldr	r2, [r7, #0]
 8007bdc:	211c      	movs	r1, #28
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff faa0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d101      	bne.n	8007bee <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007bea:	2300      	movs	r3, #0
 8007bec:	e007      	b.n	8007bfe <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	f003 0310 	and.w	r3, r3, #16
 8007bf6:	b2da      	uxtb	r2, r3
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007bfc:	2301      	movs	r3, #1
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3708      	adds	r7, #8
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b082      	sub	sp, #8
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8007c10:	2301      	movs	r3, #1
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	211c      	movs	r1, #28
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7ff fa84 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d101      	bne.n	8007c26 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007c22:	2300      	movs	r3, #0
 8007c24:	e007      	b.n	8007c36 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	f003 0320 	and.w	r3, r3, #32
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c34:	2301      	movs	r3, #1
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b082      	sub	sp, #8
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
 8007c46:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007c48:	2301      	movs	r3, #1
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	211d      	movs	r1, #29
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7ff fa68 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d101      	bne.n	8007c5e <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	e007      	b.n	8007c6e <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007c6c:	2301      	movs	r3, #1
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3708      	adds	r7, #8
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b082      	sub	sp, #8
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007c80:	2301      	movs	r3, #1
 8007c82:	683a      	ldr	r2, [r7, #0]
 8007c84:	211d      	movs	r1, #29
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f7ff fa4c 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 8007c92:	2300      	movs	r3, #0
 8007c94:	e007      	b.n	8007ca6 <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	b2da      	uxtb	r2, r3
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007ca4:	2301      	movs	r3, #1
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3708      	adds	r7, #8
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}

08007cae <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 8007cae:	b580      	push	{r7, lr}
 8007cb0:	b082      	sub	sp, #8
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
 8007cb6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007cb8:	2301      	movs	r3, #1
 8007cba:	683a      	ldr	r2, [r7, #0]
 8007cbc:	211d      	movs	r1, #29
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f7ff fa30 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	e007      	b.n	8007cde <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	f003 0304 	and.w	r3, r3, #4
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007cdc:	2301      	movs	r3, #1
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b082      	sub	sp, #8
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
 8007cee:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	683a      	ldr	r2, [r7, #0]
 8007cf4:	211d      	movs	r1, #29
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7ff fa14 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 8007d02:	2300      	movs	r3, #0
 8007d04:	e007      	b.n	8007d16 <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	f003 0308 	and.w	r3, r3, #8
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d14:	2301      	movs	r3, #1
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3708      	adds	r7, #8
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b082      	sub	sp, #8
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007d28:	2301      	movs	r3, #1
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	211d      	movs	r1, #29
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f7ff f9f8 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d101      	bne.n	8007d3e <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	e007      	b.n	8007d4e <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	f003 0310 	and.w	r3, r3, #16
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d4c:	2301      	movs	r3, #1
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007d60:	2301      	movs	r3, #1
 8007d62:	683a      	ldr	r2, [r7, #0]
 8007d64:	211d      	movs	r1, #29
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f7ff f9dc 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e007      	b.n	8007d86 <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	f003 0320 	and.w	r3, r3, #32
 8007d7e:	b2da      	uxtb	r2, r3
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007d84:	2301      	movs	r3, #1
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b082      	sub	sp, #8
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
 8007d96:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8007d98:	2301      	movs	r3, #1
 8007d9a:	683a      	ldr	r2, [r7, #0]
 8007d9c:	211d      	movs	r1, #29
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7ff f9c0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d101      	bne.n	8007dae <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007daa:	2300      	movs	r3, #0
 8007dac:	e007      	b.n	8007dbe <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db6:	b2da      	uxtb	r2, r3
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007dbc:	2301      	movs	r3, #1
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3708      	adds	r7, #8
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b082      	sub	sp, #8
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	211e      	movs	r1, #30
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7ff f9a4 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 8007de2:	2300      	movs	r3, #0
 8007de4:	e007      	b.n	8007df6 <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007df4:	2301      	movs	r3, #1
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}

08007dfe <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b082      	sub	sp, #8
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
 8007e06:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 8007e08:	2301      	movs	r3, #1
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	211e      	movs	r1, #30
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f7ff f988 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d101      	bne.n	8007e1e <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	e007      	b.n	8007e2e <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e2c:	2301      	movs	r3, #1
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3708      	adds	r7, #8
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b084      	sub	sp, #16
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	6078      	str	r0, [r7, #4]
 8007e3e:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 8007e40:	f107 020e 	add.w	r2, r7, #14
 8007e44:	2301      	movs	r3, #1
 8007e46:	213a      	movs	r1, #58	; 0x3a
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7ff f96b 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 8007e54:	2300      	movs	r3, #0
 8007e56:	e021      	b.n	8007e9c <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 8007e5c:	7bbb      	ldrb	r3, [r7, #14]
 8007e5e:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 8007e60:	f107 020f 	add.w	r2, r7, #15
 8007e64:	2301      	movs	r3, #1
 8007e66:	213b      	movs	r1, #59	; 0x3b
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7ff f95b 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d101      	bne.n	8007e78 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 8007e74:	2300      	movs	r3, #0
 8007e76:	e011      	b.n	8007e9c <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
 8007e7a:	f003 030f 	and.w	r3, r3, #15
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 8007e82:	7bfb      	ldrb	r3, [r7, #15]
 8007e84:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	b21a      	sxth	r2, r3
 8007e8c:	7bbb      	ldrb	r3, [r7, #14]
 8007e8e:	b21b      	sxth	r3, r3
 8007e90:	4313      	orrs	r3, r2
 8007e92:	b21b      	sxth	r3, r3
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e9a:	2301      	movs	r3, #1
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007eae:	2301      	movs	r3, #1
 8007eb0:	683a      	ldr	r2, [r7, #0]
 8007eb2:	213b      	movs	r1, #59	; 0x3b
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff f935 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e007      	b.n	8007ed4 <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	f003 0310 	and.w	r3, r3, #16
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007ed2:	2301      	movs	r3, #1
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3708      	adds	r7, #8
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	683a      	ldr	r2, [r7, #0]
 8007eea:	213b      	movs	r1, #59	; 0x3b
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f7ff f919 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d101      	bne.n	8007efc <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	e007      	b.n	8007f0c <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	f003 0320 	and.w	r3, r3, #32
 8007f04:	b2da      	uxtb	r2, r3
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007f0a:	2301      	movs	r3, #1
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b082      	sub	sp, #8
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 8007f1e:	2301      	movs	r3, #1
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	213b      	movs	r1, #59	; 0x3b
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff f8fd 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d101      	bne.n	8007f34 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 8007f30:	2300      	movs	r3, #0
 8007f32:	e007      	b.n	8007f44 <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007f42:	2301      	movs	r3, #1
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 8007f56:	f107 020e 	add.w	r2, r7, #14
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	213c      	movs	r1, #60	; 0x3c
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f7ff f8e0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d101      	bne.n	8007f6e <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e021      	b.n	8007fb2 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 8007f6e:	7bbb      	ldrb	r3, [r7, #14]
 8007f70:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 8007f72:	7bbb      	ldrb	r3, [r7, #14]
 8007f74:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 8007f76:	f107 020f 	add.w	r2, r7, #15
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	213d      	movs	r1, #61	; 0x3d
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff f8d0 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d101      	bne.n	8007f8e <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e011      	b.n	8007fb2 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
 8007f90:	f003 0303 	and.w	r3, r3, #3
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
 8007f9e:	021b      	lsls	r3, r3, #8
 8007fa0:	b21a      	sxth	r2, r3
 8007fa2:	7bbb      	ldrb	r3, [r7, #14]
 8007fa4:	b21b      	sxth	r3, r3
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	b21b      	sxth	r3, r3
 8007faa:	b29a      	uxth	r2, r3
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007fb0:	2301      	movs	r3, #1
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b082      	sub	sp, #8
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
 8007fc2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	683a      	ldr	r2, [r7, #0]
 8007fc8:	2153      	movs	r1, #83	; 0x53
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f7ff f8aa 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d101      	bne.n	8007fda <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	e007      	b.n	8007fea <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	f003 0310 	and.w	r3, r3, #16
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007fe8:	2301      	movs	r3, #1
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3708      	adds	r7, #8
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b082      	sub	sp, #8
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
 8007ffa:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	683a      	ldr	r2, [r7, #0]
 8008000:	2153      	movs	r1, #83	; 0x53
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7ff f88e 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 800800e:	2300      	movs	r3, #0
 8008010:	e007      	b.n	8008022 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	f003 0320 	and.w	r3, r3, #32
 800801a:	b2da      	uxtb	r2, r3
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008020:	2301      	movs	r3, #1
}
 8008022:	4618      	mov	r0, r3
 8008024:	3708      	adds	r7, #8
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b084      	sub	sp, #16
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	460b      	mov	r3, r1
 8008034:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008036:	f107 020f 	add.w	r2, r7, #15
 800803a:	2301      	movs	r3, #1
 800803c:	2158      	movs	r1, #88	; 0x58
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f7ff f870 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d101      	bne.n	800804e <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 800804a:	2300      	movs	r3, #0
 800804c:	e016      	b.n	800807c <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 800804e:	7bfb      	ldrb	r3, [r7, #15]
 8008050:	f023 0301 	bic.w	r3, r3, #1
 8008054:	b2db      	uxtb	r3, r3
 8008056:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008058:	7bfa      	ldrb	r2, [r7, #15]
 800805a:	78fb      	ldrb	r3, [r7, #3]
 800805c:	4313      	orrs	r3, r2
 800805e:	b2db      	uxtb	r3, r3
 8008060:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008062:	f107 020f 	add.w	r2, r7, #15
 8008066:	2301      	movs	r3, #1
 8008068:	2158      	movs	r1, #88	; 0x58
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f7ff f874 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 8008076:	2300      	movs	r3, #0
 8008078:	e000      	b.n	800807c <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 800807a:	2301      	movs	r3, #1
}
 800807c:	4618      	mov	r0, r3
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008090:	f107 020f 	add.w	r2, r7, #15
 8008094:	2301      	movs	r3, #1
 8008096:	2158      	movs	r1, #88	; 0x58
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f7ff f843 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d101      	bne.n	80080a8 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 80080a4:	2300      	movs	r3, #0
 80080a6:	e016      	b.n	80080d6 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 80080a8:	7bfb      	ldrb	r3, [r7, #15]
 80080aa:	f023 0302 	bic.w	r3, r3, #2
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80080b2:	7bfa      	ldrb	r2, [r7, #15]
 80080b4:	78fb      	ldrb	r3, [r7, #3]
 80080b6:	4313      	orrs	r3, r2
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 80080bc:	f107 020f 	add.w	r2, r7, #15
 80080c0:	2301      	movs	r3, #1
 80080c2:	2158      	movs	r1, #88	; 0x58
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7ff f847 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d101      	bne.n	80080d4 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 80080d0:	2300      	movs	r3, #0
 80080d2:	e000      	b.n	80080d6 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 80080d4:	2301      	movs	r3, #1
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b084      	sub	sp, #16
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	460b      	mov	r3, r1
 80080e8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 80080ea:	f107 020f 	add.w	r2, r7, #15
 80080ee:	2301      	movs	r3, #1
 80080f0:	2158      	movs	r1, #88	; 0x58
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f7ff f816 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d101      	bne.n	8008102 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 80080fe:	2300      	movs	r3, #0
 8008100:	e016      	b.n	8008130 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 8008102:	7bfb      	ldrb	r3, [r7, #15]
 8008104:	f023 0304 	bic.w	r3, r3, #4
 8008108:	b2db      	uxtb	r3, r3
 800810a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800810c:	7bfa      	ldrb	r2, [r7, #15]
 800810e:	78fb      	ldrb	r3, [r7, #3]
 8008110:	4313      	orrs	r3, r2
 8008112:	b2db      	uxtb	r3, r3
 8008114:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008116:	f107 020f 	add.w	r2, r7, #15
 800811a:	2301      	movs	r3, #1
 800811c:	2158      	movs	r1, #88	; 0x58
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7ff f81a 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 800812a:	2300      	movs	r3, #0
 800812c:	e000      	b.n	8008130 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 800812e:	2301      	movs	r3, #1
}
 8008130:	4618      	mov	r0, r3
 8008132:	3710      	adds	r7, #16
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	460b      	mov	r3, r1
 8008142:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008144:	f107 020f 	add.w	r2, r7, #15
 8008148:	2301      	movs	r3, #1
 800814a:	2158      	movs	r1, #88	; 0x58
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f7fe ffe9 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 8008158:	2300      	movs	r3, #0
 800815a:	e016      	b.n	800818a <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 800815c:	7bfb      	ldrb	r3, [r7, #15]
 800815e:	f023 0308 	bic.w	r3, r3, #8
 8008162:	b2db      	uxtb	r3, r3
 8008164:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008166:	7bfa      	ldrb	r2, [r7, #15]
 8008168:	78fb      	ldrb	r3, [r7, #3]
 800816a:	4313      	orrs	r3, r2
 800816c:	b2db      	uxtb	r3, r3
 800816e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 8008170:	f107 020f 	add.w	r2, r7, #15
 8008174:	2301      	movs	r3, #1
 8008176:	2158      	movs	r1, #88	; 0x58
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f7fe ffed 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 8008184:	2300      	movs	r3, #0
 8008186:	e000      	b.n	800818a <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 8008188:	2301      	movs	r3, #1
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b084      	sub	sp, #16
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
 800819a:	460b      	mov	r3, r1
 800819c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800819e:	f107 020f 	add.w	r2, r7, #15
 80081a2:	2301      	movs	r3, #1
 80081a4:	2158      	movs	r1, #88	; 0x58
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f7fe ffbc 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 80081b2:	2300      	movs	r3, #0
 80081b4:	e016      	b.n	80081e4 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 80081b6:	7bfb      	ldrb	r3, [r7, #15]
 80081b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80081c0:	7bfa      	ldrb	r2, [r7, #15]
 80081c2:	78fb      	ldrb	r3, [r7, #3]
 80081c4:	4313      	orrs	r3, r2
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 80081ca:	f107 020f 	add.w	r2, r7, #15
 80081ce:	2301      	movs	r3, #1
 80081d0:	2158      	movs	r1, #88	; 0x58
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f7fe ffc0 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 80081de:	2300      	movs	r3, #0
 80081e0:	e000      	b.n	80081e4 <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 80081e2:	2301      	movs	r3, #1
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	460b      	mov	r3, r1
 80081f6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 80081f8:	78fb      	ldrb	r3, [r7, #3]
 80081fa:	f003 031f 	and.w	r3, r3, #31
 80081fe:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8008200:	f107 020f 	add.w	r2, r7, #15
 8008204:	2301      	movs	r3, #1
 8008206:	2159      	movs	r1, #89	; 0x59
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7fe ff8b 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d101      	bne.n	8008218 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 8008214:	2300      	movs	r3, #0
 8008216:	e016      	b.n	8008246 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 8008218:	7bfb      	ldrb	r3, [r7, #15]
 800821a:	f023 031f 	bic.w	r3, r3, #31
 800821e:	b2db      	uxtb	r3, r3
 8008220:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008222:	7bfa      	ldrb	r2, [r7, #15]
 8008224:	78fb      	ldrb	r3, [r7, #3]
 8008226:	4313      	orrs	r3, r2
 8008228:	b2db      	uxtb	r3, r3
 800822a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800822c:	f107 020f 	add.w	r2, r7, #15
 8008230:	2301      	movs	r3, #1
 8008232:	2159      	movs	r1, #89	; 0x59
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f7fe ff8f 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 8008240:	2300      	movs	r3, #0
 8008242:	e000      	b.n	8008246 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 8008244:	2301      	movs	r3, #1
}
 8008246:	4618      	mov	r0, r3
 8008248:	3710      	adds	r7, #16
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 800824e:	b580      	push	{r7, lr}
 8008250:	b084      	sub	sp, #16
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
 8008256:	460b      	mov	r3, r1
 8008258:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800825a:	f107 020f 	add.w	r2, r7, #15
 800825e:	2301      	movs	r3, #1
 8008260:	2159      	movs	r1, #89	; 0x59
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f7fe ff5e 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d101      	bne.n	8008272 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800826e:	2300      	movs	r3, #0
 8008270:	e016      	b.n	80082a0 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 8008272:	7bfb      	ldrb	r3, [r7, #15]
 8008274:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8008278:	b2db      	uxtb	r3, r3
 800827a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800827c:	7bfa      	ldrb	r2, [r7, #15]
 800827e:	78fb      	ldrb	r3, [r7, #3]
 8008280:	4313      	orrs	r3, r2
 8008282:	b2db      	uxtb	r3, r3
 8008284:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 8008286:	f107 020f 	add.w	r2, r7, #15
 800828a:	2301      	movs	r3, #1
 800828c:	2159      	movs	r1, #89	; 0x59
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7fe ff62 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d101      	bne.n	800829e <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 800829a:	2300      	movs	r3, #0
 800829c:	e000      	b.n	80082a0 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 800829e:	2301      	movs	r3, #1
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3710      	adds	r7, #16
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	460b      	mov	r3, r1
 80082b2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 80082b4:	78fb      	ldrb	r3, [r7, #3]
 80082b6:	f003 0303 	and.w	r3, r3, #3
 80082ba:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80082bc:	f107 020f 	add.w	r2, r7, #15
 80082c0:	2301      	movs	r3, #1
 80082c2:	215a      	movs	r1, #90	; 0x5a
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f7fe ff2d 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d101      	bne.n	80082d4 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 80082d0:	2300      	movs	r3, #0
 80082d2:	e016      	b.n	8008302 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
 80082d6:	f023 0303 	bic.w	r3, r3, #3
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80082de:	7bfa      	ldrb	r2, [r7, #15]
 80082e0:	78fb      	ldrb	r3, [r7, #3]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80082e8:	f107 020f 	add.w	r2, r7, #15
 80082ec:	2301      	movs	r3, #1
 80082ee:	215a      	movs	r1, #90	; 0x5a
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f7fe ff31 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d101      	bne.n	8008300 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 80082fc:	2300      	movs	r3, #0
 80082fe:	e000      	b.n	8008302 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 8008300:	2301      	movs	r3, #1
}
 8008302:	4618      	mov	r0, r3
 8008304:	3710      	adds	r7, #16
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b084      	sub	sp, #16
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
 8008312:	460b      	mov	r3, r1
 8008314:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 8008316:	78fb      	ldrb	r3, [r7, #3]
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 800831c:	78fb      	ldrb	r3, [r7, #3]
 800831e:	f003 030c 	and.w	r3, r3, #12
 8008322:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8008324:	f107 020f 	add.w	r2, r7, #15
 8008328:	2301      	movs	r3, #1
 800832a:	215a      	movs	r1, #90	; 0x5a
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f7fe fef9 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d101      	bne.n	800833c <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 8008338:	2300      	movs	r3, #0
 800833a:	e016      	b.n	800836a <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	f023 030c 	bic.w	r3, r3, #12
 8008342:	b2db      	uxtb	r3, r3
 8008344:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008346:	7bfa      	ldrb	r2, [r7, #15]
 8008348:	78fb      	ldrb	r3, [r7, #3]
 800834a:	4313      	orrs	r3, r2
 800834c:	b2db      	uxtb	r3, r3
 800834e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 8008350:	f107 020f 	add.w	r2, r7, #15
 8008354:	2301      	movs	r3, #1
 8008356:	215a      	movs	r1, #90	; 0x5a
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f7fe fefd 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 8008364:	2300      	movs	r3, #0
 8008366:	e000      	b.n	800836a <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 8008368:	2301      	movs	r3, #1
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	460b      	mov	r3, r1
 800837c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 800837e:	78fb      	ldrb	r3, [r7, #3]
 8008380:	011b      	lsls	r3, r3, #4
 8008382:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	f023 030f 	bic.w	r3, r3, #15
 800838a:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800838c:	f107 020f 	add.w	r2, r7, #15
 8008390:	2301      	movs	r3, #1
 8008392:	215a      	movs	r1, #90	; 0x5a
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f7fe fec5 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 80083a0:	2300      	movs	r3, #0
 80083a2:	e016      	b.n	80083d2 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 80083a4:	7bfb      	ldrb	r3, [r7, #15]
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80083ae:	7bfa      	ldrb	r2, [r7, #15]
 80083b0:	78fb      	ldrb	r3, [r7, #3]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 80083b8:	f107 020f 	add.w	r2, r7, #15
 80083bc:	2301      	movs	r3, #1
 80083be:	215a      	movs	r1, #90	; 0x5a
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f7fe fec9 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 80083cc:	2300      	movs	r3, #0
 80083ce:	e000      	b.n	80083d2 <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 80083d0:	2301      	movs	r3, #1
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	460b      	mov	r3, r1
 80083e4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 80083e6:	78fb      	ldrb	r3, [r7, #3]
 80083e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80083ec:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 80083ee:	f107 020f 	add.w	r2, r7, #15
 80083f2:	2301      	movs	r3, #1
 80083f4:	215b      	movs	r1, #91	; 0x5b
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f7fe fe94 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 8008402:	2300      	movs	r3, #0
 8008404:	e016      	b.n	8008434 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 8008406:	7bfb      	ldrb	r3, [r7, #15]
 8008408:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800840c:	b2db      	uxtb	r3, r3
 800840e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008410:	7bfa      	ldrb	r2, [r7, #15]
 8008412:	78fb      	ldrb	r3, [r7, #3]
 8008414:	4313      	orrs	r3, r2
 8008416:	b2db      	uxtb	r3, r3
 8008418:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800841a:	f107 020f 	add.w	r2, r7, #15
 800841e:	2301      	movs	r3, #1
 8008420:	215b      	movs	r1, #91	; 0x5b
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7fe fe98 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008428:	4603      	mov	r3, r0
 800842a:	2b00      	cmp	r3, #0
 800842c:	d101      	bne.n	8008432 <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 800842e:	2300      	movs	r3, #0
 8008430:	e000      	b.n	8008434 <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 8008432:	2301      	movs	r3, #1
}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	460b      	mov	r3, r1
 8008446:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8008448:	f107 020f 	add.w	r2, r7, #15
 800844c:	2301      	movs	r3, #1
 800844e:	215b      	movs	r1, #91	; 0x5b
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7fe fe67 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d101      	bne.n	8008460 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 800845c:	2300      	movs	r3, #0
 800845e:	e016      	b.n	800848e <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 8008460:	7bfb      	ldrb	r3, [r7, #15]
 8008462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008466:	b2db      	uxtb	r3, r3
 8008468:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800846a:	7bfa      	ldrb	r2, [r7, #15]
 800846c:	78fb      	ldrb	r3, [r7, #3]
 800846e:	4313      	orrs	r3, r2
 8008470:	b2db      	uxtb	r3, r3
 8008472:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 8008474:	f107 020f 	add.w	r2, r7, #15
 8008478:	2301      	movs	r3, #1
 800847a:	215b      	movs	r1, #91	; 0x5b
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f7fe fe6b 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d101      	bne.n	800848c <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 8008488:	2300      	movs	r3, #0
 800848a:	e000      	b.n	800848e <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 800848c:	2301      	movs	r3, #1
}
 800848e:	4618      	mov	r0, r3
 8008490:	3710      	adds	r7, #16
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b084      	sub	sp, #16
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
 800849e:	460b      	mov	r3, r1
 80084a0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 80084a2:	78fb      	ldrb	r3, [r7, #3]
 80084a4:	f003 030f 	and.w	r3, r3, #15
 80084a8:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80084aa:	f107 020f 	add.w	r2, r7, #15
 80084ae:	2301      	movs	r3, #1
 80084b0:	215c      	movs	r1, #92	; 0x5c
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7fe fe36 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 80084be:	2300      	movs	r3, #0
 80084c0:	e016      	b.n	80084f0 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 80084c2:	7bfb      	ldrb	r3, [r7, #15]
 80084c4:	f023 030f 	bic.w	r3, r3, #15
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80084cc:	7bfa      	ldrb	r2, [r7, #15]
 80084ce:	78fb      	ldrb	r3, [r7, #3]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80084d6:	f107 020f 	add.w	r2, r7, #15
 80084da:	2301      	movs	r3, #1
 80084dc:	215c      	movs	r1, #92	; 0x5c
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fe fe3a 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 80084ea:	2300      	movs	r3, #0
 80084ec:	e000      	b.n	80084f0 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 80084ee:	2301      	movs	r3, #1
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	460b      	mov	r3, r1
 8008502:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008504:	f107 020f 	add.w	r2, r7, #15
 8008508:	2301      	movs	r3, #1
 800850a:	215c      	movs	r1, #92	; 0x5c
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7fe fe09 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d101      	bne.n	800851c <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 8008518:	2300      	movs	r3, #0
 800851a:	e016      	b.n	800854a <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 800851c:	7bfb      	ldrb	r3, [r7, #15]
 800851e:	f023 0310 	bic.w	r3, r3, #16
 8008522:	b2db      	uxtb	r3, r3
 8008524:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008526:	7bfa      	ldrb	r2, [r7, #15]
 8008528:	78fb      	ldrb	r3, [r7, #3]
 800852a:	4313      	orrs	r3, r2
 800852c:	b2db      	uxtb	r3, r3
 800852e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008530:	f107 020f 	add.w	r2, r7, #15
 8008534:	2301      	movs	r3, #1
 8008536:	215c      	movs	r1, #92	; 0x5c
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7fe fe0d 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800853e:	4603      	mov	r3, r0
 8008540:	2b00      	cmp	r3, #0
 8008542:	d101      	bne.n	8008548 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 8008544:	2300      	movs	r3, #0
 8008546:	e000      	b.n	800854a <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 8008548:	2301      	movs	r3, #1
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	460b      	mov	r3, r1
 800855c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 800855e:	78fb      	ldrb	r3, [r7, #3]
 8008560:	015b      	lsls	r3, r3, #5
 8008562:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 8008564:	78fb      	ldrb	r3, [r7, #3]
 8008566:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800856a:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800856c:	f107 020f 	add.w	r2, r7, #15
 8008570:	2301      	movs	r3, #1
 8008572:	215c      	movs	r1, #92	; 0x5c
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7fe fdd5 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d101      	bne.n	8008584 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 8008580:	2300      	movs	r3, #0
 8008582:	e016      	b.n	80085b2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800858a:	b2db      	uxtb	r3, r3
 800858c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800858e:	7bfa      	ldrb	r2, [r7, #15]
 8008590:	78fb      	ldrb	r3, [r7, #3]
 8008592:	4313      	orrs	r3, r2
 8008594:	b2db      	uxtb	r3, r3
 8008596:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008598:	f107 020f 	add.w	r2, r7, #15
 800859c:	2301      	movs	r3, #1
 800859e:	215c      	movs	r1, #92	; 0x5c
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f7fe fdd9 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 80085ac:	2300      	movs	r3, #0
 80085ae:	e000      	b.n	80085b2 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 80085b0:	2301      	movs	r3, #1
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b084      	sub	sp, #16
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
 80085c2:	460b      	mov	r3, r1
 80085c4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 80085c6:	f107 020f 	add.w	r2, r7, #15
 80085ca:	2301      	movs	r3, #1
 80085cc:	215d      	movs	r1, #93	; 0x5d
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f7fe fda8 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d101      	bne.n	80085de <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 80085da:	2300      	movs	r3, #0
 80085dc:	e016      	b.n	800860c <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	f023 0307 	bic.w	r3, r3, #7
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80085e8:	7bfa      	ldrb	r2, [r7, #15]
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 80085f2:	f107 020f 	add.w	r2, r7, #15
 80085f6:	2301      	movs	r3, #1
 80085f8:	215d      	movs	r1, #93	; 0x5d
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f7fe fdac 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 8008606:	2300      	movs	r3, #0
 8008608:	e000      	b.n	800860c <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 800860a:	2301      	movs	r3, #1
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	460b      	mov	r3, r1
 800861e:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 8008620:	78fb      	ldrb	r3, [r7, #3]
 8008622:	f003 031f 	and.w	r3, r3, #31
 8008626:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 8008628:	78fb      	ldrb	r3, [r7, #3]
 800862a:	095b      	lsrs	r3, r3, #5
 800862c:	b2db      	uxtb	r3, r3
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 8008634:	7bfb      	ldrb	r3, [r7, #15]
 8008636:	00db      	lsls	r3, r3, #3
 8008638:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800863a:	7bfb      	ldrb	r3, [r7, #15]
 800863c:	f023 0307 	bic.w	r3, r3, #7
 8008640:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 8008642:	f107 020d 	add.w	r2, r7, #13
 8008646:	2301      	movs	r3, #1
 8008648:	215d      	movs	r1, #93	; 0x5d
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7fe fd6a 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008650:	4603      	mov	r3, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d101      	bne.n	800865a <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 8008656:	2300      	movs	r3, #0
 8008658:	e03f      	b.n	80086da <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 800865a:	7b7b      	ldrb	r3, [r7, #13]
 800865c:	f003 0307 	and.w	r3, r3, #7
 8008660:	b2db      	uxtb	r3, r3
 8008662:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 8008664:	7b7a      	ldrb	r2, [r7, #13]
 8008666:	7bfb      	ldrb	r3, [r7, #15]
 8008668:	4313      	orrs	r3, r2
 800866a:	b2db      	uxtb	r3, r3
 800866c:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800866e:	f107 020d 	add.w	r2, r7, #13
 8008672:	2301      	movs	r3, #1
 8008674:	215d      	movs	r1, #93	; 0x5d
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f7fe fd6e 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d101      	bne.n	8008686 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 8008682:	2300      	movs	r3, #0
 8008684:	e029      	b.n	80086da <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 8008686:	7bbb      	ldrb	r3, [r7, #14]
 8008688:	01db      	lsls	r3, r3, #7
 800868a:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800868c:	7bbb      	ldrb	r3, [r7, #14]
 800868e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008692:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 8008694:	f107 020d 	add.w	r2, r7, #13
 8008698:	2301      	movs	r3, #1
 800869a:	215c      	movs	r1, #92	; 0x5c
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7fe fd41 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d101      	bne.n	80086ac <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 80086a8:	2300      	movs	r3, #0
 80086aa:	e016      	b.n	80086da <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 80086ac:	7b7b      	ldrb	r3, [r7, #13]
 80086ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 80086b6:	7b7a      	ldrb	r2, [r7, #13]
 80086b8:	7bbb      	ldrb	r3, [r7, #14]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 80086c0:	f107 020d 	add.w	r2, r7, #13
 80086c4:	2301      	movs	r3, #1
 80086c6:	215c      	movs	r1, #92	; 0x5c
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f7fe fd45 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d101      	bne.n	80086d8 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 80086d4:	2300      	movs	r3, #0
 80086d6:	e000      	b.n	80086da <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 80086d8:	2301      	movs	r3, #1
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3710      	adds	r7, #16
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b084      	sub	sp, #16
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	460b      	mov	r3, r1
 80086ec:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80086ee:	f107 020f 	add.w	r2, r7, #15
 80086f2:	2301      	movs	r3, #1
 80086f4:	215e      	movs	r1, #94	; 0x5e
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7fe fd14 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d101      	bne.n	8008706 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 8008702:	2300      	movs	r3, #0
 8008704:	e016      	b.n	8008734 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 8008706:	7bfb      	ldrb	r3, [r7, #15]
 8008708:	f023 0302 	bic.w	r3, r3, #2
 800870c:	b2db      	uxtb	r3, r3
 800870e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008710:	7bfa      	ldrb	r2, [r7, #15]
 8008712:	78fb      	ldrb	r3, [r7, #3]
 8008714:	4313      	orrs	r3, r2
 8008716:	b2db      	uxtb	r3, r3
 8008718:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800871a:	f107 020f 	add.w	r2, r7, #15
 800871e:	2301      	movs	r3, #1
 8008720:	215e      	movs	r1, #94	; 0x5e
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7fe fd18 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 800872e:	2300      	movs	r3, #0
 8008730:	e000      	b.n	8008734 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8008732:	2301      	movs	r3, #1
}
 8008734:	4618      	mov	r0, r3
 8008736:	3710      	adds	r7, #16
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	460b      	mov	r3, r1
 8008746:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008748:	f107 020f 	add.w	r2, r7, #15
 800874c:	2301      	movs	r3, #1
 800874e:	215e      	movs	r1, #94	; 0x5e
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f7fe fce7 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 800875c:	2300      	movs	r3, #0
 800875e:	e016      	b.n	800878e <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 8008760:	7bfb      	ldrb	r3, [r7, #15]
 8008762:	f023 0304 	bic.w	r3, r3, #4
 8008766:	b2db      	uxtb	r3, r3
 8008768:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800876a:	7bfa      	ldrb	r2, [r7, #15]
 800876c:	78fb      	ldrb	r3, [r7, #3]
 800876e:	4313      	orrs	r3, r2
 8008770:	b2db      	uxtb	r3, r3
 8008772:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008774:	f107 020f 	add.w	r2, r7, #15
 8008778:	2301      	movs	r3, #1
 800877a:	215e      	movs	r1, #94	; 0x5e
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f7fe fceb 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d101      	bne.n	800878c <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 8008788:	2300      	movs	r3, #0
 800878a:	e000      	b.n	800878e <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800878c:	2301      	movs	r3, #1
}
 800878e:	4618      	mov	r0, r3
 8008790:	3710      	adds	r7, #16
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b084      	sub	sp, #16
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
 800879e:	460b      	mov	r3, r1
 80087a0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80087a2:	f107 020f 	add.w	r2, r7, #15
 80087a6:	2301      	movs	r3, #1
 80087a8:	215e      	movs	r1, #94	; 0x5e
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7fe fcba 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80087b0:	4603      	mov	r3, r0
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 80087b6:	2300      	movs	r3, #0
 80087b8:	e016      	b.n	80087e8 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 80087ba:	7bfb      	ldrb	r3, [r7, #15]
 80087bc:	f023 0308 	bic.w	r3, r3, #8
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80087c4:	7bfa      	ldrb	r2, [r7, #15]
 80087c6:	78fb      	ldrb	r3, [r7, #3]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80087ce:	f107 020f 	add.w	r2, r7, #15
 80087d2:	2301      	movs	r3, #1
 80087d4:	215e      	movs	r1, #94	; 0x5e
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f7fe fcbe 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d101      	bne.n	80087e6 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 80087e2:	2300      	movs	r3, #0
 80087e4:	e000      	b.n	80087e8 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 80087e6:	2301      	movs	r3, #1
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3710      	adds	r7, #16
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	460b      	mov	r3, r1
 80087fa:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80087fc:	f107 020f 	add.w	r2, r7, #15
 8008800:	2301      	movs	r3, #1
 8008802:	215e      	movs	r1, #94	; 0x5e
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f7fe fc8d 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 8008810:	2300      	movs	r3, #0
 8008812:	e016      	b.n	8008842 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 8008814:	7bfb      	ldrb	r3, [r7, #15]
 8008816:	f023 0310 	bic.w	r3, r3, #16
 800881a:	b2db      	uxtb	r3, r3
 800881c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800881e:	7bfa      	ldrb	r2, [r7, #15]
 8008820:	78fb      	ldrb	r3, [r7, #3]
 8008822:	4313      	orrs	r3, r2
 8008824:	b2db      	uxtb	r3, r3
 8008826:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008828:	f107 020f 	add.w	r2, r7, #15
 800882c:	2301      	movs	r3, #1
 800882e:	215e      	movs	r1, #94	; 0x5e
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7fe fc91 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008836:	4603      	mov	r3, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	d101      	bne.n	8008840 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 800883c:	2300      	movs	r3, #0
 800883e:	e000      	b.n	8008842 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 8008840:	2301      	movs	r3, #1
}
 8008842:	4618      	mov	r0, r3
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b084      	sub	sp, #16
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008856:	f107 020f 	add.w	r2, r7, #15
 800885a:	2301      	movs	r3, #1
 800885c:	215e      	movs	r1, #94	; 0x5e
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f7fe fc60 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 800886a:	2300      	movs	r3, #0
 800886c:	e016      	b.n	800889c <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 800886e:	7bfb      	ldrb	r3, [r7, #15]
 8008870:	f023 0320 	bic.w	r3, r3, #32
 8008874:	b2db      	uxtb	r3, r3
 8008876:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008878:	7bfa      	ldrb	r2, [r7, #15]
 800887a:	78fb      	ldrb	r3, [r7, #3]
 800887c:	4313      	orrs	r3, r2
 800887e:	b2db      	uxtb	r3, r3
 8008880:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 8008882:	f107 020f 	add.w	r2, r7, #15
 8008886:	2301      	movs	r3, #1
 8008888:	215e      	movs	r1, #94	; 0x5e
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7fe fc64 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d101      	bne.n	800889a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 8008896:	2300      	movs	r3, #0
 8008898:	e000      	b.n	800889c <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800889a:	2301      	movs	r3, #1
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	460b      	mov	r3, r1
 80088ae:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80088b0:	f107 020f 	add.w	r2, r7, #15
 80088b4:	2301      	movs	r3, #1
 80088b6:	215e      	movs	r1, #94	; 0x5e
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f7fe fc33 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 80088c4:	2300      	movs	r3, #0
 80088c6:	e016      	b.n	80088f6 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
 80088ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80088d2:	7bfa      	ldrb	r2, [r7, #15]
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 80088dc:	f107 020f 	add.w	r2, r7, #15
 80088e0:	2301      	movs	r3, #1
 80088e2:	215e      	movs	r1, #94	; 0x5e
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f7fe fc37 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d101      	bne.n	80088f4 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 80088f0:	2300      	movs	r3, #0
 80088f2:	e000      	b.n	80088f6 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 80088f4:	2301      	movs	r3, #1
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b084      	sub	sp, #16
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 8008908:	2302      	movs	r3, #2
 800890a:	733b      	strb	r3, [r7, #12]

  k = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 8008910:	2300      	movs	r3, #0
 8008912:	73fb      	strb	r3, [r7, #15]
 8008914:	e01e      	b.n	8008954 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008916:	2300      	movs	r3, #0
 8008918:	73bb      	strb	r3, [r7, #14]
 800891a:	e014      	b.n	8008946 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 800891c:	7b7b      	ldrb	r3, [r7, #13]
 800891e:	333e      	adds	r3, #62	; 0x3e
 8008920:	b2d9      	uxtb	r1, r3
 8008922:	7b7b      	ldrb	r3, [r7, #13]
 8008924:	683a      	ldr	r2, [r7, #0]
 8008926:	441a      	add	r2, r3
 8008928:	2301      	movs	r3, #1
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7fe fbfa 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008930:	4603      	mov	r3, r0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d101      	bne.n	800893a <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 8008936:	2300      	movs	r3, #0
 8008938:	e010      	b.n	800895c <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 800893a:	7b7b      	ldrb	r3, [r7, #13]
 800893c:	3301      	adds	r3, #1
 800893e:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8008940:	7bbb      	ldrb	r3, [r7, #14]
 8008942:	3301      	adds	r3, #1
 8008944:	73bb      	strb	r3, [r7, #14]
 8008946:	7bba      	ldrb	r2, [r7, #14]
 8008948:	7b3b      	ldrb	r3, [r7, #12]
 800894a:	429a      	cmp	r2, r3
 800894c:	d3e6      	bcc.n	800891c <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	3301      	adds	r3, #1
 8008952:	73fb      	strb	r3, [r7, #15]
 8008954:	7bfb      	ldrb	r3, [r7, #15]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d0dd      	beq.n	8008916 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800895a:	2301      	movs	r3, #1
}
 800895c:	4618      	mov	r0, r3
 800895e:	3710      	adds	r7, #16
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800896e:	2302      	movs	r3, #2
 8008970:	733b      	strb	r3, [r7, #12]

  k = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]
 800897a:	e01e      	b.n	80089ba <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800897c:	2300      	movs	r3, #0
 800897e:	73bb      	strb	r3, [r7, #14]
 8008980:	e014      	b.n	80089ac <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 8008982:	7b7b      	ldrb	r3, [r7, #13]
 8008984:	334b      	adds	r3, #75	; 0x4b
 8008986:	b2d9      	uxtb	r1, r3
 8008988:	7b7b      	ldrb	r3, [r7, #13]
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	441a      	add	r2, r3
 800898e:	2301      	movs	r3, #1
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f7fe fbc7 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d101      	bne.n	80089a0 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 800899c:	2300      	movs	r3, #0
 800899e:	e010      	b.n	80089c2 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 80089a0:	7b7b      	ldrb	r3, [r7, #13]
 80089a2:	3301      	adds	r3, #1
 80089a4:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80089a6:	7bbb      	ldrb	r3, [r7, #14]
 80089a8:	3301      	adds	r3, #1
 80089aa:	73bb      	strb	r3, [r7, #14]
 80089ac:	7bba      	ldrb	r2, [r7, #14]
 80089ae:	7b3b      	ldrb	r3, [r7, #12]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d3e6      	bcc.n	8008982 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 80089b4:	7bfb      	ldrb	r3, [r7, #15]
 80089b6:	3301      	adds	r3, #1
 80089b8:	73fb      	strb	r3, [r7, #15]
 80089ba:	7bfb      	ldrb	r3, [r7, #15]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d0dd      	beq.n	800897c <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 80089c0:	2301      	movs	r3, #1
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
 80089d2:	460b      	mov	r3, r1
 80089d4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 80089d6:	2180      	movs	r1, #128	; 0x80
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7fe fdf4 	bl	80075c6 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 80089de:	f107 020f 	add.w	r2, r7, #15
 80089e2:	2301      	movs	r3, #1
 80089e4:	210f      	movs	r1, #15
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7fe fb9c 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	f023 031f 	bic.w	r3, r3, #31
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 80089f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089fa:	f003 031f 	and.w	r3, r3, #31
 80089fe:	b25a      	sxtb	r2, r3
 8008a00:	7bfb      	ldrb	r3, [r7, #15]
 8008a02:	b25b      	sxtb	r3, r3
 8008a04:	4313      	orrs	r3, r2
 8008a06:	b25b      	sxtb	r3, r3
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 8008a0c:	f107 020f 	add.w	r2, r7, #15
 8008a10:	2301      	movs	r3, #1
 8008a12:	210f      	movs	r1, #15
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f7fe fb9f 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7fe fdd2 	bl	80075c6 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 8008a22:	2301      	movs	r3, #1
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3710      	adds	r7, #16
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b086      	sub	sp, #24
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 ff96 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d101      	bne.n	8008a56 <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e036      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 8008a56:	2104      	movs	r1, #4
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7fe ff45 	bl	80078e8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d101      	bne.n	8008a68 <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e02d      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 8008a68:	2140      	movs	r1, #64	; 0x40
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f7fe fbab 	bl	80071c6 <LSM6DSL_ACC_GYRO_W_BDU>
 8008a70:	4603      	mov	r3, r0
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d101      	bne.n	8008a7a <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e024      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7fe fe7f 	bl	8007780 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 8008a82:	4603      	mov	r3, r0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d101      	bne.n	8008a8c <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e01b      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	4a0f      	ldr	r2, [pc, #60]	; (8008acc <LSM6DSL_X_Init+0xa0>)
 8008a90:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 8008a92:	2100      	movs	r1, #0
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7fe fc3f 	bl	8007318 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e00f      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fac8 	bl	800903c <LSM6DSL_X_Set_FS>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d101      	bne.n	8008ab6 <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e006      	b.n	8008ac4 <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3718      	adds	r7, #24
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	42d00000 	.word	0x42d00000

08008ad0 <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 ff44 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d101      	bne.n	8008afa <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e04a      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f001 fbbe 	bl	800a27c <LSM6DSL_X_Disable_Free_Fall_Detection>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d101      	bne.n	8008b0a <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e042      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f002 f88a 	bl	800ac24 <LSM6DSL_X_Disable_6D_Orientation>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d101      	bne.n	8008b1a <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e03a      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f001 fc54 	bl	800a3c8 <LSM6DSL_X_Disable_Pedometer>
 8008b20:	4603      	mov	r3, r0
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d101      	bne.n	8008b2a <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e032      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f001 fe76 	bl	800a81c <LSM6DSL_X_Disable_Single_Tap_Detection>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d101      	bne.n	8008b3a <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	e02a      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 ff5c 	bl	800a9f8 <LSM6DSL_X_Disable_Double_Tap_Detection>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d101      	bne.n	8008b4a <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	e022      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f001 fd10 	bl	800a570 <LSM6DSL_X_Disable_Tilt_Detection>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d101      	bne.n	8008b5a <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	e01a      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f001 fd92 	bl	800a684 <LSM6DSL_X_Disable_Wake_Up_Detection>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e012      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f839 	bl	8008be2 <LSM6DSL_X_Sensor_Disable>
 8008b70:	4603      	mov	r3, r0
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d101      	bne.n	8008b7a <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e00a      	b.n	8008b90 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	f04f 0200 	mov.w	r2, #0
 8008b80:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3718      	adds	r7, #24
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	799b      	ldrb	r3, [r3, #6]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d101      	bne.n	8008bb8 <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	e010      	b.n	8008bda <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	edd3 7a01 	vldr	s15, [r3, #4]
 8008bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 fffa 	bl	8009bbc <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d101      	bne.n	8008bd2 <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e003      	b.n	8008bda <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b084      	sub	sp, #16
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	799b      	ldrb	r3, [r3, #6]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d101      	bne.n	8008c02 <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	e017      	b.n	8008c32 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	3304      	adds	r3, #4
 8008c06:	4619      	mov	r1, r3
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f8f9 	bl	8008e00 <LSM6DSL_X_Get_ODR>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e00c      	b.n	8008c32 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 8008c18:	2100      	movs	r1, #0
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f7fe fb7c 	bl	8007318 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8008c20:	4603      	mov	r3, r0
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e003      	b.n	8008c32 <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}

08008c3a <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8008c3a:	b580      	push	{r7, lr}
 8008c3c:	b082      	sub	sp, #8
 8008c3e:	af00      	add	r7, sp, #0
 8008c40:	6078      	str	r0, [r7, #4]
 8008c42:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fe83 	bl	8009952 <LSM6DSL_Get_WhoAmI>
 8008c4c:	4603      	mov	r3, r0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b082      	sub	sp, #8
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 fe8a 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 8008c64:	4603      	mov	r3, r0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3708      	adds	r7, #8
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b086      	sub	sp, #24
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 8008c78:	f04f 0300 	mov.w	r3, #0
 8008c7c:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008c7e:	f107 0310 	add.w	r3, r7, #16
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fedf 	bl	8009a48 <LSM6DSL_X_Get_Axes_Raw>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d101      	bne.n	8008c94 <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 8008c90:	2301      	movs	r3, #1
 8008c92:	e03b      	b.n	8008d0c <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8008c94:	f107 030c 	add.w	r3, r7, #12
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f85c 	bl	8008d58 <LSM6DSL_X_Get_Sensitivity>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d101      	bne.n	8008caa <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	e030      	b.n	8008d0c <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 8008caa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008cae:	ee07 3a90 	vmov	s15, r3
 8008cb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008cb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8008cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008cc2:	ee17 2a90 	vmov	r2, s15
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 8008cca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008cce:	ee07 3a90 	vmov	s15, r3
 8008cd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008cd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8008cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ce2:	ee17 2a90 	vmov	r2, s15
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 8008cea:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008cee:	ee07 3a90 	vmov	s15, r3
 8008cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008cf6:	edd7 7a03 	vldr	s15, [r7, #12]
 8008cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d02:	ee17 2a90 	vmov	r2, s15
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8008d0a:	2300      	movs	r3, #0
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3718      	adds	r7, #24
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 8008d1e:	f107 0308 	add.w	r3, r7, #8
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 fe8f 	bl	8009a48 <LSM6DSL_X_Get_Axes_Raw>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d101      	bne.n	8008d34 <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e00c      	b.n	8008d4e <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8008d34:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8008d3c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8008d44:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3710      	adds	r7, #16
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
	...

08008d58 <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 8008d62:	f107 030f 	add.w	r3, r7, #15
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f7fe fa86 	bl	800727a <LSM6DSL_ACC_GYRO_R_FS_XL>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d101      	bne.n	8008d78 <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8008d74:	2301      	movs	r3, #1
 8008d76:	e035      	b.n	8008de4 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8008d78:	7bfb      	ldrb	r3, [r7, #15]
 8008d7a:	2b0c      	cmp	r3, #12
 8008d7c:	d82c      	bhi.n	8008dd8 <LSM6DSL_X_Get_Sensitivity+0x80>
 8008d7e:	a201      	add	r2, pc, #4	; (adr r2, 8008d84 <LSM6DSL_X_Get_Sensitivity+0x2c>)
 8008d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d84:	08008db9 	.word	0x08008db9
 8008d88:	08008dd9 	.word	0x08008dd9
 8008d8c:	08008dd9 	.word	0x08008dd9
 8008d90:	08008dd9 	.word	0x08008dd9
 8008d94:	08008dd1 	.word	0x08008dd1
 8008d98:	08008dd9 	.word	0x08008dd9
 8008d9c:	08008dd9 	.word	0x08008dd9
 8008da0:	08008dd9 	.word	0x08008dd9
 8008da4:	08008dc1 	.word	0x08008dc1
 8008da8:	08008dd9 	.word	0x08008dd9
 8008dac:	08008dd9 	.word	0x08008dd9
 8008db0:	08008dd9 	.word	0x08008dd9
 8008db4:	08008dc9 	.word	0x08008dc9
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	4a0c      	ldr	r2, [pc, #48]	; (8008dec <LSM6DSL_X_Get_Sensitivity+0x94>)
 8008dbc:	601a      	str	r2, [r3, #0]
      break;
 8008dbe:	e010      	b.n	8008de2 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	4a0b      	ldr	r2, [pc, #44]	; (8008df0 <LSM6DSL_X_Get_Sensitivity+0x98>)
 8008dc4:	601a      	str	r2, [r3, #0]
      break;
 8008dc6:	e00c      	b.n	8008de2 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	4a0a      	ldr	r2, [pc, #40]	; (8008df4 <LSM6DSL_X_Get_Sensitivity+0x9c>)
 8008dcc:	601a      	str	r2, [r3, #0]
      break;
 8008dce:	e008      	b.n	8008de2 <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	4a09      	ldr	r2, [pc, #36]	; (8008df8 <LSM6DSL_X_Get_Sensitivity+0xa0>)
 8008dd4:	601a      	str	r2, [r3, #0]
      break;
 8008dd6:	e004      	b.n	8008de2 <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	4a08      	ldr	r2, [pc, #32]	; (8008dfc <LSM6DSL_X_Get_Sensitivity+0xa4>)
 8008ddc:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e000      	b.n	8008de4 <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	3d79db23 	.word	0x3d79db23
 8008df0:	3df9db23 	.word	0x3df9db23
 8008df4:	3e79db23 	.word	0x3e79db23
 8008df8:	3ef9db23 	.word	0x3ef9db23
 8008dfc:	bf800000 	.word	0xbf800000

08008e00 <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008e0a:	f107 030f 	add.w	r3, r7, #15
 8008e0e:	4619      	mov	r1, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f7fe faae 	bl	8007372 <LSM6DSL_ACC_GYRO_R_ODR_XL>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d101      	bne.n	8008e20 <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e05c      	b.n	8008eda <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 8008e20:	7bfb      	ldrb	r3, [r7, #15]
 8008e22:	2ba0      	cmp	r3, #160	; 0xa0
 8008e24:	d04f      	beq.n	8008ec6 <LSM6DSL_X_Get_ODR+0xc6>
 8008e26:	2ba0      	cmp	r3, #160	; 0xa0
 8008e28:	dc51      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e2a:	2b90      	cmp	r3, #144	; 0x90
 8008e2c:	d047      	beq.n	8008ebe <LSM6DSL_X_Get_ODR+0xbe>
 8008e2e:	2b90      	cmp	r3, #144	; 0x90
 8008e30:	dc4d      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e32:	2b80      	cmp	r3, #128	; 0x80
 8008e34:	d03f      	beq.n	8008eb6 <LSM6DSL_X_Get_ODR+0xb6>
 8008e36:	2b80      	cmp	r3, #128	; 0x80
 8008e38:	dc49      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e3a:	2b70      	cmp	r3, #112	; 0x70
 8008e3c:	d037      	beq.n	8008eae <LSM6DSL_X_Get_ODR+0xae>
 8008e3e:	2b70      	cmp	r3, #112	; 0x70
 8008e40:	dc45      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e42:	2b60      	cmp	r3, #96	; 0x60
 8008e44:	d02f      	beq.n	8008ea6 <LSM6DSL_X_Get_ODR+0xa6>
 8008e46:	2b60      	cmp	r3, #96	; 0x60
 8008e48:	dc41      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e4a:	2b50      	cmp	r3, #80	; 0x50
 8008e4c:	d027      	beq.n	8008e9e <LSM6DSL_X_Get_ODR+0x9e>
 8008e4e:	2b50      	cmp	r3, #80	; 0x50
 8008e50:	dc3d      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e52:	2b40      	cmp	r3, #64	; 0x40
 8008e54:	d01f      	beq.n	8008e96 <LSM6DSL_X_Get_ODR+0x96>
 8008e56:	2b40      	cmp	r3, #64	; 0x40
 8008e58:	dc39      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e5a:	2b30      	cmp	r3, #48	; 0x30
 8008e5c:	d017      	beq.n	8008e8e <LSM6DSL_X_Get_ODR+0x8e>
 8008e5e:	2b30      	cmp	r3, #48	; 0x30
 8008e60:	dc35      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e62:	2b20      	cmp	r3, #32
 8008e64:	d00f      	beq.n	8008e86 <LSM6DSL_X_Get_ODR+0x86>
 8008e66:	2b20      	cmp	r3, #32
 8008e68:	dc31      	bgt.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d002      	beq.n	8008e74 <LSM6DSL_X_Get_ODR+0x74>
 8008e6e:	2b10      	cmp	r3, #16
 8008e70:	d005      	beq.n	8008e7e <LSM6DSL_X_Get_ODR+0x7e>
 8008e72:	e02c      	b.n	8008ece <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	f04f 0200 	mov.w	r2, #0
 8008e7a:	601a      	str	r2, [r3, #0]
      break;
 8008e7c:	e02c      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	4a18      	ldr	r2, [pc, #96]	; (8008ee4 <LSM6DSL_X_Get_ODR+0xe4>)
 8008e82:	601a      	str	r2, [r3, #0]
      break;
 8008e84:	e028      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	4a17      	ldr	r2, [pc, #92]	; (8008ee8 <LSM6DSL_X_Get_ODR+0xe8>)
 8008e8a:	601a      	str	r2, [r3, #0]
      break;
 8008e8c:	e024      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	4a16      	ldr	r2, [pc, #88]	; (8008eec <LSM6DSL_X_Get_ODR+0xec>)
 8008e92:	601a      	str	r2, [r3, #0]
      break;
 8008e94:	e020      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	4a15      	ldr	r2, [pc, #84]	; (8008ef0 <LSM6DSL_X_Get_ODR+0xf0>)
 8008e9a:	601a      	str	r2, [r3, #0]
      break;
 8008e9c:	e01c      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	4a14      	ldr	r2, [pc, #80]	; (8008ef4 <LSM6DSL_X_Get_ODR+0xf4>)
 8008ea2:	601a      	str	r2, [r3, #0]
      break;
 8008ea4:	e018      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	4a13      	ldr	r2, [pc, #76]	; (8008ef8 <LSM6DSL_X_Get_ODR+0xf8>)
 8008eaa:	601a      	str	r2, [r3, #0]
      break;
 8008eac:	e014      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	4a12      	ldr	r2, [pc, #72]	; (8008efc <LSM6DSL_X_Get_ODR+0xfc>)
 8008eb2:	601a      	str	r2, [r3, #0]
      break;
 8008eb4:	e010      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	4a11      	ldr	r2, [pc, #68]	; (8008f00 <LSM6DSL_X_Get_ODR+0x100>)
 8008eba:	601a      	str	r2, [r3, #0]
      break;
 8008ebc:	e00c      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	4a10      	ldr	r2, [pc, #64]	; (8008f04 <LSM6DSL_X_Get_ODR+0x104>)
 8008ec2:	601a      	str	r2, [r3, #0]
      break;
 8008ec4:	e008      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	4a0f      	ldr	r2, [pc, #60]	; (8008f08 <LSM6DSL_X_Get_ODR+0x108>)
 8008eca:	601a      	str	r2, [r3, #0]
      break;
 8008ecc:	e004      	b.n	8008ed8 <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	4a0e      	ldr	r2, [pc, #56]	; (8008f0c <LSM6DSL_X_Get_ODR+0x10c>)
 8008ed2:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e000      	b.n	8008eda <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop
 8008ee4:	41500000 	.word	0x41500000
 8008ee8:	41d00000 	.word	0x41d00000
 8008eec:	42500000 	.word	0x42500000
 8008ef0:	42d00000 	.word	0x42d00000
 8008ef4:	43500000 	.word	0x43500000
 8008ef8:	43d00000 	.word	0x43d00000
 8008efc:	44504000 	.word	0x44504000
 8008f00:	44cf8000 	.word	0x44cf8000
 8008f04:	45502000 	.word	0x45502000
 8008f08:	45d02000 	.word	0x45d02000
 8008f0c:	bf800000 	.word	0xbf800000

08008f10 <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	460b      	mov	r3, r1
 8008f1a:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	799b      	ldrb	r3, [r3, #6]
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d109      	bne.n	8008f38 <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008f24:	78fb      	ldrb	r3, [r7, #3]
 8008f26:	4619      	mov	r1, r3
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 fdcf 	bl	8009acc <LSM6DSL_X_Set_ODR_When_Enabled>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d10b      	bne.n	8008f4c <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	e00a      	b.n	8008f4e <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008f38:	78fb      	ldrb	r3, [r7, #3]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f000 fdfb 	bl	8009b38 <LSM6DSL_X_Set_ODR_When_Disabled>
 8008f42:	4603      	mov	r3, r0
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e000      	b.n	8008f4e <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3708      	adds	r7, #8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b082      	sub	sp, #8
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
 8008f5e:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	799b      	ldrb	r3, [r3, #6]
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d109      	bne.n	8008f7e <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008f6a:	ed97 0a00 	vldr	s0, [r7]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fe24 	bl	8009bbc <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d10b      	bne.n	8008f92 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e00a      	b.n	8008f94 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008f7e:	ed97 0a00 	vldr	s0, [r7]
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 fea2 	bl	8009ccc <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d101      	bne.n	8008f92 <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	e000      	b.n	8008f94 <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 8008fa6:	f107 030f 	add.w	r3, r7, #15
 8008faa:	4619      	mov	r1, r3
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f7fe f964 	bl	800727a <LSM6DSL_ACC_GYRO_R_FS_XL>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e039      	b.n	8009030 <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	2b0c      	cmp	r3, #12
 8008fc0:	d830      	bhi.n	8009024 <LSM6DSL_X_Get_FS+0x88>
 8008fc2:	a201      	add	r2, pc, #4	; (adr r2, 8008fc8 <LSM6DSL_X_Get_FS+0x2c>)
 8008fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc8:	08008ffd 	.word	0x08008ffd
 8008fcc:	08009025 	.word	0x08009025
 8008fd0:	08009025 	.word	0x08009025
 8008fd4:	08009025 	.word	0x08009025
 8008fd8:	0800901b 	.word	0x0800901b
 8008fdc:	08009025 	.word	0x08009025
 8008fe0:	08009025 	.word	0x08009025
 8008fe4:	08009025 	.word	0x08009025
 8008fe8:	08009007 	.word	0x08009007
 8008fec:	08009025 	.word	0x08009025
 8008ff0:	08009025 	.word	0x08009025
 8008ff4:	08009025 	.word	0x08009025
 8008ff8:	08009011 	.word	0x08009011
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009002:	601a      	str	r2, [r3, #0]
      break;
 8009004:	e013      	b.n	800902e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800900c:	601a      	str	r2, [r3, #0]
      break;
 800900e:	e00e      	b.n	800902e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8009016:	601a      	str	r2, [r3, #0]
      break;
 8009018:	e009      	b.n	800902e <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8009020:	601a      	str	r2, [r3, #0]
      break;
 8009022:	e004      	b.n	800902e <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	4a04      	ldr	r2, [pc, #16]	; (8009038 <LSM6DSL_X_Get_FS+0x9c>)
 8009028:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	e000      	b.n	8009030 <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 800902e:	2300      	movs	r3, #0
}
 8009030:	4618      	mov	r0, r3
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}
 8009038:	bf800000 	.word	0xbf800000

0800903c <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 8009048:	78fb      	ldrb	r3, [r7, #3]
 800904a:	2b04      	cmp	r3, #4
 800904c:	d00c      	beq.n	8009068 <LSM6DSL_X_Set_FS+0x2c>
 800904e:	2b04      	cmp	r3, #4
 8009050:	dc0d      	bgt.n	800906e <LSM6DSL_X_Set_FS+0x32>
 8009052:	2b00      	cmp	r3, #0
 8009054:	d002      	beq.n	800905c <LSM6DSL_X_Set_FS+0x20>
 8009056:	2b02      	cmp	r3, #2
 8009058:	d003      	beq.n	8009062 <LSM6DSL_X_Set_FS+0x26>
 800905a:	e008      	b.n	800906e <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 800905c:	2300      	movs	r3, #0
 800905e:	73fb      	strb	r3, [r7, #15]
      break;
 8009060:	e007      	b.n	8009072 <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 8009062:	2308      	movs	r3, #8
 8009064:	73fb      	strb	r3, [r7, #15]
      break;
 8009066:	e004      	b.n	8009072 <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 8009068:	230c      	movs	r3, #12
 800906a:	73fb      	strb	r3, [r7, #15]
      break;
 800906c:	e001      	b.n	8009072 <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e00a      	b.n	8009088 <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 8009072:	7bfb      	ldrb	r3, [r7, #15]
 8009074:	4619      	mov	r1, r3
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f7fe f8d2 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d101      	bne.n	8009086 <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	e000      	b.n	8009088 <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 800909c:	edd7 7a00 	vldr	s15, [r7]
 80090a0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80090a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ac:	d801      	bhi.n	80090b2 <LSM6DSL_X_Set_FS_Value+0x22>
 80090ae:	2300      	movs	r3, #0
 80090b0:	e016      	b.n	80090e0 <LSM6DSL_X_Set_FS_Value+0x50>
 80090b2:	edd7 7a00 	vldr	s15, [r7]
 80090b6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80090ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090c2:	d801      	bhi.n	80090c8 <LSM6DSL_X_Set_FS_Value+0x38>
 80090c4:	2308      	movs	r3, #8
 80090c6:	e00b      	b.n	80090e0 <LSM6DSL_X_Set_FS_Value+0x50>
 80090c8:	edd7 7a00 	vldr	s15, [r7]
 80090cc:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80090d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d8:	d801      	bhi.n	80090de <LSM6DSL_X_Set_FS_Value+0x4e>
 80090da:	230c      	movs	r3, #12
 80090dc:	e000      	b.n	80090e0 <LSM6DSL_X_Set_FS_Value+0x50>
 80090de:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 80090e0:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	4619      	mov	r1, r3
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f7fe f89a 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d101      	bne.n	80090f6 <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e000      	b.n	80090f8 <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3710      	adds	r7, #16
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	460b      	mov	r3, r1
 800910a:	607a      	str	r2, [r7, #4]
 800910c:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800910e:	7afb      	ldrb	r3, [r7, #11]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	4619      	mov	r1, r3
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f000 fc4c 	bl	80099b2 <LSM6DSL_Read_Reg>
 800911a:	4603      	mov	r3, r0
 800911c:	2b01      	cmp	r3, #1
 800911e:	d101      	bne.n	8009124 <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	e000      	b.n	8009126 <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8009124:	2300      	movs	r3, #0
}
 8009126:	4618      	mov	r0, r3
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}

0800912e <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800912e:	b580      	push	{r7, lr}
 8009130:	b082      	sub	sp, #8
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
 8009136:	460b      	mov	r3, r1
 8009138:	70fb      	strb	r3, [r7, #3]
 800913a:	4613      	mov	r3, r2
 800913c:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800913e:	78ba      	ldrb	r2, [r7, #2]
 8009140:	78fb      	ldrb	r3, [r7, #3]
 8009142:	4619      	mov	r1, r3
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fc4b 	bl	80099e0 <LSM6DSL_Write_Reg>
 800914a:	4603      	mov	r3, r0
 800914c:	2b01      	cmp	r3, #1
 800914e:	d101      	bne.n	8009154 <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e000      	b.n	8009156 <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 8009168:	f107 030f 	add.w	r3, r7, #15
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7fe fe29 	bl	8007dc6 <LSM6DSL_ACC_GYRO_R_XLDA>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d101      	bne.n	800917e <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e00f      	b.n	800919e <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800917e:	7bfb      	ldrb	r3, [r7, #15]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d005      	beq.n	8009190 <LSM6DSL_X_Get_DRDY_Status+0x32>
 8009184:	2b01      	cmp	r3, #1
 8009186:	d107      	bne.n	8009198 <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	2201      	movs	r2, #1
 800918c:	701a      	strb	r2, [r3, #0]
      break;
 800918e:	e005      	b.n	800919c <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	2200      	movs	r2, #0
 8009194:	701a      	strb	r2, [r3, #0]
      break;
 8009196:	e001      	b.n	800919c <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e000      	b.n	800919e <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800919c:	2300      	movs	r3, #0
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
	...

080091a8 <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b086      	sub	sp, #24
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fbd8 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d101      	bne.n	80091d2 <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80091ce:	2301      	movs	r3, #1
 80091d0:	e036      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 80091d2:	2104      	movs	r1, #4
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f7fe fb87 	bl	80078e8 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d101      	bne.n	80091e4 <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	e02d      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 80091e4:	2140      	movs	r1, #64	; 0x40
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7fd ffed 	bl	80071c6 <LSM6DSL_ACC_GYRO_W_BDU>
 80091ec:	4603      	mov	r3, r0
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d101      	bne.n	80091f6 <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	e024      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 80091f6:	2100      	movs	r1, #0
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f7fe fac1 	bl	8007780 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b00      	cmp	r3, #0
 8009202:	d101      	bne.n	8009208 <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 8009204:	2301      	movs	r3, #1
 8009206:	e01b      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	4a0f      	ldr	r2, [pc, #60]	; (8009248 <LSM6DSL_G_Init+0xa0>)
 800920c:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800920e:	2100      	movs	r1, #0
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f7fe f946 	bl	80074a2 <LSM6DSL_ACC_GYRO_W_ODR_G>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	e00f      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 8009220:	2104      	movs	r1, #4
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 fabc 	bl	80097a0 <LSM6DSL_G_Set_FS>
 8009228:	4603      	mov	r3, r0
 800922a:	2b01      	cmp	r3, #1
 800922c:	d101      	bne.n	8009232 <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800922e:	2301      	movs	r3, #1
 8009230:	e006      	b.n	8009240 <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2201      	movs	r2, #1
 8009236:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2201      	movs	r2, #1
 800923c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	42d00000 	.word	0x42d00000

0800924c <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b086      	sub	sp, #24
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 fb86 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 800926c:	4603      	mov	r3, r0
 800926e:	2b01      	cmp	r3, #1
 8009270:	d101      	bne.n	8009276 <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e012      	b.n	800929c <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 f839 	bl	80092ee <LSM6DSL_G_Sensor_Disable>
 800927c:	4603      	mov	r3, r0
 800927e:	2b01      	cmp	r3, #1
 8009280:	d101      	bne.n	8009286 <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e00a      	b.n	800929c <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	f04f 0200 	mov.w	r2, #0
 800928c:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2200      	movs	r2, #0
 8009292:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800929a:	2300      	movs	r3, #0
}
 800929c:	4618      	mov	r0, r3
 800929e:	3718      	adds	r7, #24
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	799b      	ldrb	r3, [r3, #6]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d101      	bne.n	80092c4 <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 80092c0:	2300      	movs	r3, #0
 80092c2:	e010      	b.n	80092e6 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80092ca:	eeb0 0a67 	vmov.f32	s0, s15
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fe52 	bl	8009f78 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d101      	bne.n	80092de <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 80092da:	2301      	movs	r3, #1
 80092dc:	e003      	b.n	80092e6 <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2201      	movs	r2, #1
 80092e2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80092e4:	2300      	movs	r3, #0
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b084      	sub	sp, #16
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	799b      	ldrb	r3, [r3, #6]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	e017      	b.n	800933e <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	3304      	adds	r3, #4
 8009312:	4619      	mov	r1, r3
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f90d 	bl	8009534 <LSM6DSL_G_Get_ODR>
 800931a:	4603      	mov	r3, r0
 800931c:	2b01      	cmp	r3, #1
 800931e:	d101      	bne.n	8009324 <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	e00c      	b.n	800933e <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 8009324:	2100      	movs	r1, #0
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f7fe f8bb 	bl	80074a2 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d101      	bne.n	8009336 <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	e003      	b.n	800933e <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b082      	sub	sp, #8
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
 800934e:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 8009350:	6839      	ldr	r1, [r7, #0]
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fafd 	bl	8009952 <LSM6DSL_Get_WhoAmI>
 8009358:	4603      	mov	r3, r0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b082      	sub	sp, #8
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fb04 	bl	8009978 <LSM6DSL_Check_WhoAmI>
 8009370:	4603      	mov	r3, r0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b086      	sub	sp, #24
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 8009384:	f04f 0300 	mov.w	r3, #0
 8009388:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800938a:	f107 0310 	add.w	r3, r7, #16
 800938e:	4619      	mov	r1, r3
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 fd37 	bl	8009e04 <LSM6DSL_G_Get_Axes_Raw>
 8009396:	4603      	mov	r3, r0
 8009398:	2b01      	cmp	r3, #1
 800939a:	d101      	bne.n	80093a0 <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800939c:	2301      	movs	r3, #1
 800939e:	e03b      	b.n	8009418 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 80093a0:	f107 030c 	add.w	r3, r7, #12
 80093a4:	4619      	mov	r1, r3
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 f85c 	bl	8009464 <LSM6DSL_G_Get_Sensitivity>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d101      	bne.n	80093b6 <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e030      	b.n	8009418 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 80093b6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80093ba:	ee07 3a90 	vmov	s15, r3
 80093be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80093c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093ce:	ee17 2a90 	vmov	r2, s15
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 80093d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80093da:	ee07 3a90 	vmov	s15, r3
 80093de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80093e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093ee:	ee17 2a90 	vmov	r2, s15
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 80093f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80093fa:	ee07 3a90 	vmov	s15, r3
 80093fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009402:	edd7 7a03 	vldr	s15, [r7, #12]
 8009406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800940a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800940e:	ee17 2a90 	vmov	r2, s15
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	3718      	adds	r7, #24
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800942a:	f107 0308 	add.w	r3, r7, #8
 800942e:	4619      	mov	r1, r3
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fce7 	bl	8009e04 <LSM6DSL_G_Get_Axes_Raw>
 8009436:	4603      	mov	r3, r0
 8009438:	2b01      	cmp	r3, #1
 800943a:	d101      	bne.n	8009440 <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	e00c      	b.n	800945a <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 8009440:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 8009448:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 8009450:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
	...

08009464 <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800946e:	f107 030f 	add.w	r3, r7, #15
 8009472:	4619      	mov	r1, r3
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7fe f88a 	bl	800758e <LSM6DSL_ACC_GYRO_R_FS_125>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d101      	bne.n	8009484 <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	e047      	b.n	8009514 <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 8009484:	7bfb      	ldrb	r3, [r7, #15]
 8009486:	2b02      	cmp	r3, #2
 8009488:	d103      	bne.n	8009492 <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	4a23      	ldr	r2, [pc, #140]	; (800951c <LSM6DSL_G_Get_Sensitivity+0xb8>)
 800948e:	601a      	str	r2, [r3, #0]
 8009490:	e03f      	b.n	8009512 <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 8009492:	f107 030e 	add.w	r3, r7, #14
 8009496:	4619      	mov	r1, r3
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f7fd ffb3 	bl	8007404 <LSM6DSL_ACC_GYRO_R_FS_G>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d101      	bne.n	80094a8 <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e035      	b.n	8009514 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	2b0c      	cmp	r3, #12
 80094ac:	d82c      	bhi.n	8009508 <LSM6DSL_G_Get_Sensitivity+0xa4>
 80094ae:	a201      	add	r2, pc, #4	; (adr r2, 80094b4 <LSM6DSL_G_Get_Sensitivity+0x50>)
 80094b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b4:	080094e9 	.word	0x080094e9
 80094b8:	08009509 	.word	0x08009509
 80094bc:	08009509 	.word	0x08009509
 80094c0:	08009509 	.word	0x08009509
 80094c4:	080094f1 	.word	0x080094f1
 80094c8:	08009509 	.word	0x08009509
 80094cc:	08009509 	.word	0x08009509
 80094d0:	08009509 	.word	0x08009509
 80094d4:	080094f9 	.word	0x080094f9
 80094d8:	08009509 	.word	0x08009509
 80094dc:	08009509 	.word	0x08009509
 80094e0:	08009509 	.word	0x08009509
 80094e4:	08009501 	.word	0x08009501
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	4a0d      	ldr	r2, [pc, #52]	; (8009520 <LSM6DSL_G_Get_Sensitivity+0xbc>)
 80094ec:	601a      	str	r2, [r3, #0]
        break;
 80094ee:	e010      	b.n	8009512 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	4a0c      	ldr	r2, [pc, #48]	; (8009524 <LSM6DSL_G_Get_Sensitivity+0xc0>)
 80094f4:	601a      	str	r2, [r3, #0]
        break;
 80094f6:	e00c      	b.n	8009512 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	4a0b      	ldr	r2, [pc, #44]	; (8009528 <LSM6DSL_G_Get_Sensitivity+0xc4>)
 80094fc:	601a      	str	r2, [r3, #0]
        break;
 80094fe:	e008      	b.n	8009512 <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	4a0a      	ldr	r2, [pc, #40]	; (800952c <LSM6DSL_G_Get_Sensitivity+0xc8>)
 8009504:	601a      	str	r2, [r3, #0]
        break;
 8009506:	e004      	b.n	8009512 <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	4a09      	ldr	r2, [pc, #36]	; (8009530 <LSM6DSL_G_Get_Sensitivity+0xcc>)
 800950c:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e000      	b.n	8009514 <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 8009512:	2300      	movs	r3, #0
}
 8009514:	4618      	mov	r0, r3
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}
 800951c:	408c0000 	.word	0x408c0000
 8009520:	410c0000 	.word	0x410c0000
 8009524:	418c0000 	.word	0x418c0000
 8009528:	420c0000 	.word	0x420c0000
 800952c:	428c0000 	.word	0x428c0000
 8009530:	bf800000 	.word	0xbf800000

08009534 <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800953e:	f107 030f 	add.w	r3, r7, #15
 8009542:	4619      	mov	r1, r3
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f7fd ffd9 	bl	80074fc <LSM6DSL_ACC_GYRO_R_ODR_G>
 800954a:	4603      	mov	r3, r0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d101      	bne.n	8009554 <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e05c      	b.n	800960e <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 8009554:	7bfb      	ldrb	r3, [r7, #15]
 8009556:	2ba0      	cmp	r3, #160	; 0xa0
 8009558:	d04f      	beq.n	80095fa <LSM6DSL_G_Get_ODR+0xc6>
 800955a:	2ba0      	cmp	r3, #160	; 0xa0
 800955c:	dc51      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 800955e:	2b90      	cmp	r3, #144	; 0x90
 8009560:	d047      	beq.n	80095f2 <LSM6DSL_G_Get_ODR+0xbe>
 8009562:	2b90      	cmp	r3, #144	; 0x90
 8009564:	dc4d      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 8009566:	2b80      	cmp	r3, #128	; 0x80
 8009568:	d03f      	beq.n	80095ea <LSM6DSL_G_Get_ODR+0xb6>
 800956a:	2b80      	cmp	r3, #128	; 0x80
 800956c:	dc49      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 800956e:	2b70      	cmp	r3, #112	; 0x70
 8009570:	d037      	beq.n	80095e2 <LSM6DSL_G_Get_ODR+0xae>
 8009572:	2b70      	cmp	r3, #112	; 0x70
 8009574:	dc45      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 8009576:	2b60      	cmp	r3, #96	; 0x60
 8009578:	d02f      	beq.n	80095da <LSM6DSL_G_Get_ODR+0xa6>
 800957a:	2b60      	cmp	r3, #96	; 0x60
 800957c:	dc41      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 800957e:	2b50      	cmp	r3, #80	; 0x50
 8009580:	d027      	beq.n	80095d2 <LSM6DSL_G_Get_ODR+0x9e>
 8009582:	2b50      	cmp	r3, #80	; 0x50
 8009584:	dc3d      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 8009586:	2b40      	cmp	r3, #64	; 0x40
 8009588:	d01f      	beq.n	80095ca <LSM6DSL_G_Get_ODR+0x96>
 800958a:	2b40      	cmp	r3, #64	; 0x40
 800958c:	dc39      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 800958e:	2b30      	cmp	r3, #48	; 0x30
 8009590:	d017      	beq.n	80095c2 <LSM6DSL_G_Get_ODR+0x8e>
 8009592:	2b30      	cmp	r3, #48	; 0x30
 8009594:	dc35      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 8009596:	2b20      	cmp	r3, #32
 8009598:	d00f      	beq.n	80095ba <LSM6DSL_G_Get_ODR+0x86>
 800959a:	2b20      	cmp	r3, #32
 800959c:	dc31      	bgt.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d002      	beq.n	80095a8 <LSM6DSL_G_Get_ODR+0x74>
 80095a2:	2b10      	cmp	r3, #16
 80095a4:	d005      	beq.n	80095b2 <LSM6DSL_G_Get_ODR+0x7e>
 80095a6:	e02c      	b.n	8009602 <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	f04f 0200 	mov.w	r2, #0
 80095ae:	601a      	str	r2, [r3, #0]
      break;
 80095b0:	e02c      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	4a18      	ldr	r2, [pc, #96]	; (8009618 <LSM6DSL_G_Get_ODR+0xe4>)
 80095b6:	601a      	str	r2, [r3, #0]
      break;
 80095b8:	e028      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	4a17      	ldr	r2, [pc, #92]	; (800961c <LSM6DSL_G_Get_ODR+0xe8>)
 80095be:	601a      	str	r2, [r3, #0]
      break;
 80095c0:	e024      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	4a16      	ldr	r2, [pc, #88]	; (8009620 <LSM6DSL_G_Get_ODR+0xec>)
 80095c6:	601a      	str	r2, [r3, #0]
      break;
 80095c8:	e020      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	4a15      	ldr	r2, [pc, #84]	; (8009624 <LSM6DSL_G_Get_ODR+0xf0>)
 80095ce:	601a      	str	r2, [r3, #0]
      break;
 80095d0:	e01c      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	4a14      	ldr	r2, [pc, #80]	; (8009628 <LSM6DSL_G_Get_ODR+0xf4>)
 80095d6:	601a      	str	r2, [r3, #0]
      break;
 80095d8:	e018      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	4a13      	ldr	r2, [pc, #76]	; (800962c <LSM6DSL_G_Get_ODR+0xf8>)
 80095de:	601a      	str	r2, [r3, #0]
      break;
 80095e0:	e014      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	4a12      	ldr	r2, [pc, #72]	; (8009630 <LSM6DSL_G_Get_ODR+0xfc>)
 80095e6:	601a      	str	r2, [r3, #0]
      break;
 80095e8:	e010      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	4a11      	ldr	r2, [pc, #68]	; (8009634 <LSM6DSL_G_Get_ODR+0x100>)
 80095ee:	601a      	str	r2, [r3, #0]
      break;
 80095f0:	e00c      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	4a10      	ldr	r2, [pc, #64]	; (8009638 <LSM6DSL_G_Get_ODR+0x104>)
 80095f6:	601a      	str	r2, [r3, #0]
      break;
 80095f8:	e008      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	4a0f      	ldr	r2, [pc, #60]	; (800963c <LSM6DSL_G_Get_ODR+0x108>)
 80095fe:	601a      	str	r2, [r3, #0]
      break;
 8009600:	e004      	b.n	800960c <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	4a0e      	ldr	r2, [pc, #56]	; (8009640 <LSM6DSL_G_Get_ODR+0x10c>)
 8009606:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	e000      	b.n	800960e <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}
 8009616:	bf00      	nop
 8009618:	41500000 	.word	0x41500000
 800961c:	41d00000 	.word	0x41d00000
 8009620:	42500000 	.word	0x42500000
 8009624:	42d00000 	.word	0x42d00000
 8009628:	43500000 	.word	0x43500000
 800962c:	43d00000 	.word	0x43d00000
 8009630:	44504000 	.word	0x44504000
 8009634:	44cf8000 	.word	0x44cf8000
 8009638:	45502000 	.word	0x45502000
 800963c:	45d02000 	.word	0x45d02000
 8009640:	bf800000 	.word	0xbf800000

08009644 <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b082      	sub	sp, #8
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	460b      	mov	r3, r1
 800964e:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	799b      	ldrb	r3, [r3, #6]
 8009654:	2b01      	cmp	r3, #1
 8009656:	d109      	bne.n	800966c <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8009658:	78fb      	ldrb	r3, [r7, #3]
 800965a:	4619      	mov	r1, r3
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 fc13 	bl	8009e88 <LSM6DSL_G_Set_ODR_When_Enabled>
 8009662:	4603      	mov	r3, r0
 8009664:	2b01      	cmp	r3, #1
 8009666:	d10b      	bne.n	8009680 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8009668:	2301      	movs	r3, #1
 800966a:	e00a      	b.n	8009682 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800966c:	78fb      	ldrb	r3, [r7, #3]
 800966e:	4619      	mov	r1, r3
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fc3f 	bl	8009ef4 <LSM6DSL_G_Set_ODR_When_Disabled>
 8009676:	4603      	mov	r3, r0
 8009678:	2b01      	cmp	r3, #1
 800967a:	d101      	bne.n	8009680 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e000      	b.n	8009682 <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3708      	adds	r7, #8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b082      	sub	sp, #8
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	799b      	ldrb	r3, [r3, #6]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d109      	bne.n	80096b2 <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800969e:	ed97 0a00 	vldr	s0, [r7]
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fc68 	bl	8009f78 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d10b      	bne.n	80096c6 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	e00a      	b.n	80096c8 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 80096b2:	ed97 0a00 	vldr	s0, [r7]
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 fce6 	bl	800a088 <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d101      	bne.n	80096c6 <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	e000      	b.n	80096c8 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 80096c6:	2300      	movs	r3, #0
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3708      	adds	r7, #8
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 80096da:	f107 030e 	add.w	r3, r7, #14
 80096de:	4619      	mov	r1, r3
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7fd ff54 	bl	800758e <LSM6DSL_ACC_GYRO_R_FS_125>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d101      	bne.n	80096f0 <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e047      	b.n	8009780 <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 80096f0:	f107 030f 	add.w	r3, r7, #15
 80096f4:	4619      	mov	r1, r3
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7fd fe84 	bl	8007404 <LSM6DSL_ACC_GYRO_R_FS_G>
 80096fc:	4603      	mov	r3, r0
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d101      	bne.n	8009706 <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	e03c      	b.n	8009780 <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 8009706:	7bbb      	ldrb	r3, [r7, #14]
 8009708:	2b02      	cmp	r3, #2
 800970a:	d103      	bne.n	8009714 <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	4a1e      	ldr	r2, [pc, #120]	; (8009788 <LSM6DSL_G_Get_FS+0xb8>)
 8009710:	601a      	str	r2, [r3, #0]
 8009712:	e034      	b.n	800977e <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 8009714:	7bfb      	ldrb	r3, [r7, #15]
 8009716:	2b0c      	cmp	r3, #12
 8009718:	d82c      	bhi.n	8009774 <LSM6DSL_G_Get_FS+0xa4>
 800971a:	a201      	add	r2, pc, #4	; (adr r2, 8009720 <LSM6DSL_G_Get_FS+0x50>)
 800971c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009720:	08009755 	.word	0x08009755
 8009724:	08009775 	.word	0x08009775
 8009728:	08009775 	.word	0x08009775
 800972c:	08009775 	.word	0x08009775
 8009730:	0800975d 	.word	0x0800975d
 8009734:	08009775 	.word	0x08009775
 8009738:	08009775 	.word	0x08009775
 800973c:	08009775 	.word	0x08009775
 8009740:	08009765 	.word	0x08009765
 8009744:	08009775 	.word	0x08009775
 8009748:	08009775 	.word	0x08009775
 800974c:	08009775 	.word	0x08009775
 8009750:	0800976d 	.word	0x0800976d
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	4a0d      	ldr	r2, [pc, #52]	; (800978c <LSM6DSL_G_Get_FS+0xbc>)
 8009758:	601a      	str	r2, [r3, #0]
        break;
 800975a:	e010      	b.n	800977e <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	4a0c      	ldr	r2, [pc, #48]	; (8009790 <LSM6DSL_G_Get_FS+0xc0>)
 8009760:	601a      	str	r2, [r3, #0]
        break;
 8009762:	e00c      	b.n	800977e <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	4a0b      	ldr	r2, [pc, #44]	; (8009794 <LSM6DSL_G_Get_FS+0xc4>)
 8009768:	601a      	str	r2, [r3, #0]
        break;
 800976a:	e008      	b.n	800977e <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	4a0a      	ldr	r2, [pc, #40]	; (8009798 <LSM6DSL_G_Get_FS+0xc8>)
 8009770:	601a      	str	r2, [r3, #0]
        break;
 8009772:	e004      	b.n	800977e <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	4a09      	ldr	r2, [pc, #36]	; (800979c <LSM6DSL_G_Get_FS+0xcc>)
 8009778:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e000      	b.n	8009780 <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	42fa0000 	.word	0x42fa0000
 800978c:	43750000 	.word	0x43750000
 8009790:	43fa0000 	.word	0x43fa0000
 8009794:	447a0000 	.word	0x447a0000
 8009798:	44fa0000 	.word	0x44fa0000
 800979c:	bf800000 	.word	0xbf800000

080097a0 <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	460b      	mov	r3, r1
 80097aa:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 80097ac:	78fb      	ldrb	r3, [r7, #3]
 80097ae:	2b04      	cmp	r3, #4
 80097b0:	d00c      	beq.n	80097cc <LSM6DSL_G_Set_FS+0x2c>
 80097b2:	2b04      	cmp	r3, #4
 80097b4:	dc0d      	bgt.n	80097d2 <LSM6DSL_G_Set_FS+0x32>
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d002      	beq.n	80097c0 <LSM6DSL_G_Set_FS+0x20>
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	d003      	beq.n	80097c6 <LSM6DSL_G_Set_FS+0x26>
 80097be:	e008      	b.n	80097d2 <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 80097c0:	2300      	movs	r3, #0
 80097c2:	73fb      	strb	r3, [r7, #15]
      break;
 80097c4:	e007      	b.n	80097d6 <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 80097c6:	2304      	movs	r3, #4
 80097c8:	73fb      	strb	r3, [r7, #15]
      break;
 80097ca:	e004      	b.n	80097d6 <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 80097cc:	230c      	movs	r3, #12
 80097ce:	73fb      	strb	r3, [r7, #15]
      break;
 80097d0:	e001      	b.n	80097d6 <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	e00a      	b.n	80097ec <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 80097d6:	7bfb      	ldrb	r3, [r7, #15]
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7fd fde5 	bl	80073aa <LSM6DSL_ACC_GYRO_W_FS_G>
 80097e0:	4603      	mov	r3, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d101      	bne.n	80097ea <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e000      	b.n	80097ec <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 8009800:	edd7 7a00 	vldr	s15, [r7]
 8009804:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800989c <LSM6DSL_G_Set_FS_Value+0xa8>
 8009808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800980c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009810:	d808      	bhi.n	8009824 <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 8009812:	2102      	movs	r1, #2
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f7fd fe8d 	bl	8007534 <LSM6DSL_ACC_GYRO_W_FS_125>
 800981a:	4603      	mov	r3, r0
 800981c:	2b00      	cmp	r3, #0
 800981e:	d137      	bne.n	8009890 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	e036      	b.n	8009892 <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 8009824:	edd7 7a00 	vldr	s15, [r7]
 8009828:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80098a0 <LSM6DSL_G_Set_FS_Value+0xac>
 800982c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009834:	d801      	bhi.n	800983a <LSM6DSL_G_Set_FS_Value+0x46>
 8009836:	2300      	movs	r3, #0
 8009838:	e016      	b.n	8009868 <LSM6DSL_G_Set_FS_Value+0x74>
 800983a:	edd7 7a00 	vldr	s15, [r7]
 800983e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80098a4 <LSM6DSL_G_Set_FS_Value+0xb0>
 8009842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984a:	d801      	bhi.n	8009850 <LSM6DSL_G_Set_FS_Value+0x5c>
 800984c:	2304      	movs	r3, #4
 800984e:	e00b      	b.n	8009868 <LSM6DSL_G_Set_FS_Value+0x74>
 8009850:	edd7 7a00 	vldr	s15, [r7]
 8009854:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80098a8 <LSM6DSL_G_Set_FS_Value+0xb4>
 8009858:	eef4 7ac7 	vcmpe.f32	s15, s14
 800985c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009860:	d801      	bhi.n	8009866 <LSM6DSL_G_Set_FS_Value+0x72>
 8009862:	2308      	movs	r3, #8
 8009864:	e000      	b.n	8009868 <LSM6DSL_G_Set_FS_Value+0x74>
 8009866:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 8009868:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800986a:	2100      	movs	r1, #0
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f7fd fe61 	bl	8007534 <LSM6DSL_ACC_GYRO_W_FS_125>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d101      	bne.n	800987c <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	e00a      	b.n	8009892 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800987c:	7bfb      	ldrb	r3, [r7, #15]
 800987e:	4619      	mov	r1, r3
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f7fd fd92 	bl	80073aa <LSM6DSL_ACC_GYRO_W_FS_G>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d101      	bne.n	8009890 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e000      	b.n	8009892 <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	42fa0000 	.word	0x42fa0000
 80098a0:	43750000 	.word	0x43750000
 80098a4:	43fa0000 	.word	0x43fa0000
 80098a8:	447a0000 	.word	0x447a0000

080098ac <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b084      	sub	sp, #16
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	460b      	mov	r3, r1
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80098ba:	7afb      	ldrb	r3, [r7, #11]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	4619      	mov	r1, r3
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f000 f876 	bl	80099b2 <LSM6DSL_Read_Reg>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d101      	bne.n	80098d0 <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e000      	b.n	80098d2 <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b082      	sub	sp, #8
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
 80098e2:	460b      	mov	r3, r1
 80098e4:	70fb      	strb	r3, [r7, #3]
 80098e6:	4613      	mov	r3, r2
 80098e8:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80098ea:	78ba      	ldrb	r2, [r7, #2]
 80098ec:	78fb      	ldrb	r3, [r7, #3]
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f875 	bl	80099e0 <LSM6DSL_Write_Reg>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d101      	bne.n	8009900 <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e000      	b.n	8009902 <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b084      	sub	sp, #16
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
 8009912:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 8009914:	f107 030f 	add.w	r3, r7, #15
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7fe fa6f 	bl	8007dfe <LSM6DSL_ACC_GYRO_R_GDA>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e00f      	b.n	800994a <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800992a:	7bfb      	ldrb	r3, [r7, #15]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d005      	beq.n	800993c <LSM6DSL_G_Get_DRDY_Status+0x32>
 8009930:	2b02      	cmp	r3, #2
 8009932:	d107      	bne.n	8009944 <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2201      	movs	r2, #1
 8009938:	701a      	strb	r2, [r3, #0]
      break;
 800993a:	e005      	b.n	8009948 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	2200      	movs	r2, #0
 8009940:	701a      	strb	r2, [r3, #0]
      break;
 8009942:	e001      	b.n	8009948 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e000      	b.n	800994a <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8009952:	b580      	push	{r7, lr}
 8009954:	b082      	sub	sp, #8
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800995c:	6839      	ldr	r1, [r7, #0]
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7fd fc14 	bl	800718c <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 8009964:	4603      	mov	r3, r0
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e000      	b.n	8009970 <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3708      	adds	r7, #8
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8009980:	2300      	movs	r3, #0
 8009982:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8009984:	f107 030f 	add.w	r3, r7, #15
 8009988:	4619      	mov	r1, r3
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f7ff ffe1 	bl	8009952 <LSM6DSL_Get_WhoAmI>
 8009990:	4603      	mov	r3, r0
 8009992:	2b01      	cmp	r3, #1
 8009994:	d101      	bne.n	800999a <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	e007      	b.n	80099aa <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	781a      	ldrb	r2, [r3, #0]
 800999e:	7bfb      	ldrb	r3, [r7, #15]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d001      	beq.n	80099a8 <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 80099a4:	2301      	movs	r3, #1
 80099a6:	e000      	b.n	80099aa <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b084      	sub	sp, #16
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	60f8      	str	r0, [r7, #12]
 80099ba:	460b      	mov	r3, r1
 80099bc:	607a      	str	r2, [r7, #4]
 80099be:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 80099c0:	7af9      	ldrb	r1, [r7, #11]
 80099c2:	2301      	movs	r3, #1
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	68f8      	ldr	r0, [r7, #12]
 80099c8:	f7fd fbac 	bl	8007124 <LSM6DSL_ACC_GYRO_ReadReg>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e000      	b.n	80099d8 <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	460b      	mov	r3, r1
 80099ea:	70fb      	strb	r3, [r7, #3]
 80099ec:	4613      	mov	r3, r2
 80099ee:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 80099f0:	1cba      	adds	r2, r7, #2
 80099f2:	78f9      	ldrb	r1, [r7, #3]
 80099f4:	2301      	movs	r3, #1
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f7fd fbae 	bl	8007158 <LSM6DSL_ACC_GYRO_WriteReg>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d101      	bne.n	8009a06 <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	e000      	b.n	8009a08 <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8009a06:	2300      	movs	r3, #0
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3708      	adds	r7, #8
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}

08009a10 <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	460b      	mov	r3, r1
 8009a1a:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 8009a1c:	78fb      	ldrb	r3, [r7, #3]
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d901      	bls.n	8009a26 <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e00b      	b.n	8009a3e <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 8009a26:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 8009a28:	78fb      	ldrb	r3, [r7, #3]
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7fe fafc 	bl	800802a <LSM6DSL_ACC_GYRO_W_LIR>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d101      	bne.n	8009a3c <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e000      	b.n	8009a3e <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3708      	adds	r7, #8
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}
	...

08009a48 <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8009a52:	4a1d      	ldr	r2, [pc, #116]	; (8009ac8 <LSM6DSL_X_Get_Axes_Raw+0x80>)
 8009a54:	f107 0308 	add.w	r3, r7, #8
 8009a58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009a5c:	6018      	str	r0, [r3, #0]
 8009a5e:	3304      	adds	r3, #4
 8009a60:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 8009a62:	f107 0308 	add.w	r3, r7, #8
 8009a66:	4619      	mov	r1, r3
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f7fd fc22 	bl	80072b2 <LSM6DSL_ACC_GYRO_GetRawAccData>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	e023      	b.n	8009ac0 <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 8009a78:	7a7b      	ldrb	r3, [r7, #9]
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	021b      	lsls	r3, r3, #8
 8009a7e:	b29a      	uxth	r2, r3
 8009a80:	7a3b      	ldrb	r3, [r7, #8]
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	4413      	add	r3, r2
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	b21a      	sxth	r2, r3
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8009a8e:	7afb      	ldrb	r3, [r7, #11]
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	021b      	lsls	r3, r3, #8
 8009a94:	b29a      	uxth	r2, r3
 8009a96:	7abb      	ldrb	r3, [r7, #10]
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	4413      	add	r3, r2
 8009a9c:	b29a      	uxth	r2, r3
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	3302      	adds	r3, #2
 8009aa2:	b212      	sxth	r2, r2
 8009aa4:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 8009aa6:	7b7b      	ldrb	r3, [r7, #13]
 8009aa8:	b29b      	uxth	r3, r3
 8009aaa:	021b      	lsls	r3, r3, #8
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	7b3b      	ldrb	r3, [r7, #12]
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	4413      	add	r3, r2
 8009ab4:	b29a      	uxth	r2, r3
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	3304      	adds	r3, #4
 8009aba:	b212      	sxth	r2, r2
 8009abc:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8009abe:	2300      	movs	r3, #0
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	3710      	adds	r7, #16
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	08014998 	.word	0x08014998

08009acc <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	460b      	mov	r3, r1
 8009ad6:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 8009ad8:	78fb      	ldrb	r3, [r7, #3]
 8009ada:	2b04      	cmp	r3, #4
 8009adc:	d81b      	bhi.n	8009b16 <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 8009ade:	a201      	add	r2, pc, #4	; (adr r2, 8009ae4 <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 8009ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae4:	08009af9 	.word	0x08009af9
 8009ae8:	08009aff 	.word	0x08009aff
 8009aec:	08009b05 	.word	0x08009b05
 8009af0:	08009b0b 	.word	0x08009b0b
 8009af4:	08009b11 	.word	0x08009b11
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 8009af8:	2310      	movs	r3, #16
 8009afa:	73fb      	strb	r3, [r7, #15]
      break;
 8009afc:	e00d      	b.n	8009b1a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 8009afe:	2310      	movs	r3, #16
 8009b00:	73fb      	strb	r3, [r7, #15]
      break;
 8009b02:	e00a      	b.n	8009b1a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 8009b04:	2320      	movs	r3, #32
 8009b06:	73fb      	strb	r3, [r7, #15]
      break;
 8009b08:	e007      	b.n	8009b1a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 8009b0a:	2330      	movs	r3, #48	; 0x30
 8009b0c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b0e:	e004      	b.n	8009b1a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 8009b10:	2340      	movs	r3, #64	; 0x40
 8009b12:	73fb      	strb	r3, [r7, #15]
      break;
 8009b14:	e001      	b.n	8009b1a <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e00a      	b.n	8009b30 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 8009b1a:	7bfb      	ldrb	r3, [r7, #15]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f7fd fbfa 	bl	8007318 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e000      	b.n	8009b30 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8009b2e:	2300      	movs	r3, #0
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	460b      	mov	r3, r1
 8009b42:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8009b50:	78fb      	ldrb	r3, [r7, #3]
 8009b52:	2b04      	cmp	r3, #4
 8009b54:	d820      	bhi.n	8009b98 <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 8009b56:	a201      	add	r2, pc, #4	; (adr r2, 8009b5c <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 8009b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5c:	08009b71 	.word	0x08009b71
 8009b60:	08009b79 	.word	0x08009b79
 8009b64:	08009b81 	.word	0x08009b81
 8009b68:	08009b89 	.word	0x08009b89
 8009b6c:	08009b91 	.word	0x08009b91
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	4a0e      	ldr	r2, [pc, #56]	; (8009bac <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009b74:	605a      	str	r2, [r3, #4]
      break;
 8009b76:	e011      	b.n	8009b9c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	4a0c      	ldr	r2, [pc, #48]	; (8009bac <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 8009b7c:	605a      	str	r2, [r3, #4]
      break;
 8009b7e:	e00d      	b.n	8009b9c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	4a0b      	ldr	r2, [pc, #44]	; (8009bb0 <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 8009b84:	605a      	str	r2, [r3, #4]
      break;
 8009b86:	e009      	b.n	8009b9c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	4a0a      	ldr	r2, [pc, #40]	; (8009bb4 <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 8009b8c:	605a      	str	r2, [r3, #4]
      break;
 8009b8e:	e005      	b.n	8009b9c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4a09      	ldr	r2, [pc, #36]	; (8009bb8 <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 8009b94:	605a      	str	r2, [r3, #4]
      break;
 8009b96:	e001      	b.n	8009b9c <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e000      	b.n	8009b9e <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3714      	adds	r7, #20
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr
 8009baa:	bf00      	nop
 8009bac:	41500000 	.word	0x41500000
 8009bb0:	41d00000 	.word	0x41d00000
 8009bb4:	42500000 	.word	0x42500000
 8009bb8:	42d00000 	.word	0x42d00000

08009bbc <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 8009bc8:	edd7 7a00 	vldr	s15, [r7]
 8009bcc:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bd8:	d801      	bhi.n	8009bde <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 8009bda:	2310      	movs	r3, #16
 8009bdc:	e058      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009bde:	edd7 7a00 	vldr	s15, [r7]
 8009be2:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bee:	d801      	bhi.n	8009bf4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 8009bf0:	2320      	movs	r3, #32
 8009bf2:	e04d      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009bf4:	edd7 7a00 	vldr	s15, [r7]
 8009bf8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009cb0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 8009bfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c04:	d801      	bhi.n	8009c0a <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 8009c06:	2330      	movs	r3, #48	; 0x30
 8009c08:	e042      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c0a:	edd7 7a00 	vldr	s15, [r7]
 8009c0e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009cb4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 8009c12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c1a:	d801      	bhi.n	8009c20 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 8009c1c:	2340      	movs	r3, #64	; 0x40
 8009c1e:	e037      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c20:	edd7 7a00 	vldr	s15, [r7]
 8009c24:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009cb8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 8009c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c30:	d801      	bhi.n	8009c36 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 8009c32:	2350      	movs	r3, #80	; 0x50
 8009c34:	e02c      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c36:	edd7 7a00 	vldr	s15, [r7]
 8009c3a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009cbc <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 8009c3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c46:	d801      	bhi.n	8009c4c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 8009c48:	2360      	movs	r3, #96	; 0x60
 8009c4a:	e021      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c4c:	edd7 7a00 	vldr	s15, [r7]
 8009c50:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009cc0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 8009c54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c5c:	d801      	bhi.n	8009c62 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 8009c5e:	2370      	movs	r3, #112	; 0x70
 8009c60:	e016      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c62:	edd7 7a00 	vldr	s15, [r7]
 8009c66:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009cc4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 8009c6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c72:	d801      	bhi.n	8009c78 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 8009c74:	2380      	movs	r3, #128	; 0x80
 8009c76:	e00b      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c78:	edd7 7a00 	vldr	s15, [r7]
 8009c7c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009cc8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 8009c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c88:	d801      	bhi.n	8009c8e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 8009c8a:	2390      	movs	r3, #144	; 0x90
 8009c8c:	e000      	b.n	8009c90 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 8009c8e:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 8009c90:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 8009c92:	7bfb      	ldrb	r3, [r7, #15]
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f7fd fb3e 	bl	8007318 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d101      	bne.n	8009ca6 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e000      	b.n	8009ca8 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3710      	adds	r7, #16
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	42500000 	.word	0x42500000
 8009cb4:	42d00000 	.word	0x42d00000
 8009cb8:	43500000 	.word	0x43500000
 8009cbc:	43d00000 	.word	0x43d00000
 8009cc0:	44504000 	.word	0x44504000
 8009cc4:	44cf8000 	.word	0x44cf8000
 8009cc8:	45502000 	.word	0x45502000

08009ccc <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8009ccc:	b480      	push	{r7}
 8009cce:	b085      	sub	sp, #20
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
 8009cd4:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 8009ce4:	edd7 7a00 	vldr	s15, [r7]
 8009ce8:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf4:	d801      	bhi.n	8009cfa <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 8009cf6:	4b32      	ldr	r3, [pc, #200]	; (8009dc0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 8009cf8:	e058      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 8009cfa:	edd7 7a00 	vldr	s15, [r7]
 8009cfe:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009d02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0a:	d801      	bhi.n	8009d10 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 8009d0c:	4b2d      	ldr	r3, [pc, #180]	; (8009dc4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 8009d0e:	e04d      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 8009d10:	edd7 7a00 	vldr	s15, [r7]
 8009d14:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009dc8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 8009d18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d20:	d801      	bhi.n	8009d26 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 8009d22:	4b2a      	ldr	r3, [pc, #168]	; (8009dcc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 8009d24:	e042      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 8009d26:	edd7 7a00 	vldr	s15, [r7]
 8009d2a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8009dd0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 8009d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d36:	d801      	bhi.n	8009d3c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 8009d38:	4b26      	ldr	r3, [pc, #152]	; (8009dd4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 8009d3a:	e037      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 8009d3c:	edd7 7a00 	vldr	s15, [r7]
 8009d40:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009dd8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 8009d44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d4c:	d801      	bhi.n	8009d52 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 8009d4e:	4b23      	ldr	r3, [pc, #140]	; (8009ddc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 8009d50:	e02c      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 8009d52:	edd7 7a00 	vldr	s15, [r7]
 8009d56:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8009de0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 8009d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d62:	d801      	bhi.n	8009d68 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 8009d64:	4b1f      	ldr	r3, [pc, #124]	; (8009de4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 8009d66:	e021      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 8009d68:	edd7 7a00 	vldr	s15, [r7]
 8009d6c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8009de8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 8009d70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d78:	d801      	bhi.n	8009d7e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 8009d7a:	4b1c      	ldr	r3, [pc, #112]	; (8009dec <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 8009d7c:	e016      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 8009d7e:	edd7 7a00 	vldr	s15, [r7]
 8009d82:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8009df0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 8009d86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d8e:	d801      	bhi.n	8009d94 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 8009d90:	4b18      	ldr	r3, [pc, #96]	; (8009df4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 8009d92:	e00b      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 8009d94:	edd7 7a00 	vldr	s15, [r7]
 8009d98:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009df8 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 8009d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009da4:	d801      	bhi.n	8009daa <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 8009da6:	4b15      	ldr	r3, [pc, #84]	; (8009dfc <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 8009da8:	e000      	b.n	8009dac <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 8009daa:	4b15      	ldr	r3, [pc, #84]	; (8009e00 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 8009dac:	68ba      	ldr	r2, [r7, #8]
 8009dae:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	41500000 	.word	0x41500000
 8009dc4:	41d00000 	.word	0x41d00000
 8009dc8:	42500000 	.word	0x42500000
 8009dcc:	42500000 	.word	0x42500000
 8009dd0:	42d00000 	.word	0x42d00000
 8009dd4:	42d00000 	.word	0x42d00000
 8009dd8:	43500000 	.word	0x43500000
 8009ddc:	43500000 	.word	0x43500000
 8009de0:	43d00000 	.word	0x43d00000
 8009de4:	43d00000 	.word	0x43d00000
 8009de8:	44504000 	.word	0x44504000
 8009dec:	44504000 	.word	0x44504000
 8009df0:	44cf8000 	.word	0x44cf8000
 8009df4:	44cf8000 	.word	0x44cf8000
 8009df8:	45502000 	.word	0x45502000
 8009dfc:	45502000 	.word	0x45502000
 8009e00:	45d02000 	.word	0x45d02000

08009e04 <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 8009e0e:	4a1d      	ldr	r2, [pc, #116]	; (8009e84 <LSM6DSL_G_Get_Axes_Raw+0x80>)
 8009e10:	f107 0308 	add.w	r3, r7, #8
 8009e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009e18:	6018      	str	r0, [r3, #0]
 8009e1a:	3304      	adds	r3, #4
 8009e1c:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 8009e1e:	f107 0308 	add.w	r3, r7, #8
 8009e22:	4619      	mov	r1, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7fd fb09 	bl	800743c <LSM6DSL_ACC_GYRO_GetRawGyroData>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8009e30:	2301      	movs	r3, #1
 8009e32:	e023      	b.n	8009e7c <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 8009e34:	7a7b      	ldrb	r3, [r7, #9]
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	021b      	lsls	r3, r3, #8
 8009e3a:	b29a      	uxth	r2, r3
 8009e3c:	7a3b      	ldrb	r3, [r7, #8]
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	4413      	add	r3, r2
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	b21a      	sxth	r2, r3
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 8009e4a:	7afb      	ldrb	r3, [r7, #11]
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	021b      	lsls	r3, r3, #8
 8009e50:	b29a      	uxth	r2, r3
 8009e52:	7abb      	ldrb	r3, [r7, #10]
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	4413      	add	r3, r2
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	3302      	adds	r3, #2
 8009e5e:	b212      	sxth	r2, r2
 8009e60:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 8009e62:	7b7b      	ldrb	r3, [r7, #13]
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	021b      	lsls	r3, r3, #8
 8009e68:	b29a      	uxth	r2, r3
 8009e6a:	7b3b      	ldrb	r3, [r7, #12]
 8009e6c:	b29b      	uxth	r3, r3
 8009e6e:	4413      	add	r3, r2
 8009e70:	b29a      	uxth	r2, r3
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	3304      	adds	r3, #4
 8009e76:	b212      	sxth	r2, r2
 8009e78:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8009e7a:	2300      	movs	r3, #0
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}
 8009e84:	08014998 	.word	0x08014998

08009e88 <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	460b      	mov	r3, r1
 8009e92:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 8009e94:	78fb      	ldrb	r3, [r7, #3]
 8009e96:	2b04      	cmp	r3, #4
 8009e98:	d81b      	bhi.n	8009ed2 <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 8009e9a:	a201      	add	r2, pc, #4	; (adr r2, 8009ea0 <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 8009e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea0:	08009eb5 	.word	0x08009eb5
 8009ea4:	08009ebb 	.word	0x08009ebb
 8009ea8:	08009ec1 	.word	0x08009ec1
 8009eac:	08009ec7 	.word	0x08009ec7
 8009eb0:	08009ecd 	.word	0x08009ecd
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009eb4:	2310      	movs	r3, #16
 8009eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8009eb8:	e00d      	b.n	8009ed6 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 8009eba:	2310      	movs	r3, #16
 8009ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8009ebe:	e00a      	b.n	8009ed6 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 8009ec0:	2320      	movs	r3, #32
 8009ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ec4:	e007      	b.n	8009ed6 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 8009ec6:	2330      	movs	r3, #48	; 0x30
 8009ec8:	73fb      	strb	r3, [r7, #15]
      break;
 8009eca:	e004      	b.n	8009ed6 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 8009ecc:	2340      	movs	r3, #64	; 0x40
 8009ece:	73fb      	strb	r3, [r7, #15]
      break;
 8009ed0:	e001      	b.n	8009ed6 <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e00a      	b.n	8009eec <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 8009ed6:	7bfb      	ldrb	r3, [r7, #15]
 8009ed8:	4619      	mov	r1, r3
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f7fd fae1 	bl	80074a2 <LSM6DSL_ACC_GYRO_W_ODR_G>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d101      	bne.n	8009eea <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e000      	b.n	8009eec <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8009eea:	2300      	movs	r3, #0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b085      	sub	sp, #20
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	460b      	mov	r3, r1
 8009efe:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8009f0c:	78fb      	ldrb	r3, [r7, #3]
 8009f0e:	2b04      	cmp	r3, #4
 8009f10:	d820      	bhi.n	8009f54 <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 8009f12:	a201      	add	r2, pc, #4	; (adr r2, 8009f18 <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 8009f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f18:	08009f2d 	.word	0x08009f2d
 8009f1c:	08009f35 	.word	0x08009f35
 8009f20:	08009f3d 	.word	0x08009f3d
 8009f24:	08009f45 	.word	0x08009f45
 8009f28:	08009f4d 	.word	0x08009f4d
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	4a0e      	ldr	r2, [pc, #56]	; (8009f68 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 8009f30:	605a      	str	r2, [r3, #4]
      break;
 8009f32:	e011      	b.n	8009f58 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	4a0c      	ldr	r2, [pc, #48]	; (8009f68 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 8009f38:	605a      	str	r2, [r3, #4]
      break;
 8009f3a:	e00d      	b.n	8009f58 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	4a0b      	ldr	r2, [pc, #44]	; (8009f6c <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 8009f40:	605a      	str	r2, [r3, #4]
      break;
 8009f42:	e009      	b.n	8009f58 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	4a0a      	ldr	r2, [pc, #40]	; (8009f70 <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 8009f48:	605a      	str	r2, [r3, #4]
      break;
 8009f4a:	e005      	b.n	8009f58 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	4a09      	ldr	r2, [pc, #36]	; (8009f74 <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 8009f50:	605a      	str	r2, [r3, #4]
      break;
 8009f52:	e001      	b.n	8009f58 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e000      	b.n	8009f5a <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop
 8009f68:	41500000 	.word	0x41500000
 8009f6c:	41d00000 	.word	0x41d00000
 8009f70:	42500000 	.word	0x42500000
 8009f74:	42d00000 	.word	0x42d00000

08009f78 <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 8009f84:	edd7 7a00 	vldr	s15, [r7]
 8009f88:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8009f8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f94:	d801      	bhi.n	8009f9a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 8009f96:	2310      	movs	r3, #16
 8009f98:	e058      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009f9a:	edd7 7a00 	vldr	s15, [r7]
 8009f9e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8009fa2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009faa:	d801      	bhi.n	8009fb0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 8009fac:	2320      	movs	r3, #32
 8009fae:	e04d      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009fb0:	edd7 7a00 	vldr	s15, [r7]
 8009fb4:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800a06c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 8009fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fc0:	d801      	bhi.n	8009fc6 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 8009fc2:	2330      	movs	r3, #48	; 0x30
 8009fc4:	e042      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009fc6:	edd7 7a00 	vldr	s15, [r7]
 8009fca:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a070 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 8009fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd6:	d801      	bhi.n	8009fdc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 8009fd8:	2340      	movs	r3, #64	; 0x40
 8009fda:	e037      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009fdc:	edd7 7a00 	vldr	s15, [r7]
 8009fe0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800a074 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 8009fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fec:	d801      	bhi.n	8009ff2 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 8009fee:	2350      	movs	r3, #80	; 0x50
 8009ff0:	e02c      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 8009ff2:	edd7 7a00 	vldr	s15, [r7]
 8009ff6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800a078 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 8009ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a002:	d801      	bhi.n	800a008 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 800a004:	2360      	movs	r3, #96	; 0x60
 800a006:	e021      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800a008:	edd7 7a00 	vldr	s15, [r7]
 800a00c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800a07c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 800a010:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a018:	d801      	bhi.n	800a01e <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 800a01a:	2370      	movs	r3, #112	; 0x70
 800a01c:	e016      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800a01e:	edd7 7a00 	vldr	s15, [r7]
 800a022:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a080 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 800a026:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a02e:	d801      	bhi.n	800a034 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 800a030:	2380      	movs	r3, #128	; 0x80
 800a032:	e00b      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800a034:	edd7 7a00 	vldr	s15, [r7]
 800a038:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800a084 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 800a03c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a044:	d801      	bhi.n	800a04a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 800a046:	2390      	movs	r3, #144	; 0x90
 800a048:	e000      	b.n	800a04c <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800a04a:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 800a04c:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800a04e:	7bfb      	ldrb	r3, [r7, #15]
 800a050:	4619      	mov	r1, r3
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f7fd fa25 	bl	80074a2 <LSM6DSL_ACC_GYRO_W_ODR_G>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d101      	bne.n	800a062 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	e000      	b.n	800a064 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800a062:	2300      	movs	r3, #0
}
 800a064:	4618      	mov	r0, r3
 800a066:	3710      	adds	r7, #16
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	42500000 	.word	0x42500000
 800a070:	42d00000 	.word	0x42d00000
 800a074:	43500000 	.word	0x43500000
 800a078:	43d00000 	.word	0x43d00000
 800a07c:	44504000 	.word	0x44504000
 800a080:	44cf8000 	.word	0x44cf8000
 800a084:	45502000 	.word	0x45502000

0800a088 <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 800a0a0:	edd7 7a00 	vldr	s15, [r7]
 800a0a4:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800a0a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b0:	d801      	bhi.n	800a0b6 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 800a0b2:	4b32      	ldr	r3, [pc, #200]	; (800a17c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 800a0b4:	e058      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 800a0b6:	edd7 7a00 	vldr	s15, [r7]
 800a0ba:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800a0be:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c6:	d801      	bhi.n	800a0cc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 800a0c8:	4b2d      	ldr	r3, [pc, #180]	; (800a180 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 800a0ca:	e04d      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 800a0cc:	edd7 7a00 	vldr	s15, [r7]
 800a0d0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800a184 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 800a0d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0dc:	d801      	bhi.n	800a0e2 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 800a0de:	4b2a      	ldr	r3, [pc, #168]	; (800a188 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 800a0e0:	e042      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 800a0e2:	edd7 7a00 	vldr	s15, [r7]
 800a0e6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800a18c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 800a0ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f2:	d801      	bhi.n	800a0f8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 800a0f4:	4b26      	ldr	r3, [pc, #152]	; (800a190 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 800a0f6:	e037      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 800a0f8:	edd7 7a00 	vldr	s15, [r7]
 800a0fc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a194 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 800a100:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a108:	d801      	bhi.n	800a10e <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 800a10a:	4b23      	ldr	r3, [pc, #140]	; (800a198 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 800a10c:	e02c      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 800a10e:	edd7 7a00 	vldr	s15, [r7]
 800a112:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800a19c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 800a116:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a11a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a11e:	d801      	bhi.n	800a124 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 800a120:	4b1f      	ldr	r3, [pc, #124]	; (800a1a0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 800a122:	e021      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800a124:	edd7 7a00 	vldr	s15, [r7]
 800a128:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800a1a4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 800a12c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a134:	d801      	bhi.n	800a13a <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 800a136:	4b1c      	ldr	r3, [pc, #112]	; (800a1a8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 800a138:	e016      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800a13a:	edd7 7a00 	vldr	s15, [r7]
 800a13e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800a1ac <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 800a142:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14a:	d801      	bhi.n	800a150 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 800a14c:	4b18      	ldr	r3, [pc, #96]	; (800a1b0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 800a14e:	e00b      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800a150:	edd7 7a00 	vldr	s15, [r7]
 800a154:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a1b4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 800a158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a15c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a160:	d801      	bhi.n	800a166 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 800a162:	4b15      	ldr	r3, [pc, #84]	; (800a1b8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 800a164:	e000      	b.n	800a168 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 800a166:	4b15      	ldr	r3, [pc, #84]	; (800a1bc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800a168:	68ba      	ldr	r2, [r7, #8]
 800a16a:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3714      	adds	r7, #20
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	41500000 	.word	0x41500000
 800a180:	41d00000 	.word	0x41d00000
 800a184:	42500000 	.word	0x42500000
 800a188:	42500000 	.word	0x42500000
 800a18c:	42d00000 	.word	0x42d00000
 800a190:	42d00000 	.word	0x42d00000
 800a194:	43500000 	.word	0x43500000
 800a198:	43500000 	.word	0x43500000
 800a19c:	43d00000 	.word	0x43d00000
 800a1a0:	43d00000 	.word	0x43d00000
 800a1a4:	44504000 	.word	0x44504000
 800a1a8:	44504000 	.word	0x44504000
 800a1ac:	44cf8000 	.word	0x44cf8000
 800a1b0:	44cf8000 	.word	0x44cf8000
 800a1b4:	45502000 	.word	0x45502000
 800a1b8:	45502000 	.word	0x45502000
 800a1bc:	45d02000 	.word	0x45d02000

0800a1c0 <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a1c8:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800a278 <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f7fe fec2 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d101      	bne.n	800a1dc <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	e048      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a1dc:	2100      	movs	r1, #0
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f7fd f81e 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d101      	bne.n	800a1ee <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	e03f      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800a1ee:	2106      	movs	r1, #6
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f7fe fa0f 	bl	8008614 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d101      	bne.n	800a200 <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	e036      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a200:	2100      	movs	r1, #0
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f7fe f9a5 	bl	8008552 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d101      	bne.n	800a212 <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a20e:	2301      	movs	r3, #1
 800a210:	e02d      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800a212:	2100      	movs	r1, #0
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f7fe f96f 	bl	80084f8 <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d101      	bne.n	800a224 <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	e024      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a224:	2100      	movs	r1, #0
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f7fe f935 	bl	8008496 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d101      	bne.n	800a236 <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a232:	2301      	movs	r3, #1
 800a234:	e01b      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800a236:	2103      	movs	r1, #3
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7fe f9be 	bl	80085ba <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d101      	bne.n	800a248 <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	e012      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a248:	2180      	movs	r1, #128	; 0x80
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f7fd ffa1 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a250:	4603      	mov	r3, r0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e009      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 800a25a:	2110      	movs	r1, #16
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f7fe fac7 	bl	80087f0 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d101      	bne.n	800a26c <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a268:	2301      	movs	r3, #1
 800a26a:	e000      	b.n	800a26e <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 800a26c:	2300      	movs	r3, #0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3708      	adds	r7, #8
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	43d00000 	.word	0x43d00000

0800a27c <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b082      	sub	sp, #8
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 800a284:	2100      	movs	r1, #0
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7fe fab2 	bl	80087f0 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d101      	bne.n	800a296 <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	e01b      	b.n	800a2ce <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a296:	2100      	movs	r1, #0
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f7fd ff7a 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d101      	bne.n	800a2a8 <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e012      	b.n	800a2ce <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a2a8:	2100      	movs	r1, #0
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f7fe f9b2 	bl	8008614 <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d101      	bne.n	800a2ba <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	e009      	b.n	800a2ce <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f7fe f97c 	bl	80085ba <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e000      	b.n	800a2ce <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b084      	sub	sp, #16
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800a2e0:	f107 030f 	add.w	r3, r7, #15
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f7fd fc55 	bl	8007b96 <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d101      	bne.n	800a2f6 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e00f      	b.n	800a316 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 800a2f6:	7bfb      	ldrb	r3, [r7, #15]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d005      	beq.n	800a308 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 800a2fc:	2b20      	cmp	r3, #32
 800a2fe:	d107      	bne.n	800a310 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	2201      	movs	r2, #1
 800a304:	701a      	strb	r2, [r3, #0]
      break;
 800a306:	e005      	b.n	800a314 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	2200      	movs	r2, #0
 800a30c:	701a      	strb	r2, [r3, #0]
      break;
 800a30e:	e001      	b.n	800a314 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	e000      	b.n	800a316 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b082      	sub	sp, #8
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
 800a326:	460b      	mov	r3, r1
 800a328:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 800a32a:	78fb      	ldrb	r3, [r7, #3]
 800a32c:	4619      	mov	r1, r3
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f7fe f943 	bl	80085ba <LSM6DSL_ACC_GYRO_W_FF_THS>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d101      	bne.n	800a33e <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e000      	b.n	800a340 <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	3708      	adds	r7, #8
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}

0800a348 <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800a350:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f7fe fdfe 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d101      	bne.n	800a364 <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	e02d      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a364:	2100      	movs	r1, #0
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f7fc ff5a 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d101      	bne.n	800a376 <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800a372:	2301      	movs	r3, #1
 800a374:	e024      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800a376:	2117      	movs	r1, #23
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 f8ad 	bl	800a4d8 <LSM6DSL_X_Set_Pedometer_Threshold>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b01      	cmp	r3, #1
 800a382:	d101      	bne.n	800a388 <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e01b      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800a388:	2104      	movs	r1, #4
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f7fd fbba 	bl	8007b04 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d101      	bne.n	800a39a <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800a396:	2301      	movs	r3, #1
 800a398:	e012      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800a39a:	2110      	movs	r1, #16
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f7fd fb84 	bl	8007aaa <LSM6DSL_ACC_GYRO_W_PEDO>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d101      	bne.n	800a3ac <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	e009      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 800a3ac:	2180      	movs	r1, #128	; 0x80
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f7fd fa6d 	bl	800788e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d101      	bne.n	800a3be <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e000      	b.n	800a3c0 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800a3d0:	2100      	movs	r1, #0
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f7fd fa5b 	bl	800788e <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d101      	bne.n	800a3e2 <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e01b      	b.n	800a41a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800a3e2:	2100      	movs	r1, #0
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f7fd fb60 	bl	8007aaa <LSM6DSL_ACC_GYRO_W_PEDO>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d101      	bne.n	800a3f4 <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e012      	b.n	800a41a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f7fd fb84 	bl	8007b04 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d101      	bne.n	800a406 <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	e009      	b.n	800a41a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800a406:	2100      	movs	r1, #0
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 f865 	bl	800a4d8 <LSM6DSL_X_Set_Pedometer_Threshold>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b01      	cmp	r3, #1
 800a412:	d101      	bne.n	800a418 <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	e000      	b.n	800a41a <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 800a418:	2300      	movs	r3, #0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a422:	b580      	push	{r7, lr}
 800a424:	b084      	sub	sp, #16
 800a426:	af00      	add	r7, sp, #0
 800a428:	6078      	str	r0, [r7, #4]
 800a42a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800a42c:	f107 030f 	add.w	r3, r7, #15
 800a430:	4619      	mov	r1, r3
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7fd fdc1 	bl	8007fba <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d101      	bne.n	800a442 <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	e00f      	b.n	800a462 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800a442:	7bfb      	ldrb	r3, [r7, #15]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d005      	beq.n	800a454 <LSM6DSL_X_Get_Pedometer_Status+0x32>
 800a448:	2b10      	cmp	r3, #16
 800a44a:	d107      	bne.n	800a45c <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	2201      	movs	r2, #1
 800a450:	701a      	strb	r2, [r3, #0]
      break;
 800a452:	e005      	b.n	800a460 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	2200      	movs	r2, #0
 800a458:	701a      	strb	r2, [r3, #0]
      break;
 800a45a:	e001      	b.n	800a460 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	e000      	b.n	800a462 <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3710      	adds	r7, #16
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b082      	sub	sp, #8
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800a474:	6839      	ldr	r1, [r7, #0]
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f7fe fa74 	bl	8008964 <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 800a47c:	4603      	mov	r3, r0
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d101      	bne.n	800a486 <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800a482:	2301      	movs	r3, #1
 800a484:	e000      	b.n	800a488 <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800a498:	2102      	movs	r1, #2
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7fd faab 	bl	80079f6 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d101      	bne.n	800a4aa <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e000      	b.n	800a4ac <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800a4aa:	2300      	movs	r3, #0
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3708      	adds	r7, #8
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}

0800a4b4 <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800a4bc:	2100      	movs	r1, #0
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f7fd fa99 	bl	80079f6 <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e000      	b.n	800a4d0 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3708      	adds	r7, #8
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800a4e4:	78fb      	ldrb	r3, [r7, #3]
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f7fe fa6e 	bl	80089ca <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d101      	bne.n	800a4f8 <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e000      	b.n	800a4fa <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b082      	sub	sp, #8
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800a50a:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800a50e:	6878      	ldr	r0, [r7, #4]
 800a510:	f7fe fd21 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a514:	4603      	mov	r3, r0
 800a516:	2b01      	cmp	r3, #1
 800a518:	d101      	bne.n	800a51e <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e024      	b.n	800a568 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a51e:	2100      	movs	r1, #0
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f7fc fe7d 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a526:	4603      	mov	r3, r0
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d101      	bne.n	800a530 <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a52c:	2301      	movs	r3, #1
 800a52e:	e01b      	b.n	800a568 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800a530:	2104      	movs	r1, #4
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7fd fae6 	bl	8007b04 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a538:	4603      	mov	r3, r0
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d101      	bne.n	800a542 <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a53e:	2301      	movs	r3, #1
 800a540:	e012      	b.n	800a568 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800a542:	2108      	movs	r1, #8
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f7fd fa83 	bl	8007a50 <LSM6DSL_ACC_GYRO_W_TILT>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d101      	bne.n	800a554 <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a550:	2301      	movs	r3, #1
 800a552:	e009      	b.n	800a568 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 800a554:	2102      	movs	r1, #2
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f7fe f8c3 	bl	80086e2 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d101      	bne.n	800a566 <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	e000      	b.n	800a568 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3708      	adds	r7, #8
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 800a578:	2100      	movs	r1, #0
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f7fe f8b1 	bl	80086e2 <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800a580:	4603      	mov	r3, r0
 800a582:	2b00      	cmp	r3, #0
 800a584:	d101      	bne.n	800a58a <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	e012      	b.n	800a5b0 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800a58a:	2100      	movs	r1, #0
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f7fd fa5f 	bl	8007a50 <LSM6DSL_ACC_GYRO_W_TILT>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d101      	bne.n	800a59c <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e009      	b.n	800a5b0 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800a59c:	2100      	movs	r1, #0
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f7fd fab0 	bl	8007b04 <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e000      	b.n	800a5b0 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800a5c2:	f107 030f 	add.w	r3, r7, #15
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7fd fd12 	bl	8007ff2 <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d101      	bne.n	800a5d8 <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	e00f      	b.n	800a5f8 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 800a5d8:	7bfb      	ldrb	r3, [r7, #15]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d005      	beq.n	800a5ea <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 800a5de:	2b20      	cmp	r3, #32
 800a5e0:	d107      	bne.n	800a5f2 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	701a      	strb	r2, [r3, #0]
      break;
 800a5e8:	e005      	b.n	800a5f6 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	701a      	strb	r2, [r3, #0]
      break;
 800a5f0:	e001      	b.n	800a5f6 <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	e000      	b.n	800a5f8 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a5f6:	2300      	movs	r3, #0
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3710      	adds	r7, #16
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a608:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a680 <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f7fe fca2 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a612:	4603      	mov	r3, r0
 800a614:	2b01      	cmp	r3, #1
 800a616:	d101      	bne.n	800a61c <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	e02d      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a61c:	2100      	movs	r1, #0
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f7fc fdfe 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d101      	bne.n	800a62e <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a62a:	2301      	movs	r3, #1
 800a62c:	e024      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a62e:	2100      	movs	r1, #0
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f7fd ff8e 	bl	8008552 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a636:	4603      	mov	r3, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d101      	bne.n	800a640 <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a63c:	2301      	movs	r3, #1
 800a63e:	e01b      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800a640:	2102      	movs	r1, #2
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7fd fec9 	bl	80083da <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d101      	bne.n	800a652 <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a64e:	2301      	movs	r3, #1
 800a650:	e012      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a652:	2180      	movs	r1, #128	; 0x80
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f7fd fd9c 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d101      	bne.n	800a664 <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	e009      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 800a664:	2120      	movs	r1, #32
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7fe f8ef 	bl	800884a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d101      	bne.n	800a676 <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e000      	b.n	800a678 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3708      	adds	r7, #8
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	43d00000 	.word	0x43d00000

0800a684 <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 800a68c:	2100      	movs	r1, #0
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f7fe f8db 	bl	800884a <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d101      	bne.n	800a69e <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e01b      	b.n	800a6d6 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a69e:	2100      	movs	r1, #0
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f7fd fd76 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d101      	bne.n	800a6b0 <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e012      	b.n	800a6d6 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f7fd ff4d 	bl	8008552 <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d101      	bne.n	800a6c2 <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	e009      	b.n	800a6d6 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800a6c2:	2100      	movs	r1, #0
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f7fd fe88 	bl	80083da <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	e000      	b.n	800a6d6 <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b084      	sub	sp, #16
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6078      	str	r0, [r7, #4]
 800a6e6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800a6e8:	f107 030f 	add.w	r3, r7, #15
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7fd fa35 	bl	8007b5e <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e00f      	b.n	800a71e <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 800a6fe:	7bfb      	ldrb	r3, [r7, #15]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d005      	beq.n	800a710 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 800a704:	2b08      	cmp	r3, #8
 800a706:	d107      	bne.n	800a718 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	2201      	movs	r2, #1
 800a70c:	701a      	strb	r2, [r3, #0]
      break;
 800a70e:	e005      	b.n	800a71c <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	2200      	movs	r2, #0
 800a714:	701a      	strb	r2, [r3, #0]
      break;
 800a716:	e001      	b.n	800a71c <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800a718:	2301      	movs	r3, #1
 800a71a:	e000      	b.n	800a71e <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a71c:	2300      	movs	r3, #0
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}

0800a726 <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b082      	sub	sp, #8
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	460b      	mov	r3, r1
 800a730:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800a732:	78fb      	ldrb	r3, [r7, #3]
 800a734:	4619      	mov	r1, r3
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7fd fe4f 	bl	80083da <LSM6DSL_ACC_GYRO_W_WK_THS>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e000      	b.n	800a748 <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3708      	adds	r7, #8
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a758:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800a818 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f7fe fbfa 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a762:	4603      	mov	r3, r0
 800a764:	2b01      	cmp	r3, #1
 800a766:	d101      	bne.n	800a76c <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a768:	2301      	movs	r3, #1
 800a76a:	e051      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a76c:	2100      	movs	r1, #0
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f7fc fd56 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a774:	4603      	mov	r3, r0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d101      	bne.n	800a77e <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a77a:	2301      	movs	r3, #1
 800a77c:	e048      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800a77e:	2108      	movs	r1, #8
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f7fd fcd9 	bl	8008138 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a786:	4603      	mov	r3, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d101      	bne.n	800a790 <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	e03f      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800a790:	2104      	movs	r1, #4
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f7fd fca3 	bl	80080de <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d101      	bne.n	800a7a2 <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	e036      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800a7a2:	2102      	movs	r1, #2
 800a7a4:	6878      	ldr	r0, [r7, #4]
 800a7a6:	f7fd fc6d 	bl	8008084 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d101      	bne.n	800a7b4 <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e02d      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800a7b4:	2108      	movs	r1, #8
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 f9a5 	bl	800ab06 <LSM6DSL_X_Set_Tap_Threshold>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d101      	bne.n	800a7c6 <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e024      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800a7c6:	2102      	movs	r1, #2
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f000 f9b1 	bl	800ab30 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d101      	bne.n	800a7d8 <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	e01b      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800a7d8:	2101      	movs	r1, #1
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 f9bd 	bl	800ab5a <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d101      	bne.n	800a7ea <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e012      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a7ea:	2180      	movs	r1, #128	; 0x80
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7fd fcd0 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e009      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800a7fc:	2140      	movs	r1, #64	; 0x40
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f7fe f850 	bl	80088a4 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d101      	bne.n	800a80e <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	e000      	b.n	800a810 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	3708      	adds	r7, #8
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}
 800a818:	43d00000 	.word	0x43d00000

0800a81c <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800a824:	2100      	movs	r1, #0
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f7fe f83c 	bl	80088a4 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d101      	bne.n	800a836 <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e03f      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800a836:	2100      	movs	r1, #0
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f7fd fcaa 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d101      	bne.n	800a848 <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	e036      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800a848:	2100      	movs	r1, #0
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f95b 	bl	800ab06 <LSM6DSL_X_Set_Tap_Threshold>
 800a850:	4603      	mov	r3, r0
 800a852:	2b01      	cmp	r3, #1
 800a854:	d101      	bne.n	800a85a <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	e02d      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a85a:	2100      	movs	r1, #0
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f000 f967 	bl	800ab30 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a862:	4603      	mov	r3, r0
 800a864:	2b01      	cmp	r3, #1
 800a866:	d101      	bne.n	800a86c <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e024      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800a86c:	2100      	movs	r1, #0
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 f973 	bl	800ab5a <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a874:	4603      	mov	r3, r0
 800a876:	2b01      	cmp	r3, #1
 800a878:	d101      	bne.n	800a87e <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800a87a:	2301      	movs	r3, #1
 800a87c:	e01b      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800a87e:	2100      	movs	r1, #0
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f7fd fbff 	bl	8008084 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a886:	4603      	mov	r3, r0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d101      	bne.n	800a890 <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800a88c:	2301      	movs	r3, #1
 800a88e:	e012      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800a890:	2100      	movs	r1, #0
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f7fd fc23 	bl	80080de <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d101      	bne.n	800a8a2 <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e009      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800a8a2:	2100      	movs	r1, #0
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f7fd fc47 	bl	8008138 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d101      	bne.n	800a8b4 <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	e000      	b.n	800a8b6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3708      	adds	r7, #8
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
 800a8c6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800a8c8:	f107 030f 	add.w	r3, r7, #15
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f7fd f999 	bl	8007c06 <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d101      	bne.n	800a8de <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e00f      	b.n	800a8fe <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800a8de:	7bfb      	ldrb	r3, [r7, #15]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d005      	beq.n	800a8f0 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 800a8e4:	2b20      	cmp	r3, #32
 800a8e6:	d107      	bne.n	800a8f8 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	701a      	strb	r2, [r3, #0]
      break;
 800a8ee:	e005      	b.n	800a8fc <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	701a      	strb	r2, [r3, #0]
      break;
 800a8f6:	e001      	b.n	800a8fc <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e000      	b.n	800a8fe <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800a8fc:	2300      	movs	r3, #0
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3710      	adds	r7, #16
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
	...

0800a908 <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800a910:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800a9f4 <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7fe fb1e 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d101      	bne.n	800a924 <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e063      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800a924:	2100      	movs	r1, #0
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7fc fc7a 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d101      	bne.n	800a936 <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e05a      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800a936:	2108      	movs	r1, #8
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f7fd fbfd 	bl	8008138 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800a93e:	4603      	mov	r3, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d101      	bne.n	800a948 <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	e051      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800a948:	2104      	movs	r1, #4
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f7fd fbc7 	bl	80080de <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800a950:	4603      	mov	r3, r0
 800a952:	2b00      	cmp	r3, #0
 800a954:	d101      	bne.n	800a95a <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	e048      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800a95a:	2102      	movs	r1, #2
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f7fd fb91 	bl	8008084 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d101      	bne.n	800a96c <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800a968:	2301      	movs	r3, #1
 800a96a:	e03f      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800a96c:	2108      	movs	r1, #8
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 f8c9 	bl	800ab06 <LSM6DSL_X_Set_Tap_Threshold>
 800a974:	4603      	mov	r3, r0
 800a976:	2b01      	cmp	r3, #1
 800a978:	d101      	bne.n	800a97e <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800a97a:	2301      	movs	r3, #1
 800a97c:	e036      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800a97e:	2103      	movs	r1, #3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 f8d5 	bl	800ab30 <LSM6DSL_X_Set_Tap_Shock_Time>
 800a986:	4603      	mov	r3, r0
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d101      	bne.n	800a990 <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	e02d      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800a990:	2103      	movs	r1, #3
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f8e1 	bl	800ab5a <LSM6DSL_X_Set_Tap_Quiet_Time>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b01      	cmp	r3, #1
 800a99c:	d101      	bne.n	800a9a2 <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e024      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800a9a2:	2108      	movs	r1, #8
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f8ed 	bl	800ab84 <LSM6DSL_X_Set_Tap_Duration_Time>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d101      	bne.n	800a9b4 <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e01b      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800a9b4:	2180      	movs	r1, #128	; 0x80
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f7fd fd40 	bl	800843c <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d101      	bne.n	800a9c6 <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e012      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800a9c6:	2180      	movs	r1, #128	; 0x80
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7fd fbe2 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d101      	bne.n	800a9d8 <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e009      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 800a9d8:	2108      	movs	r1, #8
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f7fd fedb 	bl	8008796 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d101      	bne.n	800a9ea <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e000      	b.n	800a9ec <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 800a9ea:	2300      	movs	r3, #0
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3708      	adds	r7, #8
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}
 800a9f4:	43d00000 	.word	0x43d00000

0800a9f8 <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 800aa00:	2100      	movs	r1, #0
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f7fd fec7 	bl	8008796 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d101      	bne.n	800aa12 <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800aa0e:	2301      	movs	r3, #1
 800aa10:	e051      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800aa12:	2100      	movs	r1, #0
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f7fd fbbc 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d101      	bne.n	800aa24 <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800aa20:	2301      	movs	r3, #1
 800aa22:	e048      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800aa24:	2100      	movs	r1, #0
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 f86d 	bl	800ab06 <LSM6DSL_X_Set_Tap_Threshold>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d101      	bne.n	800aa36 <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800aa32:	2301      	movs	r3, #1
 800aa34:	e03f      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800aa36:	2100      	movs	r1, #0
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 f879 	bl	800ab30 <LSM6DSL_X_Set_Tap_Shock_Time>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	2b01      	cmp	r3, #1
 800aa42:	d101      	bne.n	800aa48 <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e036      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800aa48:	2100      	movs	r1, #0
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f000 f885 	bl	800ab5a <LSM6DSL_X_Set_Tap_Quiet_Time>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d101      	bne.n	800aa5a <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800aa56:	2301      	movs	r3, #1
 800aa58:	e02d      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800aa5a:	2100      	movs	r1, #0
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f000 f891 	bl	800ab84 <LSM6DSL_X_Set_Tap_Duration_Time>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d101      	bne.n	800aa6c <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800aa68:	2301      	movs	r3, #1
 800aa6a:	e024      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7fd fce4 	bl	800843c <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d101      	bne.n	800aa7e <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e01b      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800aa7e:	2100      	movs	r1, #0
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7fd faff 	bl	8008084 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e012      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800aa90:	2100      	movs	r1, #0
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7fd fb23 	bl	80080de <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d101      	bne.n	800aaa2 <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e009      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7fd fb47 	bl	8008138 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d101      	bne.n	800aab4 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	e000      	b.n	800aab6 <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 800aab4:	2300      	movs	r3, #0
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3708      	adds	r7, #8
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}

0800aabe <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b084      	sub	sp, #16
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
 800aac6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800aac8:	f107 030f 	add.w	r3, r7, #15
 800aacc:	4619      	mov	r1, r3
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7fd f87d 	bl	8007bce <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800aad4:	4603      	mov	r3, r0
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d101      	bne.n	800aade <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800aada:	2301      	movs	r3, #1
 800aadc:	e00f      	b.n	800aafe <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800aade:	7bfb      	ldrb	r3, [r7, #15]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d005      	beq.n	800aaf0 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 800aae4:	2b10      	cmp	r3, #16
 800aae6:	d107      	bne.n	800aaf8 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	2201      	movs	r2, #1
 800aaec:	701a      	strb	r2, [r3, #0]
      break;
 800aaee:	e005      	b.n	800aafc <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	701a      	strb	r2, [r3, #0]
      break;
 800aaf6:	e001      	b.n	800aafc <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e000      	b.n	800aafe <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3710      	adds	r7, #16
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}

0800ab06 <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800ab06:	b580      	push	{r7, lr}
 800ab08:	b082      	sub	sp, #8
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
 800ab0e:	460b      	mov	r3, r1
 800ab10:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800ab12:	78fb      	ldrb	r3, [r7, #3]
 800ab14:	4619      	mov	r1, r3
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f7fd fb68 	bl	80081ec <LSM6DSL_ACC_GYRO_W_TAP_THS>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e000      	b.n	800ab28 <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 800ab26:	2300      	movs	r3, #0
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	3708      	adds	r7, #8
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	460b      	mov	r3, r1
 800ab3a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800ab3c:	78fb      	ldrb	r3, [r7, #3]
 800ab3e:	4619      	mov	r1, r3
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f7fd fbb1 	bl	80082a8 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800ab46:	4603      	mov	r3, r0
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d101      	bne.n	800ab50 <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e000      	b.n	800ab52 <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3708      	adds	r7, #8
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}

0800ab5a <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800ab5a:	b580      	push	{r7, lr}
 800ab5c:	b082      	sub	sp, #8
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	6078      	str	r0, [r7, #4]
 800ab62:	460b      	mov	r3, r1
 800ab64:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800ab66:	78fb      	ldrb	r3, [r7, #3]
 800ab68:	4619      	mov	r1, r3
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f7fd fbcd 	bl	800830a <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d101      	bne.n	800ab7a <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800ab76:	2301      	movs	r3, #1
 800ab78:	e000      	b.n	800ab7c <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800ab7a:	2300      	movs	r3, #0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3708      	adds	r7, #8
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800ab90:	78fb      	ldrb	r3, [r7, #3]
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f7fd fbec 	bl	8008372 <LSM6DSL_ACC_GYRO_W_DUR>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d101      	bne.n	800aba4 <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	e000      	b.n	800aba6 <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800aba4:	2300      	movs	r3, #0
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
	...

0800abb0 <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800abb8:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800ac20 <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f7fe f9ca 	bl	8008f56 <LSM6DSL_X_Set_ODR_Value>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d101      	bne.n	800abcc <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800abc8:	2301      	movs	r3, #1
 800abca:	e024      	b.n	800ac16 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800abcc:	2100      	movs	r1, #0
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7fc fb26 	bl	8007220 <LSM6DSL_ACC_GYRO_W_FS_XL>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d101      	bne.n	800abde <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800abda:	2301      	movs	r3, #1
 800abdc:	e01b      	b.n	800ac16 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800abde:	2140      	movs	r1, #64	; 0x40
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7fd fb34 	bl	800824e <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d101      	bne.n	800abf0 <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800abec:	2301      	movs	r3, #1
 800abee:	e012      	b.n	800ac16 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800abf0:	2180      	movs	r1, #128	; 0x80
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7fd facd 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d101      	bne.n	800ac02 <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e009      	b.n	800ac16 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800ac02:	2104      	movs	r1, #4
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f7fd fd99 	bl	800873c <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d101      	bne.n	800ac14 <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	e000      	b.n	800ac16 <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800ac14:	2300      	movs	r3, #0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	43d00000 	.word	0x43d00000

0800ac24 <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f7fd fd84 	bl	800873c <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d101      	bne.n	800ac3e <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	e012      	b.n	800ac64 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800ac3e:	2100      	movs	r1, #0
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f7fd faa6 	bl	8008192 <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d101      	bne.n	800ac50 <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e009      	b.n	800ac64 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800ac50:	2100      	movs	r1, #0
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7fd fafb 	bl	800824e <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d101      	bne.n	800ac62 <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e000      	b.n	800ac64 <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800ac62:	2300      	movs	r3, #0
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3708      	adds	r7, #8
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
 800ac74:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800ac76:	f107 030f 	add.w	r3, r7, #15
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f7fd f886 	bl	8007d8e <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d101      	bne.n	800ac8c <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e00f      	b.n	800acac <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800ac8c:	7bfb      	ldrb	r3, [r7, #15]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d005      	beq.n	800ac9e <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800ac92:	2b40      	cmp	r3, #64	; 0x40
 800ac94:	d107      	bne.n	800aca6 <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	2201      	movs	r2, #1
 800ac9a:	701a      	strb	r2, [r3, #0]
      break;
 800ac9c:	e005      	b.n	800acaa <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	2200      	movs	r2, #0
 800aca2:	701a      	strb	r2, [r3, #0]
      break;
 800aca4:	e001      	b.n	800acaa <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	e000      	b.n	800acac <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	3710      	adds	r7, #16
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b084      	sub	sp, #16
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800acbe:	f107 030f 	add.w	r3, r7, #15
 800acc2:	4619      	mov	r1, r3
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f7fc ffba 	bl	8007c3e <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	e00f      	b.n	800acf4 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800acd4:	7bfb      	ldrb	r3, [r7, #15]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d005      	beq.n	800ace6 <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d107      	bne.n	800acee <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	2201      	movs	r2, #1
 800ace2:	701a      	strb	r2, [r3, #0]
      break;
 800ace4:	e005      	b.n	800acf2 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	2200      	movs	r2, #0
 800acea:	701a      	strb	r2, [r3, #0]
      break;
 800acec:	e001      	b.n	800acf2 <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e000      	b.n	800acf4 <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3710      	adds	r7, #16
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b084      	sub	sp, #16
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800ad06:	f107 030f 	add.w	r3, r7, #15
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f7fc ffb2 	bl	8007c76 <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d101      	bne.n	800ad1c <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e00f      	b.n	800ad3c <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d005      	beq.n	800ad2e <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800ad22:	2b02      	cmp	r3, #2
 800ad24:	d107      	bne.n	800ad36 <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	2201      	movs	r2, #1
 800ad2a:	701a      	strb	r2, [r3, #0]
      break;
 800ad2c:	e005      	b.n	800ad3a <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	2200      	movs	r2, #0
 800ad32:	701a      	strb	r2, [r3, #0]
      break;
 800ad34:	e001      	b.n	800ad3a <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	e000      	b.n	800ad3c <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800ad4e:	f107 030f 	add.w	r3, r7, #15
 800ad52:	4619      	mov	r1, r3
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7fc ffaa 	bl	8007cae <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d101      	bne.n	800ad64 <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800ad60:	2301      	movs	r3, #1
 800ad62:	e00f      	b.n	800ad84 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800ad64:	7bfb      	ldrb	r3, [r7, #15]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d005      	beq.n	800ad76 <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800ad6a:	2b04      	cmp	r3, #4
 800ad6c:	d107      	bne.n	800ad7e <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	2201      	movs	r2, #1
 800ad72:	701a      	strb	r2, [r3, #0]
      break;
 800ad74:	e005      	b.n	800ad82 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	701a      	strb	r2, [r3, #0]
      break;
 800ad7c:	e001      	b.n	800ad82 <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e000      	b.n	800ad84 <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800ad96:	f107 030f 	add.w	r3, r7, #15
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f7fc ffa2 	bl	8007ce6 <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d101      	bne.n	800adac <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	e00f      	b.n	800adcc <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800adac:	7bfb      	ldrb	r3, [r7, #15]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d005      	beq.n	800adbe <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800adb2:	2b08      	cmp	r3, #8
 800adb4:	d107      	bne.n	800adc6 <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	2201      	movs	r2, #1
 800adba:	701a      	strb	r2, [r3, #0]
      break;
 800adbc:	e005      	b.n	800adca <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	2200      	movs	r2, #0
 800adc2:	701a      	strb	r2, [r3, #0]
      break;
 800adc4:	e001      	b.n	800adca <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e000      	b.n	800adcc <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3710      	adds	r7, #16
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800adde:	f107 030f 	add.w	r3, r7, #15
 800ade2:	4619      	mov	r1, r3
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f7fc ff9a 	bl	8007d1e <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d101      	bne.n	800adf4 <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e00f      	b.n	800ae14 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800adf4:	7bfb      	ldrb	r3, [r7, #15]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d005      	beq.n	800ae06 <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800adfa:	2b10      	cmp	r3, #16
 800adfc:	d107      	bne.n	800ae0e <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	2201      	movs	r2, #1
 800ae02:	701a      	strb	r2, [r3, #0]
      break;
 800ae04:	e005      	b.n	800ae12 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	701a      	strb	r2, [r3, #0]
      break;
 800ae0c:	e001      	b.n	800ae12 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e000      	b.n	800ae14 <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800ae12:	2300      	movs	r3, #0
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800ae26:	f107 030f 	add.w	r3, r7, #15
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f7fc ff92 	bl	8007d56 <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d101      	bne.n	800ae3c <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e00f      	b.n	800ae5c <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800ae3c:	7bfb      	ldrb	r3, [r7, #15]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d005      	beq.n	800ae4e <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800ae42:	2b20      	cmp	r3, #32
 800ae44:	d107      	bne.n	800ae56 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	2201      	movs	r2, #1
 800ae4a:	701a      	strb	r2, [r3, #0]
      break;
 800ae4c:	e005      	b.n	800ae5a <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	2200      	movs	r2, #0
 800ae52:	701a      	strb	r2, [r3, #0]
      break;
 800ae54:	e001      	b.n	800ae5a <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800ae56:	2301      	movs	r3, #1
 800ae58:	e000      	b.n	800ae5c <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3710      	adds	r7, #16
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800ae70:	edd7 7a00 	vldr	s15, [r7]
 800ae74:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800ae78:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae80:	d801      	bhi.n	800ae86 <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800ae82:	2308      	movs	r3, #8
 800ae84:	e058      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ae86:	edd7 7a00 	vldr	s15, [r7]
 800ae8a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800ae8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae96:	d801      	bhi.n	800ae9c <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800ae98:	2310      	movs	r3, #16
 800ae9a:	e04d      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800ae9c:	edd7 7a00 	vldr	s15, [r7]
 800aea0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800af58 <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800aea4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeac:	d801      	bhi.n	800aeb2 <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800aeae:	2318      	movs	r3, #24
 800aeb0:	e042      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800aeb2:	edd7 7a00 	vldr	s15, [r7]
 800aeb6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800af5c <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800aeba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec2:	d801      	bhi.n	800aec8 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800aec4:	2320      	movs	r3, #32
 800aec6:	e037      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800aec8:	edd7 7a00 	vldr	s15, [r7]
 800aecc:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800af60 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800aed0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aed8:	d801      	bhi.n	800aede <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800aeda:	2328      	movs	r3, #40	; 0x28
 800aedc:	e02c      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800aede:	edd7 7a00 	vldr	s15, [r7]
 800aee2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800af64 <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800aee6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800aeea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeee:	d801      	bhi.n	800aef4 <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800aef0:	2330      	movs	r3, #48	; 0x30
 800aef2:	e021      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800aef4:	edd7 7a00 	vldr	s15, [r7]
 800aef8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800af68 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800aefc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af04:	d801      	bhi.n	800af0a <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800af06:	2338      	movs	r3, #56	; 0x38
 800af08:	e016      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800af0a:	edd7 7a00 	vldr	s15, [r7]
 800af0e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800af6c <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800af12:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1a:	d801      	bhi.n	800af20 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800af1c:	2340      	movs	r3, #64	; 0x40
 800af1e:	e00b      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800af20:	edd7 7a00 	vldr	s15, [r7]
 800af24:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800af70 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800af28:	eef4 7ac7 	vcmpe.f32	s15, s14
 800af2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af30:	d801      	bhi.n	800af36 <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800af32:	2348      	movs	r3, #72	; 0x48
 800af34:	e000      	b.n	800af38 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800af36:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800af38:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
 800af3c:	4619      	mov	r1, r3
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7fc fc4b 	bl	80077da <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d101      	bne.n	800af4e <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800af4a:	2301      	movs	r3, #1
 800af4c:	e000      	b.n	800af50 <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	42480000 	.word	0x42480000
 800af5c:	42c80000 	.word	0x42c80000
 800af60:	43480000 	.word	0x43480000
 800af64:	43c80000 	.word	0x43c80000
 800af68:	44480000 	.word	0x44480000
 800af6c:	44c80000 	.word	0x44c80000
 800af70:	454e4000 	.word	0x454e4000

0800af74 <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800af7e:	f107 030f 	add.w	r3, r7, #15
 800af82:	4619      	mov	r1, r3
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f7fc ffa9 	bl	8007edc <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d101      	bne.n	800af94 <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800af90:	2301      	movs	r3, #1
 800af92:	e010      	b.n	800afb6 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800af94:	7bfb      	ldrb	r3, [r7, #15]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d002      	beq.n	800afa0 <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800af9a:	2b20      	cmp	r3, #32
 800af9c:	d004      	beq.n	800afa8 <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800af9e:	e007      	b.n	800afb0 <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	2200      	movs	r2, #0
 800afa4:	701a      	strb	r2, [r3, #0]
      break;
 800afa6:	e005      	b.n	800afb4 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	2201      	movs	r2, #1
 800afac:	701a      	strb	r2, [r3, #0]
      break;
 800afae:	e001      	b.n	800afb4 <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e000      	b.n	800afb6 <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800afb4:	2300      	movs	r3, #0
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b084      	sub	sp, #16
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
 800afc6:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800afc8:	f107 030f 	add.w	r3, r7, #15
 800afcc:	4619      	mov	r1, r3
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f7fc ff68 	bl	8007ea4 <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d101      	bne.n	800afde <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800afda:	2301      	movs	r3, #1
 800afdc:	e010      	b.n	800b000 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800afde:	7bfb      	ldrb	r3, [r7, #15]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d002      	beq.n	800afea <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800afe4:	2b10      	cmp	r3, #16
 800afe6:	d004      	beq.n	800aff2 <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800afe8:	e007      	b.n	800affa <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	2200      	movs	r2, #0
 800afee:	701a      	strb	r2, [r3, #0]
      break;
 800aff0:	e005      	b.n	800affe <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	2201      	movs	r2, #1
 800aff6:	701a      	strb	r2, [r3, #0]
      break;
 800aff8:	e001      	b.n	800affe <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800affa:	2301      	movs	r3, #1
 800affc:	e000      	b.n	800b000 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800affe:	2300      	movs	r3, #0
}
 800b000:	4618      	mov	r0, r3
 800b002:	3710      	adds	r7, #16
 800b004:	46bd      	mov	sp, r7
 800b006:	bd80      	pop	{r7, pc}

0800b008 <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b084      	sub	sp, #16
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800b012:	f107 030f 	add.w	r3, r7, #15
 800b016:	4619      	mov	r1, r3
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f7fc ff7b 	bl	8007f14 <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	e010      	b.n	800b04a <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800b028:	7bfb      	ldrb	r3, [r7, #15]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d002      	beq.n	800b034 <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800b02e:	2b40      	cmp	r3, #64	; 0x40
 800b030:	d004      	beq.n	800b03c <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800b032:	e007      	b.n	800b044 <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	2200      	movs	r2, #0
 800b038:	701a      	strb	r2, [r3, #0]
      break;
 800b03a:	e005      	b.n	800b048 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	2201      	movs	r2, #1
 800b040:	701a      	strb	r2, [r3, #0]
      break;
 800b042:	e001      	b.n	800b048 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800b044:	2301      	movs	r3, #1
 800b046:	e000      	b.n	800b04a <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3710      	adds	r7, #16
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}

0800b052 <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800b052:	b580      	push	{r7, lr}
 800b054:	b082      	sub	sp, #8
 800b056:	af00      	add	r7, sp, #0
 800b058:	6078      	str	r0, [r7, #4]
 800b05a:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800b05c:	6839      	ldr	r1, [r7, #0]
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f7fc ff74 	bl	8007f4c <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800b064:	4603      	mov	r3, r0
 800b066:	2b00      	cmp	r3, #0
 800b068:	d101      	bne.n	800b06e <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800b06a:	2301      	movs	r3, #1
 800b06c:	e000      	b.n	800b070 <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800b06e:	2300      	movs	r3, #0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3708      	adds	r7, #8
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}

0800b078 <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800b082:	6839      	ldr	r1, [r7, #0]
 800b084:	6878      	ldr	r0, [r7, #4]
 800b086:	f7fd fc3a 	bl	80088fe <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800b08a:	4603      	mov	r3, r0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800b090:	2301      	movs	r3, #1
 800b092:	e000      	b.n	800b096 <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3708      	adds	r7, #8
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b082      	sub	sp, #8
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
 800b0a6:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f7fc fec3 	bl	8007e36 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d101      	bne.n	800b0ba <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e000      	b.n	800b0bc <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800b0ba:	2300      	movs	r3, #0
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3708      	adds	r7, #8
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b082      	sub	sp, #8
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800b0d0:	78fb      	ldrb	r3, [r7, #3]
 800b0d2:	2b07      	cmp	r3, #7
 800b0d4:	d901      	bls.n	800b0da <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	e00b      	b.n	800b0f2 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800b0da:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800b0dc:	78fb      	ldrb	r3, [r7, #3]
 800b0de:	4619      	mov	r1, r3
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7fc faf3 	bl	80076cc <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d101      	bne.n	800b0f0 <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e000      	b.n	800b0f2 <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800b0f0:	2300      	movs	r3, #0
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3708      	adds	r7, #8
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b084      	sub	sp, #16
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	6078      	str	r0, [r7, #4]
 800b102:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800b104:	2300      	movs	r3, #0
 800b106:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800b108:	f04f 0300 	mov.w	r3, #0
 800b10c:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800b10e:	f107 030c 	add.w	r3, r7, #12
 800b112:	4619      	mov	r1, r3
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f7ff ffaf 	bl	800b078 <LSM6DSL_FIFO_Get_Data>
 800b11a:	4603      	mov	r3, r0
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d101      	bne.n	800b124 <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800b120:	2301      	movs	r3, #1
 800b122:	e022      	b.n	800b16a <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800b124:	7b7b      	ldrb	r3, [r7, #13]
 800b126:	021b      	lsls	r3, r3, #8
 800b128:	b21a      	sxth	r2, r3
 800b12a:	7b3b      	ldrb	r3, [r7, #12]
 800b12c:	b21b      	sxth	r3, r3
 800b12e:	4313      	orrs	r3, r2
 800b130:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800b132:	f107 0308 	add.w	r3, r7, #8
 800b136:	4619      	mov	r1, r3
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f7fd fe0d 	bl	8008d58 <LSM6DSL_X_Get_Sensitivity>
 800b13e:	4603      	mov	r3, r0
 800b140:	2b01      	cmp	r3, #1
 800b142:	d101      	bne.n	800b148 <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e010      	b.n	800b16a <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800b148:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b14c:	ee07 3a90 	vmov	s15, r3
 800b150:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b154:	edd7 7a02 	vldr	s15, [r7, #8]
 800b158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b15c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b160:	ee17 2a90 	vmov	r2, s15
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800b168:	2300      	movs	r3, #0
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3710      	adds	r7, #16
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}

0800b172 <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800b172:	b580      	push	{r7, lr}
 800b174:	b082      	sub	sp, #8
 800b176:	af00      	add	r7, sp, #0
 800b178:	6078      	str	r0, [r7, #4]
 800b17a:	460b      	mov	r3, r1
 800b17c:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800b17e:	78fb      	ldrb	r3, [r7, #3]
 800b180:	2b06      	cmp	r3, #6
 800b182:	bf8c      	ite	hi
 800b184:	2201      	movhi	r2, #1
 800b186:	2200      	movls	r2, #0
 800b188:	b2d2      	uxtb	r2, r2
 800b18a:	2a00      	cmp	r2, #0
 800b18c:	d10b      	bne.n	800b1a6 <LSM6DSL_FIFO_Set_Mode+0x34>
 800b18e:	2201      	movs	r2, #1
 800b190:	fa02 f303 	lsl.w	r3, r2, r3
 800b194:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800b198:	2b00      	cmp	r3, #0
 800b19a:	bf14      	ite	ne
 800b19c:	2301      	movne	r3, #1
 800b19e:	2300      	moveq	r3, #0
 800b1a0:	b2db      	uxtb	r3, r3
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d101      	bne.n	800b1aa <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e00b      	b.n	800b1c2 <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800b1aa:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800b1ac:	78fb      	ldrb	r3, [r7, #3]
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f7fc fae5 	bl	8007780 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d101      	bne.n	800b1c0 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	e000      	b.n	800b1c2 <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b082      	sub	sp, #8
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800b1d6:	78fb      	ldrb	r3, [r7, #3]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d003      	beq.n	800b1e4 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800b1dc:	2b20      	cmp	r3, #32
 800b1de:	d001      	beq.n	800b1e4 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e00b      	b.n	800b1fc <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800b1e4:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800b1e6:	78fb      	ldrb	r3, [r7, #3]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7fc fb22 	bl	8007834 <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d101      	bne.n	800b1fa <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e000      	b.n	800b1fc <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800b1fa:	2300      	movs	r3, #0
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	460b      	mov	r3, r1
 800b20e:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800b210:	887b      	ldrh	r3, [r7, #2]
 800b212:	4619      	mov	r1, r3
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f7fc fa03 	bl	8007620 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d101      	bne.n	800b224 <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800b220:	2301      	movs	r3, #1
 800b222:	e000      	b.n	800b226 <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b082      	sub	sp, #8
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	460b      	mov	r3, r1
 800b238:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800b23a:	78fb      	ldrb	r3, [r7, #3]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d003      	beq.n	800b248 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800b240:	2b80      	cmp	r3, #128	; 0x80
 800b242:	d001      	beq.n	800b248 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800b244:	2301      	movs	r3, #1
 800b246:	e00b      	b.n	800b260 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800b248:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800b24a:	78fb      	ldrb	r3, [r7, #3]
 800b24c:	4619      	mov	r1, r3
 800b24e:	6878      	ldr	r0, [r7, #4]
 800b250:	f7fc fa69 	bl	8007726 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d101      	bne.n	800b25e <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e000      	b.n	800b260 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800b25e:	2300      	movs	r3, #0
}
 800b260:	4618      	mov	r0, r3
 800b262:	3708      	adds	r7, #8
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	460b      	mov	r3, r1
 800b272:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800b274:	78fb      	ldrb	r3, [r7, #3]
 800b276:	4619      	mov	r1, r3
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f7fe fbc9 	bl	8009a10 <LSM6DSL_Set_Interrupt_Latch>
 800b27e:	4603      	mov	r3, r0
}
 800b280:	4618      	mov	r0, r3
 800b282:	3708      	adds	r7, #8
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}

0800b288 <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b082      	sub	sp, #8
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	460b      	mov	r3, r1
 800b292:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800b294:	78fb      	ldrb	r3, [r7, #3]
 800b296:	2b03      	cmp	r3, #3
 800b298:	d901      	bls.n	800b29e <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800b29a:	2301      	movs	r3, #1
 800b29c:	e00b      	b.n	800b2b6 <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800b29e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800b2a0:	78fb      	ldrb	r3, [r7, #3]
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f7fc fb79 	bl	800799c <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d101      	bne.n	800b2b4 <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	e000      	b.n	800b2b6 <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800b2b4:	2300      	movs	r3, #0
}
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	3708      	adds	r7, #8
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bd80      	pop	{r7, pc}
	...

0800b2c0 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI line detection callback.
 * @param  uint16_t GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{  
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	80fb      	strh	r3, [r7, #6]
  switch(GPIO_Pin){
 800b2ca:	88fb      	ldrh	r3, [r7, #6]
 800b2cc:	2b10      	cmp	r3, #16
 800b2ce:	d105      	bne.n	800b2dc <HAL_GPIO_EXTI_Callback+0x1c>
    case BNRG_SPI_EXTI_PIN:
      HCI_Isr();
 800b2d0:	f005 fa8a 	bl	80107e8 <HCI_Isr>
      HCI_ProcessEvent=1;
 800b2d4:	4b03      	ldr	r3, [pc, #12]	; (800b2e4 <HAL_GPIO_EXTI_Callback+0x24>)
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
    break;
 800b2da:	bf00      	nop
  }
}
 800b2dc:	bf00      	nop
 800b2de:	3708      	adds	r7, #8
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	2000049c 	.word	0x2000049c

0800b2e8 <BlueNRG_DataPresent>:
* @param  None
* @retval 1 if data are present, 0 otherwise
*/
// FIXME: find a better way to handle this return value (bool type? TRUE and FALSE)
uint8_t BlueNRG_DataPresent(void)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	af00      	add	r7, sp, #0
  if (HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET)
 800b2ec:	2110      	movs	r1, #16
 800b2ee:	4805      	ldr	r0, [pc, #20]	; (800b304 <BlueNRG_DataPresent+0x1c>)
 800b2f0:	f000 fe3a 	bl	800bf68 <HAL_GPIO_ReadPin>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d101      	bne.n	800b2fe <BlueNRG_DataPresent+0x16>
    return 1;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e000      	b.n	800b300 <BlueNRG_DataPresent+0x18>
  else  
    return 0;
 800b2fe:	2300      	movs	r3, #0
} /* end BlueNRG_DataPresent() */
 800b300:	4618      	mov	r0, r3
 800b302:	bd80      	pop	{r7, pc}
 800b304:	40020000 	.word	0x40020000

0800b308 <BlueNRG_SPI_Read_All>:
* @param  buff_size: Buffer size
* @retval int32_t  : Number of read bytes
*/
int32_t BlueNRG_SPI_Read_All(SPI_HandleTypeDef *hspi, uint8_t *buffer,
                             uint8_t buff_size)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b08c      	sub	sp, #48	; 0x30
 800b30c:	af02      	add	r7, sp, #8
 800b30e:	60f8      	str	r0, [r7, #12]
 800b310:	60b9      	str	r1, [r7, #8]
 800b312:	4613      	mov	r3, r2
 800b314:	71fb      	strb	r3, [r7, #7]
  uint16_t byte_count;
  uint8_t len = 0;
 800b316:	2300      	movs	r3, #0
 800b318:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t char_ff = 0xff;
 800b31c:	23ff      	movs	r3, #255	; 0xff
 800b31e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  volatile uint8_t read_char;
  
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800b322:	4a33      	ldr	r2, [pc, #204]	; (800b3f0 <BlueNRG_SPI_Read_All+0xe8>)
 800b324:	f107 031c 	add.w	r3, r7, #28
 800b328:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b32c:	6018      	str	r0, [r3, #0]
 800b32e:	3304      	adds	r3, #4
 800b330:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];
  
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 800b332:	2200      	movs	r2, #0
 800b334:	2101      	movs	r1, #1
 800b336:	482f      	ldr	r0, [pc, #188]	; (800b3f4 <BlueNRG_SPI_Read_All+0xec>)
 800b338:	f000 fe2e 	bl	800bf98 <HAL_GPIO_WritePin>
  
  /* Read the header */  
  HAL_SPI_TransmitReceive(hspi, header_master, header_slave, HEADER_SIZE, TIMEOUT_DURATION);
 800b33c:	f107 0214 	add.w	r2, r7, #20
 800b340:	f107 011c 	add.w	r1, r7, #28
 800b344:	230f      	movs	r3, #15
 800b346:	9300      	str	r3, [sp, #0]
 800b348:	2305      	movs	r3, #5
 800b34a:	68f8      	ldr	r0, [r7, #12]
 800b34c:	f002 f9d6 	bl	800d6fc <HAL_SPI_TransmitReceive>
  
  if (header_slave[0] == 0x02) {
 800b350:	7d3b      	ldrb	r3, [r7, #20]
 800b352:	2b02      	cmp	r3, #2
 800b354:	d136      	bne.n	800b3c4 <BlueNRG_SPI_Read_All+0xbc>
    /* device is ready */
    byte_count = (header_slave[4]<<8)|header_slave[3];
 800b356:	7e3b      	ldrb	r3, [r7, #24]
 800b358:	021b      	lsls	r3, r3, #8
 800b35a:	b21a      	sxth	r2, r3
 800b35c:	7dfb      	ldrb	r3, [r7, #23]
 800b35e:	b21b      	sxth	r3, r3
 800b360:	4313      	orrs	r3, r2
 800b362:	b21b      	sxth	r3, r3
 800b364:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (byte_count > 0) {
 800b366:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d02b      	beq.n	800b3c4 <BlueNRG_SPI_Read_All+0xbc>
      
      /* avoid to read more data that size of the buffer */
      if (byte_count > buff_size){
 800b36c:	79fb      	ldrb	r3, [r7, #7]
 800b36e:	b29b      	uxth	r3, r3
 800b370:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b372:	429a      	cmp	r2, r3
 800b374:	d901      	bls.n	800b37a <BlueNRG_SPI_Read_All+0x72>
        byte_count = buff_size;
 800b376:	79fb      	ldrb	r3, [r7, #7]
 800b378:	84fb      	strh	r3, [r7, #38]	; 0x26
      }
      
      for (len = 0; len < byte_count; len++){
 800b37a:	2300      	movs	r3, #0
 800b37c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b380:	e01a      	b.n	800b3b8 <BlueNRG_SPI_Read_All+0xb0>
  __ASM volatile ("cpsid i" : : : "memory");
 800b382:	b672      	cpsid	i
}
 800b384:	bf00      	nop
        __disable_irq();
        HAL_SPI_TransmitReceive(hspi, &char_ff, (uint8_t*)&read_char, 1, TIMEOUT_DURATION);
 800b386:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800b38a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800b38e:	230f      	movs	r3, #15
 800b390:	9300      	str	r3, [sp, #0]
 800b392:	2301      	movs	r3, #1
 800b394:	68f8      	ldr	r0, [r7, #12]
 800b396:	f002 f9b1 	bl	800d6fc <HAL_SPI_TransmitReceive>
  __ASM volatile ("cpsie i" : : : "memory");
 800b39a:	b662      	cpsie	i
}
 800b39c:	bf00      	nop
        __enable_irq();
        buffer[len] = read_char;
 800b39e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	4413      	add	r3, r2
 800b3a6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b3aa:	b2d2      	uxtb	r2, r2
 800b3ac:	701a      	strb	r2, [r3, #0]
      for (len = 0; len < byte_count; len++){
 800b3ae:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b3b8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b3bc:	b29b      	uxth	r3, r3
 800b3be:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d8de      	bhi.n	800b382 <BlueNRG_SPI_Read_All+0x7a>
      }
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	2101      	movs	r1, #1
 800b3c8:	480a      	ldr	r0, [pc, #40]	; (800b3f4 <BlueNRG_SPI_Read_All+0xec>)
 800b3ca:	f000 fde5 	bl	800bf98 <HAL_GPIO_WritePin>
  
  // Add a small delay to give time to the BlueNRG to set the IRQ pin low
  // to avoid a useless SPI read at the end of the transaction
  for(volatile int i = 0; i < 2; i++)__NOP();
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	613b      	str	r3, [r7, #16]
 800b3d2:	e004      	b.n	800b3de <BlueNRG_SPI_Read_All+0xd6>
  __ASM volatile ("nop");
 800b3d4:	bf00      	nop
}
 800b3d6:	bf00      	nop
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	3301      	adds	r3, #1
 800b3dc:	613b      	str	r3, [r7, #16]
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	2b01      	cmp	r3, #1
 800b3e2:	ddf7      	ble.n	800b3d4 <BlueNRG_SPI_Read_All+0xcc>
    }
    PRINT_CSV("\n");
  }
#endif
  
  return len;   
 800b3e4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3728      	adds	r7, #40	; 0x28
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}
 800b3f0:	080149a0 	.word	0x080149a0
 800b3f4:	40020400 	.word	0x40020400

0800b3f8 <Clear_SPI_EXTI_Flag>:
* @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
* @param  None
* @retval None
*/
void Clear_SPI_EXTI_Flag(void)
{  
 800b3f8:	b480      	push	{r7}
 800b3fa:	af00      	add	r7, sp, #0
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);  
 800b3fc:	4b03      	ldr	r3, [pc, #12]	; (800b40c <Clear_SPI_EXTI_Flag+0x14>)
 800b3fe:	2210      	movs	r2, #16
 800b400:	615a      	str	r2, [r3, #20]
}
 800b402:	bf00      	nop
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr
 800b40c:	40013c00 	.word	0x40013c00

0800b410 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b414:	4b0e      	ldr	r3, [pc, #56]	; (800b450 <HAL_Init+0x40>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a0d      	ldr	r2, [pc, #52]	; (800b450 <HAL_Init+0x40>)
 800b41a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b41e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800b420:	4b0b      	ldr	r3, [pc, #44]	; (800b450 <HAL_Init+0x40>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4a0a      	ldr	r2, [pc, #40]	; (800b450 <HAL_Init+0x40>)
 800b426:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b42a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b42c:	4b08      	ldr	r3, [pc, #32]	; (800b450 <HAL_Init+0x40>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a07      	ldr	r2, [pc, #28]	; (800b450 <HAL_Init+0x40>)
 800b432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b436:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b438:	2003      	movs	r0, #3
 800b43a:	f000 fb8b 	bl	800bb54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b43e:	200f      	movs	r0, #15
 800b440:	f000 f808 	bl	800b454 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800b444:	f7f7 fa2d 	bl	80028a2 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800b448:	2300      	movs	r3, #0
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	40023c00 	.word	0x40023c00

0800b454 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800b45c:	4b09      	ldr	r3, [pc, #36]	; (800b484 <HAL_InitTick+0x30>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a09      	ldr	r2, [pc, #36]	; (800b488 <HAL_InitTick+0x34>)
 800b462:	fba2 2303 	umull	r2, r3, r2, r3
 800b466:	099b      	lsrs	r3, r3, #6
 800b468:	4618      	mov	r0, r3
 800b46a:	f000 fba8 	bl	800bbbe <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800b46e:	2200      	movs	r2, #0
 800b470:	6879      	ldr	r1, [r7, #4]
 800b472:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b476:	f000 fb78 	bl	800bb6a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3708      	adds	r7, #8
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	2000001c 	.word	0x2000001c
 800b488:	10624dd3 	.word	0x10624dd3

0800b48c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b48c:	b480      	push	{r7}
 800b48e:	af00      	add	r7, sp, #0
  uwTick++;
 800b490:	4b04      	ldr	r3, [pc, #16]	; (800b4a4 <HAL_IncTick+0x18>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	3301      	adds	r3, #1
 800b496:	4a03      	ldr	r2, [pc, #12]	; (800b4a4 <HAL_IncTick+0x18>)
 800b498:	6013      	str	r3, [r2, #0]
}
 800b49a:	bf00      	nop
 800b49c:	46bd      	mov	sp, r7
 800b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a2:	4770      	bx	lr
 800b4a4:	20001220 	.word	0x20001220

0800b4a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	af00      	add	r7, sp, #0
  return uwTick;
 800b4ac:	4b03      	ldr	r3, [pc, #12]	; (800b4bc <HAL_GetTick+0x14>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b8:	4770      	bx	lr
 800b4ba:	bf00      	nop
 800b4bc:	20001220 	.word	0x20001220

0800b4c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800b4cc:	f7ff ffec 	bl	800b4a8 <HAL_GetTick>
 800b4d0:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800b4d2:	bf00      	nop
 800b4d4:	f7ff ffe8 	bl	800b4a8 <HAL_GetTick>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	1ad2      	subs	r2, r2, r3
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d3f7      	bcc.n	800b4d4 <HAL_Delay+0x14>
  {
  }
}
 800b4e4:	bf00      	nop
 800b4e6:	bf00      	nop
 800b4e8:	3710      	adds	r7, #16
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}

0800b4ee <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b4ee:	b580      	push	{r7, lr}
 800b4f0:	b084      	sub	sp, #16
 800b4f2:	af00      	add	r7, sp, #0
 800b4f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b500:	2301      	movs	r3, #1
 800b502:	e033      	b.n	800b56c <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d109      	bne.n	800b520 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2200      	movs	r2, #0
 800b510:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2200      	movs	r2, #0
 800b516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f7f7 f9ce 	bl	80028bc <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b524:	f003 0310 	and.w	r3, r3, #16
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d118      	bne.n	800b55e <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b530:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b534:	f023 0302 	bic.w	r3, r3, #2
 800b538:	f043 0202 	orr.w	r2, r3, #2
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800b540:	6878      	ldr	r0, [r7, #4]
 800b542:	f000 f937 	bl	800b7b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
 800b54a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b550:	f023 0303 	bic.w	r3, r3, #3
 800b554:	f043 0201 	orr.w	r2, r3, #1
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	641a      	str	r2, [r3, #64]	; 0x40
 800b55c:	e001      	b.n	800b562 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3710      	adds	r7, #16
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800b574:	b480      	push	{r7}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800b57e:	2300      	movs	r3, #0
 800b580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d101      	bne.n	800b590 <HAL_ADC_ConfigChannel+0x1c>
 800b58c:	2302      	movs	r3, #2
 800b58e:	e103      	b.n	800b798 <HAL_ADC_ConfigChannel+0x224>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2201      	movs	r2, #1
 800b594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2b09      	cmp	r3, #9
 800b59e:	d925      	bls.n	800b5ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	68d9      	ldr	r1, [r3, #12]
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	b29b      	uxth	r3, r3
 800b5ac:	461a      	mov	r2, r3
 800b5ae:	4613      	mov	r3, r2
 800b5b0:	005b      	lsls	r3, r3, #1
 800b5b2:	4413      	add	r3, r2
 800b5b4:	3b1e      	subs	r3, #30
 800b5b6:	2207      	movs	r2, #7
 800b5b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b5bc:	43da      	mvns	r2, r3
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	400a      	ands	r2, r1
 800b5c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	68d9      	ldr	r1, [r3, #12]
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	689a      	ldr	r2, [r3, #8]
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	4603      	mov	r3, r0
 800b5da:	005b      	lsls	r3, r3, #1
 800b5dc:	4403      	add	r3, r0
 800b5de:	3b1e      	subs	r3, #30
 800b5e0:	409a      	lsls	r2, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	430a      	orrs	r2, r1
 800b5e8:	60da      	str	r2, [r3, #12]
 800b5ea:	e022      	b.n	800b632 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	6919      	ldr	r1, [r3, #16]
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	461a      	mov	r2, r3
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	005b      	lsls	r3, r3, #1
 800b5fe:	4413      	add	r3, r2
 800b600:	2207      	movs	r2, #7
 800b602:	fa02 f303 	lsl.w	r3, r2, r3
 800b606:	43da      	mvns	r2, r3
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	400a      	ands	r2, r1
 800b60e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	6919      	ldr	r1, [r3, #16]
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	689a      	ldr	r2, [r3, #8]
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	b29b      	uxth	r3, r3
 800b620:	4618      	mov	r0, r3
 800b622:	4603      	mov	r3, r0
 800b624:	005b      	lsls	r3, r3, #1
 800b626:	4403      	add	r3, r0
 800b628:	409a      	lsls	r2, r3
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	430a      	orrs	r2, r1
 800b630:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	2b06      	cmp	r3, #6
 800b638:	d824      	bhi.n	800b684 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	4613      	mov	r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	4413      	add	r3, r2
 800b64a:	3b05      	subs	r3, #5
 800b64c:	221f      	movs	r2, #31
 800b64e:	fa02 f303 	lsl.w	r3, r2, r3
 800b652:	43da      	mvns	r2, r3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	400a      	ands	r2, r1
 800b65a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	b29b      	uxth	r3, r3
 800b668:	4618      	mov	r0, r3
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	685a      	ldr	r2, [r3, #4]
 800b66e:	4613      	mov	r3, r2
 800b670:	009b      	lsls	r3, r3, #2
 800b672:	4413      	add	r3, r2
 800b674:	3b05      	subs	r3, #5
 800b676:	fa00 f203 	lsl.w	r2, r0, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	430a      	orrs	r2, r1
 800b680:	635a      	str	r2, [r3, #52]	; 0x34
 800b682:	e04c      	b.n	800b71e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	2b0c      	cmp	r3, #12
 800b68a:	d824      	bhi.n	800b6d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	685a      	ldr	r2, [r3, #4]
 800b696:	4613      	mov	r3, r2
 800b698:	009b      	lsls	r3, r3, #2
 800b69a:	4413      	add	r3, r2
 800b69c:	3b23      	subs	r3, #35	; 0x23
 800b69e:	221f      	movs	r2, #31
 800b6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a4:	43da      	mvns	r2, r3
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	400a      	ands	r2, r1
 800b6ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	685a      	ldr	r2, [r3, #4]
 800b6c0:	4613      	mov	r3, r2
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4413      	add	r3, r2
 800b6c6:	3b23      	subs	r3, #35	; 0x23
 800b6c8:	fa00 f203 	lsl.w	r2, r0, r3
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	430a      	orrs	r2, r1
 800b6d2:	631a      	str	r2, [r3, #48]	; 0x30
 800b6d4:	e023      	b.n	800b71e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	685a      	ldr	r2, [r3, #4]
 800b6e0:	4613      	mov	r3, r2
 800b6e2:	009b      	lsls	r3, r3, #2
 800b6e4:	4413      	add	r3, r2
 800b6e6:	3b41      	subs	r3, #65	; 0x41
 800b6e8:	221f      	movs	r2, #31
 800b6ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ee:	43da      	mvns	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	400a      	ands	r2, r1
 800b6f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	b29b      	uxth	r3, r3
 800b704:	4618      	mov	r0, r3
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	685a      	ldr	r2, [r3, #4]
 800b70a:	4613      	mov	r3, r2
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	4413      	add	r3, r2
 800b710:	3b41      	subs	r3, #65	; 0x41
 800b712:	fa00 f203 	lsl.w	r2, r0, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	430a      	orrs	r2, r1
 800b71c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4a20      	ldr	r2, [pc, #128]	; (800b7a4 <HAL_ADC_ConfigChannel+0x230>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d109      	bne.n	800b73c <HAL_ADC_ConfigChannel+0x1c8>
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2b12      	cmp	r3, #18
 800b72e:	d105      	bne.n	800b73c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800b730:	4b1d      	ldr	r3, [pc, #116]	; (800b7a8 <HAL_ADC_ConfigChannel+0x234>)
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	4a1c      	ldr	r2, [pc, #112]	; (800b7a8 <HAL_ADC_ConfigChannel+0x234>)
 800b736:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b73a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a18      	ldr	r2, [pc, #96]	; (800b7a4 <HAL_ADC_ConfigChannel+0x230>)
 800b742:	4293      	cmp	r3, r2
 800b744:	d123      	bne.n	800b78e <HAL_ADC_ConfigChannel+0x21a>
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	2b10      	cmp	r3, #16
 800b74c:	d003      	beq.n	800b756 <HAL_ADC_ConfigChannel+0x1e2>
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	2b11      	cmp	r3, #17
 800b754:	d11b      	bne.n	800b78e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800b756:	4b14      	ldr	r3, [pc, #80]	; (800b7a8 <HAL_ADC_ConfigChannel+0x234>)
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	4a13      	ldr	r2, [pc, #76]	; (800b7a8 <HAL_ADC_ConfigChannel+0x234>)
 800b75c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b760:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	2b10      	cmp	r3, #16
 800b768:	d111      	bne.n	800b78e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b76a:	4b10      	ldr	r3, [pc, #64]	; (800b7ac <HAL_ADC_ConfigChannel+0x238>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a10      	ldr	r2, [pc, #64]	; (800b7b0 <HAL_ADC_ConfigChannel+0x23c>)
 800b770:	fba2 2303 	umull	r2, r3, r2, r3
 800b774:	0c9a      	lsrs	r2, r3, #18
 800b776:	4613      	mov	r3, r2
 800b778:	009b      	lsls	r3, r3, #2
 800b77a:	4413      	add	r3, r2
 800b77c:	005b      	lsls	r3, r3, #1
 800b77e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800b780:	e002      	b.n	800b788 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	3b01      	subs	r3, #1
 800b786:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d1f9      	bne.n	800b782 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800b796:	2300      	movs	r3, #0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3714      	adds	r7, #20
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr
 800b7a4:	40012000 	.word	0x40012000
 800b7a8:	40012300 	.word	0x40012300
 800b7ac:	2000001c 	.word	0x2000001c
 800b7b0:	431bde83 	.word	0x431bde83

0800b7b4 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800b7bc:	4b7d      	ldr	r3, [pc, #500]	; (800b9b4 <ADC_Init+0x200>)
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	4a7c      	ldr	r2, [pc, #496]	; (800b9b4 <ADC_Init+0x200>)
 800b7c2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800b7c6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800b7c8:	4b7a      	ldr	r3, [pc, #488]	; (800b9b4 <ADC_Init+0x200>)
 800b7ca:	685a      	ldr	r2, [r3, #4]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	4978      	ldr	r1, [pc, #480]	; (800b9b4 <ADC_Init+0x200>)
 800b7d2:	4313      	orrs	r3, r2
 800b7d4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b7e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	6859      	ldr	r1, [r3, #4]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	691b      	ldr	r3, [r3, #16]
 800b7f0:	021a      	lsls	r2, r3, #8
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	430a      	orrs	r2, r1
 800b7f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	685a      	ldr	r2, [r3, #4]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800b808:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	6859      	ldr	r1, [r3, #4]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	689a      	ldr	r2, [r3, #8]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	430a      	orrs	r2, r1
 800b81a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	689a      	ldr	r2, [r3, #8]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b82a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	6899      	ldr	r1, [r3, #8]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	68da      	ldr	r2, [r3, #12]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	430a      	orrs	r2, r1
 800b83c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b842:	4a5d      	ldr	r2, [pc, #372]	; (800b9b8 <ADC_Init+0x204>)
 800b844:	4293      	cmp	r3, r2
 800b846:	d022      	beq.n	800b88e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	689a      	ldr	r2, [r3, #8]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b856:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	6899      	ldr	r1, [r3, #8]
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	430a      	orrs	r2, r1
 800b868:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	689a      	ldr	r2, [r3, #8]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800b878:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	6899      	ldr	r1, [r3, #8]
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	430a      	orrs	r2, r1
 800b88a:	609a      	str	r2, [r3, #8]
 800b88c:	e00f      	b.n	800b8ae <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	689a      	ldr	r2, [r3, #8]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b89c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	689a      	ldr	r2, [r3, #8]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800b8ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	689a      	ldr	r2, [r3, #8]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f022 0202 	bic.w	r2, r2, #2
 800b8bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	6899      	ldr	r1, [r3, #8]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	699b      	ldr	r3, [r3, #24]
 800b8c8:	005a      	lsls	r2, r3, #1
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	430a      	orrs	r2, r1
 800b8d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a1b      	ldr	r3, [r3, #32]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d026      	beq.n	800b928 <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	685a      	ldr	r2, [r3, #4]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b8e8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	685a      	ldr	r2, [r3, #4]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800b8f8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8fe:	1e5a      	subs	r2, r3, #1
 800b900:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800b904:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	fa93 f3a3 	rbit	r3, r3
 800b90c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	fab3 f383 	clz	r3, r3
 800b914:	fa02 f103 	lsl.w	r1, r2, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	685a      	ldr	r2, [r3, #4]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	430a      	orrs	r2, r1
 800b924:	605a      	str	r2, [r3, #4]
 800b926:	e007      	b.n	800b938 <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	685a      	ldr	r2, [r3, #4]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b936:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800b946:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	69db      	ldr	r3, [r3, #28]
 800b952:	3b01      	subs	r3, #1
 800b954:	051a      	lsls	r2, r3, #20
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	430a      	orrs	r2, r1
 800b95c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	689a      	ldr	r2, [r3, #8]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b96c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	6899      	ldr	r1, [r3, #8]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b978:	025a      	lsls	r2, r3, #9
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	430a      	orrs	r2, r1
 800b980:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	689a      	ldr	r2, [r3, #8]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b990:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	6899      	ldr	r1, [r3, #8]
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	695b      	ldr	r3, [r3, #20]
 800b99c:	029a      	lsls	r2, r3, #10
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	430a      	orrs	r2, r1
 800b9a4:	609a      	str	r2, [r3, #8]
}
 800b9a6:	bf00      	nop
 800b9a8:	3714      	adds	r7, #20
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b0:	4770      	bx	lr
 800b9b2:	bf00      	nop
 800b9b4:	40012300 	.word	0x40012300
 800b9b8:	0f000001 	.word	0x0f000001

0800b9bc <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b085      	sub	sp, #20
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f003 0307 	and.w	r3, r3, #7
 800b9ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b9cc:	4b0c      	ldr	r3, [pc, #48]	; (800ba00 <NVIC_SetPriorityGrouping+0x44>)
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b9d8:	4013      	ands	r3, r2
 800b9da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b9e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b9e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b9ee:	4a04      	ldr	r2, [pc, #16]	; (800ba00 <NVIC_SetPriorityGrouping+0x44>)
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	60d3      	str	r3, [r2, #12]
}
 800b9f4:	bf00      	nop
 800b9f6:	3714      	adds	r7, #20
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr
 800ba00:	e000ed00 	.word	0xe000ed00

0800ba04 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800ba04:	b480      	push	{r7}
 800ba06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ba08:	4b04      	ldr	r3, [pc, #16]	; (800ba1c <NVIC_GetPriorityGrouping+0x18>)
 800ba0a:	68db      	ldr	r3, [r3, #12]
 800ba0c:	0a1b      	lsrs	r3, r3, #8
 800ba0e:	f003 0307 	and.w	r3, r3, #7
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	46bd      	mov	sp, r7
 800ba16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1a:	4770      	bx	lr
 800ba1c:	e000ed00 	.word	0xe000ed00

0800ba20 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	4603      	mov	r3, r0
 800ba28:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800ba2a:	79fb      	ldrb	r3, [r7, #7]
 800ba2c:	f003 021f 	and.w	r2, r3, #31
 800ba30:	4907      	ldr	r1, [pc, #28]	; (800ba50 <NVIC_EnableIRQ+0x30>)
 800ba32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba36:	095b      	lsrs	r3, r3, #5
 800ba38:	2001      	movs	r0, #1
 800ba3a:	fa00 f202 	lsl.w	r2, r0, r2
 800ba3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ba42:	bf00      	nop
 800ba44:	370c      	adds	r7, #12
 800ba46:	46bd      	mov	sp, r7
 800ba48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4c:	4770      	bx	lr
 800ba4e:	bf00      	nop
 800ba50:	e000e100 	.word	0xe000e100

0800ba54 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	6039      	str	r1, [r7, #0]
 800ba5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800ba60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	da0b      	bge.n	800ba80 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	b2da      	uxtb	r2, r3
 800ba6c:	490c      	ldr	r1, [pc, #48]	; (800baa0 <NVIC_SetPriority+0x4c>)
 800ba6e:	79fb      	ldrb	r3, [r7, #7]
 800ba70:	f003 030f 	and.w	r3, r3, #15
 800ba74:	3b04      	subs	r3, #4
 800ba76:	0112      	lsls	r2, r2, #4
 800ba78:	b2d2      	uxtb	r2, r2
 800ba7a:	440b      	add	r3, r1
 800ba7c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ba7e:	e009      	b.n	800ba94 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	b2da      	uxtb	r2, r3
 800ba84:	4907      	ldr	r1, [pc, #28]	; (800baa4 <NVIC_SetPriority+0x50>)
 800ba86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba8a:	0112      	lsls	r2, r2, #4
 800ba8c:	b2d2      	uxtb	r2, r2
 800ba8e:	440b      	add	r3, r1
 800ba90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ba94:	bf00      	nop
 800ba96:	370c      	adds	r7, #12
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr
 800baa0:	e000ed00 	.word	0xe000ed00
 800baa4:	e000e100 	.word	0xe000e100

0800baa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b089      	sub	sp, #36	; 0x24
 800baac:	af00      	add	r7, sp, #0
 800baae:	60f8      	str	r0, [r7, #12]
 800bab0:	60b9      	str	r1, [r7, #8]
 800bab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f003 0307 	and.w	r3, r3, #7
 800baba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800babc:	69fb      	ldr	r3, [r7, #28]
 800babe:	f1c3 0307 	rsb	r3, r3, #7
 800bac2:	2b04      	cmp	r3, #4
 800bac4:	bf28      	it	cs
 800bac6:	2304      	movcs	r3, #4
 800bac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800baca:	69fb      	ldr	r3, [r7, #28]
 800bacc:	3304      	adds	r3, #4
 800bace:	2b06      	cmp	r3, #6
 800bad0:	d902      	bls.n	800bad8 <NVIC_EncodePriority+0x30>
 800bad2:	69fb      	ldr	r3, [r7, #28]
 800bad4:	3b03      	subs	r3, #3
 800bad6:	e000      	b.n	800bada <NVIC_EncodePriority+0x32>
 800bad8:	2300      	movs	r3, #0
 800bada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800badc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	fa02 f303 	lsl.w	r3, r2, r3
 800bae6:	43da      	mvns	r2, r3
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	401a      	ands	r2, r3
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800baf0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	fa01 f303 	lsl.w	r3, r1, r3
 800bafa:	43d9      	mvns	r1, r3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bb00:	4313      	orrs	r3, r2
         );
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3724      	adds	r7, #36	; 0x24
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
	...

0800bb10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b082      	sub	sp, #8
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	3b01      	subs	r3, #1
 800bb1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bb20:	d301      	bcc.n	800bb26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800bb22:	2301      	movs	r3, #1
 800bb24:	e00f      	b.n	800bb46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800bb26:	4a0a      	ldr	r2, [pc, #40]	; (800bb50 <SysTick_Config+0x40>)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800bb2e:	210f      	movs	r1, #15
 800bb30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb34:	f7ff ff8e 	bl	800ba54 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800bb38:	4b05      	ldr	r3, [pc, #20]	; (800bb50 <SysTick_Config+0x40>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800bb3e:	4b04      	ldr	r3, [pc, #16]	; (800bb50 <SysTick_Config+0x40>)
 800bb40:	2207      	movs	r2, #7
 800bb42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800bb44:	2300      	movs	r3, #0
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	3708      	adds	r7, #8
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	e000e010 	.word	0xe000e010

0800bb54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b082      	sub	sp, #8
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f7ff ff2d 	bl	800b9bc <NVIC_SetPriorityGrouping>
}
 800bb62:	bf00      	nop
 800bb64:	3708      	adds	r7, #8
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}

0800bb6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b086      	sub	sp, #24
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	4603      	mov	r3, r0
 800bb72:	60b9      	str	r1, [r7, #8]
 800bb74:	607a      	str	r2, [r7, #4]
 800bb76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800bb7c:	f7ff ff42 	bl	800ba04 <NVIC_GetPriorityGrouping>
 800bb80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bb82:	687a      	ldr	r2, [r7, #4]
 800bb84:	68b9      	ldr	r1, [r7, #8]
 800bb86:	6978      	ldr	r0, [r7, #20]
 800bb88:	f7ff ff8e 	bl	800baa8 <NVIC_EncodePriority>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb92:	4611      	mov	r1, r2
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7ff ff5d 	bl	800ba54 <NVIC_SetPriority>
}
 800bb9a:	bf00      	nop
 800bb9c:	3718      	adds	r7, #24
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b082      	sub	sp, #8
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	4603      	mov	r3, r0
 800bbaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800bbac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f7ff ff35 	bl	800ba20 <NVIC_EnableIRQ>
}
 800bbb6:	bf00      	nop
 800bbb8:	3708      	adds	r7, #8
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b082      	sub	sp, #8
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800bbc6:	6878      	ldr	r0, [r7, #4]
 800bbc8:	f7ff ffa2 	bl	800bb10 <SysTick_Config>
 800bbcc:	4603      	mov	r3, r0
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3708      	adds	r7, #8
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
	...

0800bbd8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2b04      	cmp	r3, #4
 800bbe4:	d106      	bne.n	800bbf4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800bbe6:	4b09      	ldr	r3, [pc, #36]	; (800bc0c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a08      	ldr	r2, [pc, #32]	; (800bc0c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800bbec:	f043 0304 	orr.w	r3, r3, #4
 800bbf0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800bbf2:	e005      	b.n	800bc00 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800bbf4:	4b05      	ldr	r3, [pc, #20]	; (800bc0c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	4a04      	ldr	r2, [pc, #16]	; (800bc0c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800bbfa:	f023 0304 	bic.w	r3, r3, #4
 800bbfe:	6013      	str	r3, [r2, #0]
}
 800bc00:	bf00      	nop
 800bc02:	370c      	adds	r7, #12
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr
 800bc0c:	e000e010 	.word	0xe000e010

0800bc10 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800bc14:	f7f6 fd78 	bl	8002708 <HAL_SYSTICK_Callback>
}
 800bc18:	bf00      	nop
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b083      	sub	sp, #12
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	d004      	beq.n	800bc3a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2280      	movs	r2, #128	; 0x80
 800bc34:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800bc36:	2301      	movs	r3, #1
 800bc38:	e00c      	b.n	800bc54 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2205      	movs	r2, #5
 800bc3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681a      	ldr	r2, [r3, #0]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f022 0201 	bic.w	r2, r2, #1
 800bc50:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	370c      	adds	r7, #12
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr

0800bc60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b089      	sub	sp, #36	; 0x24
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bc72:	2300      	movs	r3, #0
 800bc74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bc76:	2300      	movs	r3, #0
 800bc78:	61fb      	str	r3, [r7, #28]
 800bc7a:	e159      	b.n	800bf30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800bc7c:	2201      	movs	r2, #1
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	fa02 f303 	lsl.w	r3, r2, r3
 800bc84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	697a      	ldr	r2, [r7, #20]
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bc90:	693a      	ldr	r2, [r7, #16]
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	429a      	cmp	r2, r3
 800bc96:	f040 8148 	bne.w	800bf2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	685b      	ldr	r3, [r3, #4]
 800bc9e:	2b02      	cmp	r3, #2
 800bca0:	d003      	beq.n	800bcaa <HAL_GPIO_Init+0x4a>
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	2b12      	cmp	r3, #18
 800bca8:	d123      	bne.n	800bcf2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	08da      	lsrs	r2, r3, #3
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	3208      	adds	r2, #8
 800bcb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800bcb8:	69fb      	ldr	r3, [r7, #28]
 800bcba:	f003 0307 	and.w	r3, r3, #7
 800bcbe:	009b      	lsls	r3, r3, #2
 800bcc0:	220f      	movs	r2, #15
 800bcc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bcc6:	43db      	mvns	r3, r3
 800bcc8:	69ba      	ldr	r2, [r7, #24]
 800bcca:	4013      	ands	r3, r2
 800bccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	691a      	ldr	r2, [r3, #16]
 800bcd2:	69fb      	ldr	r3, [r7, #28]
 800bcd4:	f003 0307 	and.w	r3, r3, #7
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	fa02 f303 	lsl.w	r3, r2, r3
 800bcde:	69ba      	ldr	r2, [r7, #24]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bce4:	69fb      	ldr	r3, [r7, #28]
 800bce6:	08da      	lsrs	r2, r3, #3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	3208      	adds	r2, #8
 800bcec:	69b9      	ldr	r1, [r7, #24]
 800bcee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bcf8:	69fb      	ldr	r3, [r7, #28]
 800bcfa:	005b      	lsls	r3, r3, #1
 800bcfc:	2203      	movs	r2, #3
 800bcfe:	fa02 f303 	lsl.w	r3, r2, r3
 800bd02:	43db      	mvns	r3, r3
 800bd04:	69ba      	ldr	r2, [r7, #24]
 800bd06:	4013      	ands	r3, r2
 800bd08:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	f003 0203 	and.w	r2, r3, #3
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	005b      	lsls	r3, r3, #1
 800bd16:	fa02 f303 	lsl.w	r3, r2, r3
 800bd1a:	69ba      	ldr	r2, [r7, #24]
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	69ba      	ldr	r2, [r7, #24]
 800bd24:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	2b01      	cmp	r3, #1
 800bd2c:	d00b      	beq.n	800bd46 <HAL_GPIO_Init+0xe6>
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	685b      	ldr	r3, [r3, #4]
 800bd32:	2b02      	cmp	r3, #2
 800bd34:	d007      	beq.n	800bd46 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bd3a:	2b11      	cmp	r3, #17
 800bd3c:	d003      	beq.n	800bd46 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	2b12      	cmp	r3, #18
 800bd44:	d130      	bne.n	800bda8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	689b      	ldr	r3, [r3, #8]
 800bd4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bd4c:	69fb      	ldr	r3, [r7, #28]
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	2203      	movs	r2, #3
 800bd52:	fa02 f303 	lsl.w	r3, r2, r3
 800bd56:	43db      	mvns	r3, r3
 800bd58:	69ba      	ldr	r2, [r7, #24]
 800bd5a:	4013      	ands	r3, r2
 800bd5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	68da      	ldr	r2, [r3, #12]
 800bd62:	69fb      	ldr	r3, [r7, #28]
 800bd64:	005b      	lsls	r3, r3, #1
 800bd66:	fa02 f303 	lsl.w	r3, r2, r3
 800bd6a:	69ba      	ldr	r2, [r7, #24]
 800bd6c:	4313      	orrs	r3, r2
 800bd6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	69ba      	ldr	r2, [r7, #24]
 800bd74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	685b      	ldr	r3, [r3, #4]
 800bd7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	69fb      	ldr	r3, [r7, #28]
 800bd80:	fa02 f303 	lsl.w	r3, r2, r3
 800bd84:	43db      	mvns	r3, r3
 800bd86:	69ba      	ldr	r2, [r7, #24]
 800bd88:	4013      	ands	r3, r2
 800bd8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	091b      	lsrs	r3, r3, #4
 800bd92:	f003 0201 	and.w	r2, r3, #1
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	fa02 f303 	lsl.w	r3, r2, r3
 800bd9c:	69ba      	ldr	r2, [r7, #24]
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	69ba      	ldr	r2, [r7, #24]
 800bda6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	68db      	ldr	r3, [r3, #12]
 800bdac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800bdae:	69fb      	ldr	r3, [r7, #28]
 800bdb0:	005b      	lsls	r3, r3, #1
 800bdb2:	2203      	movs	r2, #3
 800bdb4:	fa02 f303 	lsl.w	r3, r2, r3
 800bdb8:	43db      	mvns	r3, r3
 800bdba:	69ba      	ldr	r2, [r7, #24]
 800bdbc:	4013      	ands	r3, r2
 800bdbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	689a      	ldr	r2, [r3, #8]
 800bdc4:	69fb      	ldr	r3, [r7, #28]
 800bdc6:	005b      	lsls	r3, r3, #1
 800bdc8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdcc:	69ba      	ldr	r2, [r7, #24]
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	69ba      	ldr	r2, [r7, #24]
 800bdd6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f000 80a2 	beq.w	800bf2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bde6:	2300      	movs	r3, #0
 800bde8:	60fb      	str	r3, [r7, #12]
 800bdea:	4b57      	ldr	r3, [pc, #348]	; (800bf48 <HAL_GPIO_Init+0x2e8>)
 800bdec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdee:	4a56      	ldr	r2, [pc, #344]	; (800bf48 <HAL_GPIO_Init+0x2e8>)
 800bdf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bdf4:	6453      	str	r3, [r2, #68]	; 0x44
 800bdf6:	4b54      	ldr	r3, [pc, #336]	; (800bf48 <HAL_GPIO_Init+0x2e8>)
 800bdf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bdfe:	60fb      	str	r3, [r7, #12]
 800be00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800be02:	4a52      	ldr	r2, [pc, #328]	; (800bf4c <HAL_GPIO_Init+0x2ec>)
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	089b      	lsrs	r3, r3, #2
 800be08:	3302      	adds	r3, #2
 800be0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	f003 0303 	and.w	r3, r3, #3
 800be16:	009b      	lsls	r3, r3, #2
 800be18:	220f      	movs	r2, #15
 800be1a:	fa02 f303 	lsl.w	r3, r2, r3
 800be1e:	43db      	mvns	r3, r3
 800be20:	69ba      	ldr	r2, [r7, #24]
 800be22:	4013      	ands	r3, r2
 800be24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	4a49      	ldr	r2, [pc, #292]	; (800bf50 <HAL_GPIO_Init+0x2f0>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d019      	beq.n	800be62 <HAL_GPIO_Init+0x202>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	4a48      	ldr	r2, [pc, #288]	; (800bf54 <HAL_GPIO_Init+0x2f4>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d013      	beq.n	800be5e <HAL_GPIO_Init+0x1fe>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	4a47      	ldr	r2, [pc, #284]	; (800bf58 <HAL_GPIO_Init+0x2f8>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d00d      	beq.n	800be5a <HAL_GPIO_Init+0x1fa>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4a46      	ldr	r2, [pc, #280]	; (800bf5c <HAL_GPIO_Init+0x2fc>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d007      	beq.n	800be56 <HAL_GPIO_Init+0x1f6>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	4a45      	ldr	r2, [pc, #276]	; (800bf60 <HAL_GPIO_Init+0x300>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d101      	bne.n	800be52 <HAL_GPIO_Init+0x1f2>
 800be4e:	2304      	movs	r3, #4
 800be50:	e008      	b.n	800be64 <HAL_GPIO_Init+0x204>
 800be52:	2307      	movs	r3, #7
 800be54:	e006      	b.n	800be64 <HAL_GPIO_Init+0x204>
 800be56:	2303      	movs	r3, #3
 800be58:	e004      	b.n	800be64 <HAL_GPIO_Init+0x204>
 800be5a:	2302      	movs	r3, #2
 800be5c:	e002      	b.n	800be64 <HAL_GPIO_Init+0x204>
 800be5e:	2301      	movs	r3, #1
 800be60:	e000      	b.n	800be64 <HAL_GPIO_Init+0x204>
 800be62:	2300      	movs	r3, #0
 800be64:	69fa      	ldr	r2, [r7, #28]
 800be66:	f002 0203 	and.w	r2, r2, #3
 800be6a:	0092      	lsls	r2, r2, #2
 800be6c:	4093      	lsls	r3, r2
 800be6e:	69ba      	ldr	r2, [r7, #24]
 800be70:	4313      	orrs	r3, r2
 800be72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800be74:	4935      	ldr	r1, [pc, #212]	; (800bf4c <HAL_GPIO_Init+0x2ec>)
 800be76:	69fb      	ldr	r3, [r7, #28]
 800be78:	089b      	lsrs	r3, r3, #2
 800be7a:	3302      	adds	r3, #2
 800be7c:	69ba      	ldr	r2, [r7, #24]
 800be7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800be82:	4b38      	ldr	r3, [pc, #224]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	43db      	mvns	r3, r3
 800be8c:	69ba      	ldr	r2, [r7, #24]
 800be8e:	4013      	ands	r3, r2
 800be90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d003      	beq.n	800bea6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800be9e:	69ba      	ldr	r2, [r7, #24]
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bea6:	4a2f      	ldr	r2, [pc, #188]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800bea8:	69bb      	ldr	r3, [r7, #24]
 800beaa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800beac:	4b2d      	ldr	r3, [pc, #180]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	43db      	mvns	r3, r3
 800beb6:	69ba      	ldr	r2, [r7, #24]
 800beb8:	4013      	ands	r3, r2
 800beba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d003      	beq.n	800bed0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800bec8:	69ba      	ldr	r2, [r7, #24]
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	4313      	orrs	r3, r2
 800bece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bed0:	4a24      	ldr	r2, [pc, #144]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800bed2:	69bb      	ldr	r3, [r7, #24]
 800bed4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bed6:	4b23      	ldr	r3, [pc, #140]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800bed8:	689b      	ldr	r3, [r3, #8]
 800beda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	43db      	mvns	r3, r3
 800bee0:	69ba      	ldr	r2, [r7, #24]
 800bee2:	4013      	ands	r3, r2
 800bee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d003      	beq.n	800befa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800bef2:	69ba      	ldr	r2, [r7, #24]
 800bef4:	693b      	ldr	r3, [r7, #16]
 800bef6:	4313      	orrs	r3, r2
 800bef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800befa:	4a1a      	ldr	r2, [pc, #104]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800befc:	69bb      	ldr	r3, [r7, #24]
 800befe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bf00:	4b18      	ldr	r3, [pc, #96]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800bf02:	68db      	ldr	r3, [r3, #12]
 800bf04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	43db      	mvns	r3, r3
 800bf0a:	69ba      	ldr	r2, [r7, #24]
 800bf0c:	4013      	ands	r3, r2
 800bf0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d003      	beq.n	800bf24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800bf1c:	69ba      	ldr	r2, [r7, #24]
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	4313      	orrs	r3, r2
 800bf22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800bf24:	4a0f      	ldr	r2, [pc, #60]	; (800bf64 <HAL_GPIO_Init+0x304>)
 800bf26:	69bb      	ldr	r3, [r7, #24]
 800bf28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bf2a:	69fb      	ldr	r3, [r7, #28]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	61fb      	str	r3, [r7, #28]
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	2b0f      	cmp	r3, #15
 800bf34:	f67f aea2 	bls.w	800bc7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bf38:	bf00      	nop
 800bf3a:	bf00      	nop
 800bf3c:	3724      	adds	r7, #36	; 0x24
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
 800bf46:	bf00      	nop
 800bf48:	40023800 	.word	0x40023800
 800bf4c:	40013800 	.word	0x40013800
 800bf50:	40020000 	.word	0x40020000
 800bf54:	40020400 	.word	0x40020400
 800bf58:	40020800 	.word	0x40020800
 800bf5c:	40020c00 	.word	0x40020c00
 800bf60:	40021000 	.word	0x40021000
 800bf64:	40013c00 	.word	0x40013c00

0800bf68 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b085      	sub	sp, #20
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
 800bf70:	460b      	mov	r3, r1
 800bf72:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	691a      	ldr	r2, [r3, #16]
 800bf78:	887b      	ldrh	r3, [r7, #2]
 800bf7a:	4013      	ands	r3, r2
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d002      	beq.n	800bf86 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bf80:	2301      	movs	r3, #1
 800bf82:	73fb      	strb	r3, [r7, #15]
 800bf84:	e001      	b.n	800bf8a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bf86:	2300      	movs	r3, #0
 800bf88:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bf8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3714      	adds	r7, #20
 800bf90:	46bd      	mov	sp, r7
 800bf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf96:	4770      	bx	lr

0800bf98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b083      	sub	sp, #12
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	807b      	strh	r3, [r7, #2]
 800bfa4:	4613      	mov	r3, r2
 800bfa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bfa8:	787b      	ldrb	r3, [r7, #1]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d003      	beq.n	800bfb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bfae:	887a      	ldrh	r2, [r7, #2]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800bfb4:	e003      	b.n	800bfbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800bfb6:	887b      	ldrh	r3, [r7, #2]
 800bfb8:	041a      	lsls	r2, r3, #16
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	619a      	str	r2, [r3, #24]
}
 800bfbe:	bf00      	nop
 800bfc0:	370c      	adds	r7, #12
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc8:	4770      	bx	lr
	...

0800bfcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800bfd6:	4b08      	ldr	r3, [pc, #32]	; (800bff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bfd8:	695a      	ldr	r2, [r3, #20]
 800bfda:	88fb      	ldrh	r3, [r7, #6]
 800bfdc:	4013      	ands	r3, r2
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d006      	beq.n	800bff0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bfe2:	4a05      	ldr	r2, [pc, #20]	; (800bff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bfe4:	88fb      	ldrh	r3, [r7, #6]
 800bfe6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bfe8:	88fb      	ldrh	r3, [r7, #6]
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7ff f968 	bl	800b2c0 <HAL_GPIO_EXTI_Callback>
  }
}
 800bff0:	bf00      	nop
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}
 800bff8:	40013c00 	.word	0x40013c00

0800bffc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b08c      	sub	sp, #48	; 0x30
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 800c00a:	2300      	movs	r3, #0
 800c00c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c00e:	2300      	movs	r3, #0
 800c010:	62bb      	str	r3, [r7, #40]	; 0x28
 800c012:	2300      	movs	r3, #0
 800c014:	61fb      	str	r3, [r7, #28]
 800c016:	2300      	movs	r3, #0
 800c018:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 800c01a:	2300      	movs	r3, #0
 800c01c:	61bb      	str	r3, [r7, #24]
 800c01e:	2300      	movs	r3, #0
 800c020:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 800c022:	4b7c      	ldr	r3, [pc, #496]	; (800c214 <HAL_PCD_IRQHandler+0x218>)
 800c024:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	4618      	mov	r0, r3
 800c02c:	f004 fb39 	bl	80106a2 <USB_GetMode>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	f040 845c 	bne.w	800c8f0 <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	4618      	mov	r0, r3
 800c03e:	f004 faa5 	bl	801058c <USB_ReadInterrupts>
 800c042:	4603      	mov	r3, r0
 800c044:	2b00      	cmp	r3, #0
 800c046:	f000 8452 	beq.w	800c8ee <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4618      	mov	r0, r3
 800c050:	f004 fa9c 	bl	801058c <USB_ReadInterrupts>
 800c054:	4603      	mov	r3, r0
 800c056:	f003 0302 	and.w	r3, r3, #2
 800c05a:	2b02      	cmp	r3, #2
 800c05c:	d107      	bne.n	800c06e <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	695a      	ldr	r2, [r3, #20]
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	f002 0202 	and.w	r2, r2, #2
 800c06c:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	4618      	mov	r0, r3
 800c074:	f004 fa8a 	bl	801058c <USB_ReadInterrupts>
 800c078:	4603      	mov	r3, r0
 800c07a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c07e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c082:	f040 80b2 	bne.w	800c1ea <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 800c086:	2300      	movs	r3, #0
 800c088:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4618      	mov	r0, r3
 800c090:	f004 fa91 	bl	80105b6 <USB_ReadDevAllOutEpInterrupt>
 800c094:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 800c096:	e0a4      	b.n	800c1e2 <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 800c098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c09a:	f003 0301 	and.w	r3, r3, #1
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f000 8099 	beq.w	800c1d6 <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0aa:	b2d2      	uxtb	r2, r2
 800c0ac:	4611      	mov	r1, r2
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f004 fab1 	bl	8010616 <USB_ReadDevOutEPInterrupt>
 800c0b4:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c0b6:	69fb      	ldr	r3, [r7, #28]
 800c0b8:	f003 0301 	and.w	r3, r3, #1
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d06b      	beq.n	800c198 <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c2:	015a      	lsls	r2, r3, #5
 800c0c4:	6a3b      	ldr	r3, [r7, #32]
 800c0c6:	4413      	add	r3, r2
 800c0c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	691b      	ldr	r3, [r3, #16]
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d13c      	bne.n	800c154 <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800c0da:	6879      	ldr	r1, [r7, #4]
 800c0dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c0de:	4613      	mov	r3, r2
 800c0e0:	00db      	lsls	r3, r3, #3
 800c0e2:	1a9b      	subs	r3, r3, r2
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	440b      	add	r3, r1
 800c0e8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c0ec:	681a      	ldr	r2, [r3, #0]
 800c0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f0:	0159      	lsls	r1, r3, #5
 800c0f2:	6a3b      	ldr	r3, [r7, #32]
 800c0f4:	440b      	add	r3, r1
 800c0f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0fa:	691b      	ldr	r3, [r3, #16]
 800c0fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c100:	1ad1      	subs	r1, r2, r3
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c106:	4613      	mov	r3, r2
 800c108:	00db      	lsls	r3, r3, #3
 800c10a:	1a9b      	subs	r3, r3, r2
 800c10c:	009b      	lsls	r3, r3, #2
 800c10e:	4403      	add	r3, r0
 800c110:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800c114:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800c116:	6879      	ldr	r1, [r7, #4]
 800c118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c11a:	4613      	mov	r3, r2
 800c11c:	00db      	lsls	r3, r3, #3
 800c11e:	1a9b      	subs	r3, r3, r2
 800c120:	009b      	lsls	r3, r3, #2
 800c122:	440b      	add	r3, r1
 800c124:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c128:	6819      	ldr	r1, [r3, #0]
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c12e:	4613      	mov	r3, r2
 800c130:	00db      	lsls	r3, r3, #3
 800c132:	1a9b      	subs	r3, r3, r2
 800c134:	009b      	lsls	r3, r3, #2
 800c136:	4403      	add	r3, r0
 800c138:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	4419      	add	r1, r3
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c144:	4613      	mov	r3, r2
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	1a9b      	subs	r3, r3, r2
 800c14a:	009b      	lsls	r3, r3, #2
 800c14c:	4403      	add	r3, r0
 800c14e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c152:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800c154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c156:	b2db      	uxtb	r3, r3
 800c158:	4619      	mov	r1, r3
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f7f6 fdd0 	bl	8002d00 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	691b      	ldr	r3, [r3, #16]
 800c164:	2b01      	cmp	r3, #1
 800c166:	d117      	bne.n	800c198 <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d114      	bne.n	800c198 <HAL_PCD_IRQHandler+0x19c>
 800c16e:	6879      	ldr	r1, [r7, #4]
 800c170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c172:	4613      	mov	r3, r2
 800c174:	00db      	lsls	r3, r3, #3
 800c176:	1a9b      	subs	r3, r3, r2
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	440b      	add	r3, r1
 800c17c:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d108      	bne.n	800c198 <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6818      	ldr	r0, [r3, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c190:	461a      	mov	r2, r3
 800c192:	2101      	movs	r1, #1
 800c194:	f004 fac6 	bl	8010724 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c198:	69fb      	ldr	r3, [r7, #28]
 800c19a:	f003 0308 	and.w	r3, r3, #8
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d00b      	beq.n	800c1ba <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f7f6 fd9a 	bl	8002cdc <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1aa:	015a      	lsls	r2, r3, #5
 800c1ac:	6a3b      	ldr	r3, [r7, #32]
 800c1ae:	4413      	add	r3, r2
 800c1b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	2308      	movs	r3, #8
 800c1b8:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c1ba:	69fb      	ldr	r3, [r7, #28]
 800c1bc:	f003 0310 	and.w	r3, r3, #16
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d008      	beq.n	800c1d6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c1c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1c6:	015a      	lsls	r2, r3, #5
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	4413      	add	r3, r2
 800c1cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	2310      	movs	r3, #16
 800c1d4:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 800c1d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1d8:	3301      	adds	r3, #1
 800c1da:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1de:	085b      	lsrs	r3, r3, #1
 800c1e0:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800c1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	f47f af57 	bne.w	800c098 <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f004 f9cc 	bl	801058c <USB_ReadInterrupts>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c1fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c1fe:	f040 80c4 	bne.w	800c38a <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4618      	mov	r0, r3
 800c208:	f004 f9ed 	bl	80105e6 <USB_ReadDevAllInEpInterrupt>
 800c20c:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 800c20e:	2300      	movs	r3, #0
 800c210:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 800c212:	e0b6      	b.n	800c382 <HAL_PCD_IRQHandler+0x386>
 800c214:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 800c218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c21a:	f003 0301 	and.w	r3, r3, #1
 800c21e:	2b00      	cmp	r3, #0
 800c220:	f000 80a9 	beq.w	800c376 <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c22a:	b2d2      	uxtb	r2, r2
 800c22c:	4611      	mov	r1, r2
 800c22e:	4618      	mov	r0, r3
 800c230:	f004 fa0d 	bl	801064e <USB_ReadDevInEPInterrupt>
 800c234:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c236:	69fb      	ldr	r3, [r7, #28]
 800c238:	f003 0301 	and.w	r3, r3, #1
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d059      	beq.n	800c2f4 <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 800c240:	2201      	movs	r2, #1
 800c242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c244:	fa02 f303 	lsl.w	r3, r2, r3
 800c248:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c24a:	6a3b      	ldr	r3, [r7, #32]
 800c24c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	43db      	mvns	r3, r3
 800c256:	6a39      	ldr	r1, [r7, #32]
 800c258:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c25c:	4013      	ands	r3, r2
 800c25e:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c262:	015a      	lsls	r2, r3, #5
 800c264:	6a3b      	ldr	r3, [r7, #32]
 800c266:	4413      	add	r3, r2
 800c268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c26c:	461a      	mov	r2, r3
 800c26e:	2301      	movs	r3, #1
 800c270:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	691b      	ldr	r3, [r3, #16]
 800c276:	2b01      	cmp	r3, #1
 800c278:	d11b      	bne.n	800c2b2 <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800c27a:	6879      	ldr	r1, [r7, #4]
 800c27c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c27e:	4613      	mov	r3, r2
 800c280:	00db      	lsls	r3, r3, #3
 800c282:	1a9b      	subs	r3, r3, r2
 800c284:	009b      	lsls	r3, r3, #2
 800c286:	440b      	add	r3, r1
 800c288:	3344      	adds	r3, #68	; 0x44
 800c28a:	6819      	ldr	r1, [r3, #0]
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c290:	4613      	mov	r3, r2
 800c292:	00db      	lsls	r3, r3, #3
 800c294:	1a9b      	subs	r3, r3, r2
 800c296:	009b      	lsls	r3, r3, #2
 800c298:	4403      	add	r3, r0
 800c29a:	3340      	adds	r3, #64	; 0x40
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4419      	add	r1, r3
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2a4:	4613      	mov	r3, r2
 800c2a6:	00db      	lsls	r3, r3, #3
 800c2a8:	1a9b      	subs	r3, r3, r2
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	4403      	add	r3, r0
 800c2ae:	3344      	adds	r3, #68	; 0x44
 800c2b0:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800c2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2b4:	b2db      	uxtb	r3, r3
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f7f6 fd3c 	bl	8002d36 <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	691b      	ldr	r3, [r3, #16]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d116      	bne.n	800c2f4 <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c2c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d113      	bne.n	800c2f4 <HAL_PCD_IRQHandler+0x2f8>
 800c2cc:	6879      	ldr	r1, [r7, #4]
 800c2ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2d0:	4613      	mov	r3, r2
 800c2d2:	00db      	lsls	r3, r3, #3
 800c2d4:	1a9b      	subs	r3, r3, r2
 800c2d6:	009b      	lsls	r3, r3, #2
 800c2d8:	440b      	add	r3, r1
 800c2da:	334c      	adds	r3, #76	; 0x4c
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d108      	bne.n	800c2f4 <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6818      	ldr	r0, [r3, #0]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c2ec:	461a      	mov	r2, r3
 800c2ee:	2101      	movs	r1, #1
 800c2f0:	f004 fa18 	bl	8010724 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c2f4:	69fb      	ldr	r3, [r7, #28]
 800c2f6:	f003 0308 	and.w	r3, r3, #8
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d008      	beq.n	800c310 <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c300:	015a      	lsls	r2, r3, #5
 800c302:	6a3b      	ldr	r3, [r7, #32]
 800c304:	4413      	add	r3, r2
 800c306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c30a:	461a      	mov	r2, r3
 800c30c:	2308      	movs	r3, #8
 800c30e:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	f003 0310 	and.w	r3, r3, #16
 800c316:	2b00      	cmp	r3, #0
 800c318:	d008      	beq.n	800c32c <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c31c:	015a      	lsls	r2, r3, #5
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	4413      	add	r3, r2
 800c322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c326:	461a      	mov	r2, r3
 800c328:	2310      	movs	r3, #16
 800c32a:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c32c:	69fb      	ldr	r3, [r7, #28]
 800c32e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c332:	2b00      	cmp	r3, #0
 800c334:	d008      	beq.n	800c348 <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c338:	015a      	lsls	r2, r3, #5
 800c33a:	6a3b      	ldr	r3, [r7, #32]
 800c33c:	4413      	add	r3, r2
 800c33e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c342:	461a      	mov	r2, r3
 800c344:	2340      	movs	r3, #64	; 0x40
 800c346:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	f003 0302 	and.w	r3, r3, #2
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d008      	beq.n	800c364 <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c354:	015a      	lsls	r2, r3, #5
 800c356:	6a3b      	ldr	r3, [r7, #32]
 800c358:	4413      	add	r3, r2
 800c35a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c35e:	461a      	mov	r2, r3
 800c360:	2302      	movs	r3, #2
 800c362:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d003      	beq.n	800c376 <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 800c36e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f000 fca1 	bl	800ccb8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c378:	3301      	adds	r3, #1
 800c37a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c37c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c37e:	085b      	lsrs	r3, r3, #1
 800c380:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800c382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c384:	2b00      	cmp	r3, #0
 800c386:	f47f af47 	bne.w	800c218 <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4618      	mov	r0, r3
 800c390:	f004 f8fc 	bl	801058c <USB_ReadInterrupts>
 800c394:	4603      	mov	r3, r0
 800c396:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c39a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c39e:	d114      	bne.n	800c3ca <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c3a0:	6a3b      	ldr	r3, [r7, #32]
 800c3a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3a6:	685b      	ldr	r3, [r3, #4]
 800c3a8:	6a3a      	ldr	r2, [r7, #32]
 800c3aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3ae:	f023 0301 	bic.w	r3, r3, #1
 800c3b2:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f7f6 fd35 	bl	8002e24 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	695a      	ldr	r2, [r3, #20]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c3c8:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f004 f8dc 	bl	801058c <USB_ReadInterrupts>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c3da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c3de:	d112      	bne.n	800c406 <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c3e0:	6a3b      	ldr	r3, [r7, #32]
 800c3e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3e6:	689b      	ldr	r3, [r3, #8]
 800c3e8:	f003 0301 	and.w	r3, r3, #1
 800c3ec:	2b01      	cmp	r3, #1
 800c3ee:	d102      	bne.n	800c3f6 <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7f6 fcf1 	bl	8002dd8 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	695a      	ldr	r2, [r3, #20]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800c404:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	4618      	mov	r0, r3
 800c40c:	f004 f8be 	bl	801058c <USB_ReadInterrupts>
 800c410:	4603      	mov	r3, r0
 800c412:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c41a:	f040 808a 	bne.w	800c532 <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800c41e:	6a3b      	ldr	r3, [r7, #32]
 800c420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	6a3a      	ldr	r2, [r7, #32]
 800c428:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c42c:	f023 0301 	bic.w	r3, r3, #1
 800c430:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	2100      	movs	r1, #0
 800c438:	4618      	mov	r0, r3
 800c43a:	f003 faf3 	bl	800fa24 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c43e:	2300      	movs	r3, #0
 800c440:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c442:	e014      	b.n	800c46e <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 800c444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c446:	015a      	lsls	r2, r3, #5
 800c448:	6a3b      	ldr	r3, [r7, #32]
 800c44a:	4413      	add	r3, r2
 800c44c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c450:	461a      	mov	r2, r3
 800c452:	23ff      	movs	r3, #255	; 0xff
 800c454:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 800c456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c458:	015a      	lsls	r2, r3, #5
 800c45a:	6a3b      	ldr	r3, [r7, #32]
 800c45c:	4413      	add	r3, r2
 800c45e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c462:	461a      	mov	r2, r3
 800c464:	23ff      	movs	r3, #255	; 0xff
 800c466:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c46a:	3301      	adds	r3, #1
 800c46c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c474:	429a      	cmp	r2, r3
 800c476:	d3e5      	bcc.n	800c444 <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800c478:	6a3b      	ldr	r3, [r7, #32]
 800c47a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c47e:	461a      	mov	r2, r3
 800c480:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c484:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c486:	6a3b      	ldr	r3, [r7, #32]
 800c488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c48c:	69db      	ldr	r3, [r3, #28]
 800c48e:	6a3a      	ldr	r2, [r7, #32]
 800c490:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c494:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800c498:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d016      	beq.n	800c4d0 <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800c4a2:	6a3b      	ldr	r3, [r7, #32]
 800c4a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c4ac:	6a3a      	ldr	r2, [r7, #32]
 800c4ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c4b2:	f043 030b 	orr.w	r3, r3, #11
 800c4b6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800c4ba:	6a3b      	ldr	r3, [r7, #32]
 800c4bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4c2:	6a3a      	ldr	r2, [r7, #32]
 800c4c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c4c8:	f043 030b 	orr.w	r3, r3, #11
 800c4cc:	6453      	str	r3, [r2, #68]	; 0x44
 800c4ce:	e013      	b.n	800c4f8 <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800c4d0:	6a3b      	ldr	r3, [r7, #32]
 800c4d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4d6:	695b      	ldr	r3, [r3, #20]
 800c4d8:	6a3a      	ldr	r2, [r7, #32]
 800c4da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c4de:	f043 030b 	orr.w	r3, r3, #11
 800c4e2:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800c4e4:	6a3b      	ldr	r3, [r7, #32]
 800c4e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4ea:	691b      	ldr	r3, [r3, #16]
 800c4ec:	6a3a      	ldr	r2, [r7, #32]
 800c4ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c4f2:	f043 030b 	orr.w	r3, r3, #11
 800c4f6:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c4f8:	6a3b      	ldr	r3, [r7, #32]
 800c4fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	6a3a      	ldr	r2, [r7, #32]
 800c502:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c506:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c50a:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6818      	ldr	r0, [r3, #0]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	691b      	ldr	r3, [r3, #16]
 800c514:	b2d9      	uxtb	r1, r3
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c51c:	461a      	mov	r2, r3
 800c51e:	f004 f901 	bl	8010724 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	695a      	ldr	r2, [r3, #20]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800c530:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4618      	mov	r0, r3
 800c538:	f004 f828 	bl	801058c <USB_ReadInterrupts>
 800c53c:	4603      	mov	r3, r0
 800c53e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c546:	f040 80d7 	bne.w	800c6f8 <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	4618      	mov	r0, r3
 800c550:	f004 f8b5 	bl	80106be <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	68da      	ldr	r2, [r3, #12]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800c562:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4618      	mov	r0, r3
 800c56a:	f003 fa81 	bl	800fa70 <USB_GetDevSpeed>
 800c56e:	4603      	mov	r3, r0
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10f      	bne.n	800c594 <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2200      	movs	r2, #0
 800c578:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c580:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	68da      	ldr	r2, [r3, #12]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800c590:	60da      	str	r2, [r3, #12]
 800c592:	e0a6      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2203      	movs	r2, #3
 800c598:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2240      	movs	r2, #64	; 0x40
 800c59e:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 800c5a0:	693b      	ldr	r3, [r7, #16]
 800c5a2:	4a7b      	ldr	r2, [pc, #492]	; (800c790 <HAL_PCD_IRQHandler+0x794>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d90c      	bls.n	800c5c2 <HAL_PCD_IRQHandler+0x5c6>
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	4a7a      	ldr	r2, [pc, #488]	; (800c794 <HAL_PCD_IRQHandler+0x798>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d208      	bcs.n	800c5c2 <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	68da      	ldr	r2, [r3, #12]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800c5be:	60da      	str	r2, [r3, #12]
 800c5c0:	e08f      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	4a73      	ldr	r2, [pc, #460]	; (800c794 <HAL_PCD_IRQHandler+0x798>)
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d30c      	bcc.n	800c5e4 <HAL_PCD_IRQHandler+0x5e8>
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	4a72      	ldr	r2, [pc, #456]	; (800c798 <HAL_PCD_IRQHandler+0x79c>)
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d208      	bcs.n	800c5e4 <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68da      	ldr	r2, [r3, #12]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800c5e0:	60da      	str	r2, [r3, #12]
 800c5e2:	e07e      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 800c5e4:	693b      	ldr	r3, [r7, #16]
 800c5e6:	4a6c      	ldr	r2, [pc, #432]	; (800c798 <HAL_PCD_IRQHandler+0x79c>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d30c      	bcc.n	800c606 <HAL_PCD_IRQHandler+0x60a>
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	4a6b      	ldr	r2, [pc, #428]	; (800c79c <HAL_PCD_IRQHandler+0x7a0>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d208      	bcs.n	800c606 <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	68da      	ldr	r2, [r3, #12]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 800c602:	60da      	str	r2, [r3, #12]
 800c604:	e06d      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	4a64      	ldr	r2, [pc, #400]	; (800c79c <HAL_PCD_IRQHandler+0x7a0>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d30c      	bcc.n	800c628 <HAL_PCD_IRQHandler+0x62c>
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	4a63      	ldr	r2, [pc, #396]	; (800c7a0 <HAL_PCD_IRQHandler+0x7a4>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d808      	bhi.n	800c628 <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	68da      	ldr	r2, [r3, #12]
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800c624:	60da      	str	r2, [r3, #12]
 800c626:	e05c      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 800c628:	693b      	ldr	r3, [r7, #16]
 800c62a:	4a5d      	ldr	r2, [pc, #372]	; (800c7a0 <HAL_PCD_IRQHandler+0x7a4>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d90c      	bls.n	800c64a <HAL_PCD_IRQHandler+0x64e>
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	4a5c      	ldr	r2, [pc, #368]	; (800c7a4 <HAL_PCD_IRQHandler+0x7a8>)
 800c634:	4293      	cmp	r3, r2
 800c636:	d808      	bhi.n	800c64a <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	68da      	ldr	r2, [r3, #12]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800c646:	60da      	str	r2, [r3, #12]
 800c648:	e04b      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	4a55      	ldr	r2, [pc, #340]	; (800c7a4 <HAL_PCD_IRQHandler+0x7a8>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d90c      	bls.n	800c66c <HAL_PCD_IRQHandler+0x670>
 800c652:	693b      	ldr	r3, [r7, #16]
 800c654:	4a54      	ldr	r2, [pc, #336]	; (800c7a8 <HAL_PCD_IRQHandler+0x7ac>)
 800c656:	4293      	cmp	r3, r2
 800c658:	d808      	bhi.n	800c66c <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	68da      	ldr	r2, [r3, #12]
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800c668:	60da      	str	r2, [r3, #12]
 800c66a:	e03a      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	4a4e      	ldr	r2, [pc, #312]	; (800c7a8 <HAL_PCD_IRQHandler+0x7ac>)
 800c670:	4293      	cmp	r3, r2
 800c672:	d90c      	bls.n	800c68e <HAL_PCD_IRQHandler+0x692>
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	4a4d      	ldr	r2, [pc, #308]	; (800c7ac <HAL_PCD_IRQHandler+0x7b0>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d208      	bcs.n	800c68e <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	68da      	ldr	r2, [r3, #12]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800c68a:	60da      	str	r2, [r3, #12]
 800c68c:	e029      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800c68e:	693b      	ldr	r3, [r7, #16]
 800c690:	4a46      	ldr	r2, [pc, #280]	; (800c7ac <HAL_PCD_IRQHandler+0x7b0>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d30c      	bcc.n	800c6b0 <HAL_PCD_IRQHandler+0x6b4>
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	4a45      	ldr	r2, [pc, #276]	; (800c7b0 <HAL_PCD_IRQHandler+0x7b4>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d808      	bhi.n	800c6b0 <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	68da      	ldr	r2, [r3, #12]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c6ac:	60da      	str	r2, [r3, #12]
 800c6ae:	e018      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	4a3f      	ldr	r2, [pc, #252]	; (800c7b0 <HAL_PCD_IRQHandler+0x7b4>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d90c      	bls.n	800c6d2 <HAL_PCD_IRQHandler+0x6d6>
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	4a3e      	ldr	r2, [pc, #248]	; (800c7b4 <HAL_PCD_IRQHandler+0x7b8>)
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d208      	bcs.n	800c6d2 <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	68da      	ldr	r2, [r3, #12]
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800c6ce:	60da      	str	r2, [r3, #12]
 800c6d0:	e007      	b.n	800c6e2 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	68da      	ldr	r2, [r3, #12]
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800c6e0:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f7f6 fb4f 	bl	8002d86 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	695a      	ldr	r2, [r3, #20]
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800c6f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f003 ff45 	bl	801058c <USB_ReadInterrupts>
 800c702:	4603      	mov	r3, r0
 800c704:	f003 0310 	and.w	r3, r3, #16
 800c708:	2b10      	cmp	r3, #16
 800c70a:	d174      	bne.n	800c7f6 <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	699a      	ldr	r2, [r3, #24]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f022 0210 	bic.w	r2, r2, #16
 800c71a:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 800c71c:	6a3b      	ldr	r3, [r7, #32]
 800c71e:	6a1b      	ldr	r3, [r3, #32]
 800c720:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	f003 020f 	and.w	r2, r3, #15
 800c728:	4613      	mov	r3, r2
 800c72a:	00db      	lsls	r3, r3, #3
 800c72c:	1a9b      	subs	r3, r3, r2
 800c72e:	009b      	lsls	r3, r3, #2
 800c730:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c734:	687a      	ldr	r2, [r7, #4]
 800c736:	4413      	add	r3, r2
 800c738:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	0c5b      	lsrs	r3, r3, #17
 800c73e:	f003 030f 	and.w	r3, r3, #15
 800c742:	2b02      	cmp	r3, #2
 800c744:	d138      	bne.n	800c7b8 <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c746:	697a      	ldr	r2, [r7, #20]
 800c748:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800c74c:	4013      	ands	r3, r2
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d049      	beq.n	800c7e6 <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	68d9      	ldr	r1, [r3, #12]
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	091b      	lsrs	r3, r3, #4
 800c75a:	b29b      	uxth	r3, r3
 800c75c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c760:	b29b      	uxth	r3, r3
 800c762:	461a      	mov	r2, r3
 800c764:	6a38      	ldr	r0, [r7, #32]
 800c766:	f003 fdf0 	bl	801034a <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	68da      	ldr	r2, [r3, #12]
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	091b      	lsrs	r3, r3, #4
 800c772:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c776:	441a      	add	r2, r3
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	699a      	ldr	r2, [r3, #24]
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	091b      	lsrs	r3, r3, #4
 800c784:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c788:	441a      	add	r2, r3
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	619a      	str	r2, [r3, #24]
 800c78e:	e02a      	b.n	800c7e6 <HAL_PCD_IRQHandler+0x7ea>
 800c790:	00d8acbf 	.word	0x00d8acbf
 800c794:	00e4e1c0 	.word	0x00e4e1c0
 800c798:	00f42400 	.word	0x00f42400
 800c79c:	01067380 	.word	0x01067380
 800c7a0:	011a499f 	.word	0x011a499f
 800c7a4:	01312cff 	.word	0x01312cff
 800c7a8:	014ca43f 	.word	0x014ca43f
 800c7ac:	016e3600 	.word	0x016e3600
 800c7b0:	01a6ab1f 	.word	0x01a6ab1f
 800c7b4:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	0c5b      	lsrs	r3, r3, #17
 800c7bc:	f003 030f 	and.w	r3, r3, #15
 800c7c0:	2b06      	cmp	r3, #6
 800c7c2:	d110      	bne.n	800c7e6 <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800c7ca:	2208      	movs	r2, #8
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	6a38      	ldr	r0, [r7, #32]
 800c7d0:	f003 fdbb 	bl	801034a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	699a      	ldr	r2, [r3, #24]
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	091b      	lsrs	r3, r3, #4
 800c7dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c7e0:	441a      	add	r2, r3
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	699a      	ldr	r2, [r3, #24]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f042 0210 	orr.w	r2, r2, #16
 800c7f4:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f003 fec6 	bl	801058c <USB_ReadInterrupts>
 800c800:	4603      	mov	r3, r0
 800c802:	f003 0308 	and.w	r3, r3, #8
 800c806:	2b08      	cmp	r3, #8
 800c808:	d10a      	bne.n	800c820 <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	f7f6 faad 	bl	8002d6a <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	695a      	ldr	r2, [r3, #20]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f002 0208 	and.w	r2, r2, #8
 800c81e:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4618      	mov	r0, r3
 800c826:	f003 feb1 	bl	801058c <USB_ReadInterrupts>
 800c82a:	4603      	mov	r3, r0
 800c82c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c830:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c834:	d10d      	bne.n	800c852 <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800c836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c838:	b2db      	uxtb	r3, r3
 800c83a:	4619      	mov	r1, r3
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f7f6 fb11 	bl	8002e64 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	695a      	ldr	r2, [r3, #20]
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800c850:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4618      	mov	r0, r3
 800c858:	f003 fe98 	bl	801058c <USB_ReadInterrupts>
 800c85c:	4603      	mov	r3, r0
 800c85e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c862:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c866:	d10d      	bne.n	800c884 <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800c868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c86a:	b2db      	uxtb	r3, r3
 800c86c:	4619      	mov	r1, r3
 800c86e:	6878      	ldr	r0, [r7, #4]
 800c870:	f7f6 fae6 	bl	8002e40 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	695a      	ldr	r2, [r3, #20]
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800c882:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4618      	mov	r0, r3
 800c88a:	f003 fe7f 	bl	801058c <USB_ReadInterrupts>
 800c88e:	4603      	mov	r3, r0
 800c890:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c898:	d10a      	bne.n	800c8b0 <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7f6 faf4 	bl	8002e88 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	695a      	ldr	r2, [r3, #20]
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800c8ae:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f003 fe69 	bl	801058c <USB_ReadInterrupts>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	f003 0304 	and.w	r3, r3, #4
 800c8c0:	2b04      	cmp	r3, #4
 800c8c2:	d115      	bne.n	800c8f0 <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	685b      	ldr	r3, [r3, #4]
 800c8ca:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	f003 0304 	and.w	r3, r3, #4
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d002      	beq.n	800c8dc <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	f7f6 fae4 	bl	8002ea4 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	6859      	ldr	r1, [r3, #4]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	697a      	ldr	r2, [r7, #20]
 800c8e8:	430a      	orrs	r2, r1
 800c8ea:	605a      	str	r2, [r3, #4]
 800c8ec:	e000      	b.n	800c8f0 <HAL_PCD_IRQHandler+0x8f4>
      return;
 800c8ee:	bf00      	nop
    }
  }
}
 800c8f0:	3730      	adds	r7, #48	; 0x30
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop

0800c8f8 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
 800c900:	460b      	mov	r3, r1
 800c902:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d101      	bne.n	800c912 <HAL_PCD_SetAddress+0x1a>
 800c90e:	2302      	movs	r3, #2
 800c910:	e00f      	b.n	800c932 <HAL_PCD_SetAddress+0x3a>
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	2201      	movs	r2, #1
 800c916:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	78fa      	ldrb	r2, [r7, #3]
 800c920:	4611      	mov	r1, r2
 800c922:	4618      	mov	r0, r3
 800c924:	f003 fe0e 	bl	8010544 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 800c930:	2300      	movs	r3, #0
}
 800c932:	4618      	mov	r0, r3
 800c934:	3708      	adds	r7, #8
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}

0800c93a <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800c93a:	b580      	push	{r7, lr}
 800c93c:	b084      	sub	sp, #16
 800c93e:	af00      	add	r7, sp, #0
 800c940:	6078      	str	r0, [r7, #4]
 800c942:	4608      	mov	r0, r1
 800c944:	4611      	mov	r1, r2
 800c946:	461a      	mov	r2, r3
 800c948:	4603      	mov	r3, r0
 800c94a:	70fb      	strb	r3, [r7, #3]
 800c94c:	460b      	mov	r3, r1
 800c94e:	803b      	strh	r3, [r7, #0]
 800c950:	4613      	mov	r3, r2
 800c952:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c954:	2300      	movs	r3, #0
 800c956:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800c958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	da0b      	bge.n	800c978 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800c960:	78fb      	ldrb	r3, [r7, #3]
 800c962:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c966:	4613      	mov	r3, r2
 800c968:	00db      	lsls	r3, r3, #3
 800c96a:	1a9b      	subs	r3, r3, r2
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	3338      	adds	r3, #56	; 0x38
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	4413      	add	r3, r2
 800c974:	60fb      	str	r3, [r7, #12]
 800c976:	e00b      	b.n	800c990 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800c978:	78fb      	ldrb	r3, [r7, #3]
 800c97a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c97e:	4613      	mov	r3, r2
 800c980:	00db      	lsls	r3, r3, #3
 800c982:	1a9b      	subs	r3, r3, r2
 800c984:	009b      	lsls	r3, r3, #2
 800c986:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c98a:	687a      	ldr	r2, [r7, #4]
 800c98c:	4413      	add	r3, r2
 800c98e:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800c990:	78fb      	ldrb	r3, [r7, #3]
 800c992:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c996:	b2da      	uxtb	r2, r3
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800c99c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9a0:	b2db      	uxtb	r3, r3
 800c9a2:	09db      	lsrs	r3, r3, #7
 800c9a4:	b2db      	uxtb	r3, r3
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800c9ac:	883a      	ldrh	r2, [r7, #0]
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	78ba      	ldrb	r2, [r7, #2]
 800c9b6:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	785b      	ldrb	r3, [r3, #1]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d004      	beq.n	800c9ca <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	b29a      	uxth	r2, r3
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 800c9ca:	78bb      	ldrb	r3, [r7, #2]
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	d102      	bne.n	800c9d6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d101      	bne.n	800c9e4 <HAL_PCD_EP_Open+0xaa>
 800c9e0:	2302      	movs	r3, #2
 800c9e2:	e00e      	b.n	800ca02 <HAL_PCD_EP_Open+0xc8>
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	2201      	movs	r2, #1
 800c9e8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	68f9      	ldr	r1, [r7, #12]
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	f003 f871 	bl	800fada <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 800ca00:	7afb      	ldrb	r3, [r7, #11]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b086      	sub	sp, #24
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	60f8      	str	r0, [r7, #12]
 800ca12:	607a      	str	r2, [r7, #4]
 800ca14:	603b      	str	r3, [r7, #0]
 800ca16:	460b      	mov	r3, r1
 800ca18:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800ca1a:	7afb      	ldrb	r3, [r7, #11]
 800ca1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca20:	4613      	mov	r3, r2
 800ca22:	00db      	lsls	r3, r3, #3
 800ca24:	1a9b      	subs	r3, r3, r2
 800ca26:	009b      	lsls	r3, r3, #2
 800ca28:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ca2c:	68fa      	ldr	r2, [r7, #12]
 800ca2e:	4413      	add	r3, r2
 800ca30:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	687a      	ldr	r2, [r7, #4]
 800ca36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	683a      	ldr	r2, [r7, #0]
 800ca3c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ca3e:	697b      	ldr	r3, [r7, #20]
 800ca40:	2200      	movs	r2, #0
 800ca42:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	2200      	movs	r2, #0
 800ca48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800ca4a:	7afb      	ldrb	r3, [r7, #11]
 800ca4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca50:	b2da      	uxtb	r2, r3
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	691b      	ldr	r3, [r3, #16]
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d102      	bne.n	800ca64 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800ca5e:	687a      	ldr	r2, [r7, #4]
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d101      	bne.n	800ca72 <HAL_PCD_EP_Receive+0x68>
 800ca6e:	2302      	movs	r3, #2
 800ca70:	e020      	b.n	800cab4 <HAL_PCD_EP_Receive+0xaa>
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	2201      	movs	r2, #1
 800ca76:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800ca7a:	7afb      	ldrb	r3, [r7, #11]
 800ca7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d109      	bne.n	800ca98 <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	6818      	ldr	r0, [r3, #0]
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	691b      	ldr	r3, [r3, #16]
 800ca8c:	b2db      	uxtb	r3, r3
 800ca8e:	461a      	mov	r2, r3
 800ca90:	6979      	ldr	r1, [r7, #20]
 800ca92:	f003 fad5 	bl	8010040 <USB_EP0StartXfer>
 800ca96:	e008      	b.n	800caaa <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	6818      	ldr	r0, [r3, #0]
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	691b      	ldr	r3, [r3, #16]
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	461a      	mov	r2, r3
 800caa4:	6979      	ldr	r1, [r7, #20]
 800caa6:	f003 f89d 	bl	800fbe4 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	2200      	movs	r2, #0
 800caae:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800cab2:	2300      	movs	r3, #0
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3718      	adds	r7, #24
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}

0800cabc <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b086      	sub	sp, #24
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	607a      	str	r2, [r7, #4]
 800cac6:	603b      	str	r3, [r7, #0]
 800cac8:	460b      	mov	r3, r1
 800caca:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800cacc:	7afb      	ldrb	r3, [r7, #11]
 800cace:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cad2:	4613      	mov	r3, r2
 800cad4:	00db      	lsls	r3, r3, #3
 800cad6:	1a9b      	subs	r3, r3, r2
 800cad8:	009b      	lsls	r3, r3, #2
 800cada:	3338      	adds	r3, #56	; 0x38
 800cadc:	68fa      	ldr	r2, [r7, #12]
 800cade:	4413      	add	r3, r2
 800cae0:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	687a      	ldr	r2, [r7, #4]
 800cae6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	683a      	ldr	r2, [r7, #0]
 800caec:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	2200      	movs	r2, #0
 800caf2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	2201      	movs	r2, #1
 800caf8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800cafa:	7afb      	ldrb	r3, [r7, #11]
 800cafc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb00:	b2da      	uxtb	r2, r3
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	691b      	ldr	r3, [r3, #16]
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d102      	bne.n	800cb14 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800cb0e:	687a      	ldr	r2, [r7, #4]
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d101      	bne.n	800cb22 <HAL_PCD_EP_Transmit+0x66>
 800cb1e:	2302      	movs	r3, #2
 800cb20:	e020      	b.n	800cb64 <HAL_PCD_EP_Transmit+0xa8>
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2201      	movs	r2, #1
 800cb26:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800cb2a:	7afb      	ldrb	r3, [r7, #11]
 800cb2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d109      	bne.n	800cb48 <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	6818      	ldr	r0, [r3, #0]
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	691b      	ldr	r3, [r3, #16]
 800cb3c:	b2db      	uxtb	r3, r3
 800cb3e:	461a      	mov	r2, r3
 800cb40:	6979      	ldr	r1, [r7, #20]
 800cb42:	f003 fa7d 	bl	8010040 <USB_EP0StartXfer>
 800cb46:	e008      	b.n	800cb5a <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	6818      	ldr	r0, [r3, #0]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	691b      	ldr	r3, [r3, #16]
 800cb50:	b2db      	uxtb	r3, r3
 800cb52:	461a      	mov	r2, r3
 800cb54:	6979      	ldr	r1, [r7, #20]
 800cb56:	f003 f845 	bl	800fbe4 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 800cb62:	2300      	movs	r3, #0
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3718      	adds	r7, #24
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	460b      	mov	r3, r1
 800cb76:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800cb78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	da0b      	bge.n	800cb98 <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb86:	4613      	mov	r3, r2
 800cb88:	00db      	lsls	r3, r3, #3
 800cb8a:	1a9b      	subs	r3, r3, r2
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	3338      	adds	r3, #56	; 0x38
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	4413      	add	r3, r2
 800cb94:	60fb      	str	r3, [r7, #12]
 800cb96:	e009      	b.n	800cbac <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cb98:	78fa      	ldrb	r2, [r7, #3]
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	00db      	lsls	r3, r3, #3
 800cb9e:	1a9b      	subs	r3, r3, r2
 800cba0:	009b      	lsls	r3, r3, #2
 800cba2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	4413      	add	r3, r2
 800cbaa:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	2201      	movs	r2, #1
 800cbb0:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800cbb2:	78fb      	ldrb	r3, [r7, #3]
 800cbb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbb8:	b2da      	uxtb	r2, r3
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800cbbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	09db      	lsrs	r3, r3, #7
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	461a      	mov	r2, r3
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800cbd4:	2b01      	cmp	r3, #1
 800cbd6:	d101      	bne.n	800cbdc <HAL_PCD_EP_SetStall+0x70>
 800cbd8:	2302      	movs	r3, #2
 800cbda:	e01e      	b.n	800cc1a <HAL_PCD_EP_SetStall+0xae>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	68f9      	ldr	r1, [r7, #12]
 800cbea:	4618      	mov	r0, r3
 800cbec:	f003 fbd4 	bl	8010398 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 800cbf0:	78fb      	ldrb	r3, [r7, #3]
 800cbf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d10a      	bne.n	800cc10 <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6818      	ldr	r0, [r3, #0]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	b2d9      	uxtb	r1, r3
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800cc0a:	461a      	mov	r2, r3
 800cc0c:	f003 fd8a 	bl	8010724 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2200      	movs	r2, #0
 800cc14:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800cc18:	2300      	movs	r3, #0
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	3710      	adds	r7, #16
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}

0800cc22 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cc22:	b580      	push	{r7, lr}
 800cc24:	b084      	sub	sp, #16
 800cc26:	af00      	add	r7, sp, #0
 800cc28:	6078      	str	r0, [r7, #4]
 800cc2a:	460b      	mov	r3, r1
 800cc2c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800cc2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	da0b      	bge.n	800cc4e <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800cc36:	78fb      	ldrb	r3, [r7, #3]
 800cc38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cc3c:	4613      	mov	r3, r2
 800cc3e:	00db      	lsls	r3, r3, #3
 800cc40:	1a9b      	subs	r3, r3, r2
 800cc42:	009b      	lsls	r3, r3, #2
 800cc44:	3338      	adds	r3, #56	; 0x38
 800cc46:	687a      	ldr	r2, [r7, #4]
 800cc48:	4413      	add	r3, r2
 800cc4a:	60fb      	str	r3, [r7, #12]
 800cc4c:	e009      	b.n	800cc62 <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cc4e:	78fa      	ldrb	r2, [r7, #3]
 800cc50:	4613      	mov	r3, r2
 800cc52:	00db      	lsls	r3, r3, #3
 800cc54:	1a9b      	subs	r3, r3, r2
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	4413      	add	r3, r2
 800cc60:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2200      	movs	r2, #0
 800cc66:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800cc68:	78fb      	ldrb	r3, [r7, #3]
 800cc6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc6e:	b2da      	uxtb	r2, r3
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800cc74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc78:	b2db      	uxtb	r3, r3
 800cc7a:	09db      	lsrs	r3, r3, #7
 800cc7c:	b2db      	uxtb	r3, r3
 800cc7e:	461a      	mov	r2, r3
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d101      	bne.n	800cc92 <HAL_PCD_EP_ClrStall+0x70>
 800cc8e:	2302      	movs	r3, #2
 800cc90:	e00e      	b.n	800ccb0 <HAL_PCD_EP_ClrStall+0x8e>
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2201      	movs	r2, #1
 800cc96:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	68f9      	ldr	r1, [r7, #12]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f003 fbe6 	bl	8010472 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 800ccae:	2300      	movs	r3, #0
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3710      	adds	r7, #16
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}

0800ccb8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b08a      	sub	sp, #40	; 0x28
 800ccbc:	af02      	add	r7, sp, #8
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 800cccc:	2300      	movs	r3, #0
 800ccce:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 800ccd0:	683a      	ldr	r2, [r7, #0]
 800ccd2:	4613      	mov	r3, r2
 800ccd4:	00db      	lsls	r3, r3, #3
 800ccd6:	1a9b      	subs	r3, r3, r2
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	3338      	adds	r3, #56	; 0x38
 800ccdc:	687a      	ldr	r2, [r7, #4]
 800ccde:	4413      	add	r3, r2
 800cce0:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	695a      	ldr	r2, [r3, #20]
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	699b      	ldr	r3, [r3, #24]
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	689a      	ldr	r2, [r3, #8]
 800ccf2:	69fb      	ldr	r3, [r7, #28]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d202      	bcs.n	800ccfe <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	689b      	ldr	r3, [r3, #8]
 800ccfc:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 800ccfe:	69fb      	ldr	r3, [r7, #28]
 800cd00:	3303      	adds	r3, #3
 800cd02:	089b      	lsrs	r3, r3, #2
 800cd04:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cd06:	e02b      	b.n	800cd60 <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	695a      	ldr	r2, [r3, #20]
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	699b      	ldr	r3, [r3, #24]
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	689a      	ldr	r2, [r3, #8]
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d202      	bcs.n	800cd24 <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	689b      	ldr	r3, [r3, #8]
 800cd22:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cd24:	69fb      	ldr	r3, [r7, #28]
 800cd26:	3303      	adds	r3, #3
 800cd28:	089b      	lsrs	r3, r3, #2
 800cd2a:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	68d9      	ldr	r1, [r3, #12]
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	b2da      	uxtb	r2, r3
 800cd34:	69fb      	ldr	r3, [r7, #28]
 800cd36:	b298      	uxth	r0, r3
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	691b      	ldr	r3, [r3, #16]
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	9300      	str	r3, [sp, #0]
 800cd40:	4603      	mov	r3, r0
 800cd42:	6978      	ldr	r0, [r7, #20]
 800cd44:	f003 facc 	bl	80102e0 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	68da      	ldr	r2, [r3, #12]
 800cd4c:	69fb      	ldr	r3, [r7, #28]
 800cd4e:	441a      	add	r2, r3
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	699a      	ldr	r2, [r3, #24]
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	441a      	add	r2, r3
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	015a      	lsls	r2, r3, #5
 800cd64:	697b      	ldr	r3, [r7, #20]
 800cd66:	4413      	add	r3, r2
 800cd68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd6c:	699b      	ldr	r3, [r3, #24]
 800cd6e:	b29b      	uxth	r3, r3
 800cd70:	69ba      	ldr	r2, [r7, #24]
 800cd72:	429a      	cmp	r2, r3
 800cd74:	d209      	bcs.n	800cd8a <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	699a      	ldr	r2, [r3, #24]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d203      	bcs.n	800cd8a <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d1be      	bne.n	800cd08 <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 800cd8a:	69fb      	ldr	r3, [r7, #28]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d10f      	bne.n	800cdb0 <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 800cd90:	2201      	movs	r2, #1
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	fa02 f303 	lsl.w	r3, r2, r3
 800cd98:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cda0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cda2:	693b      	ldr	r3, [r7, #16]
 800cda4:	43db      	mvns	r3, r3
 800cda6:	6979      	ldr	r1, [r7, #20]
 800cda8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cdac:	4013      	ands	r3, r2
 800cdae:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 800cdb0:	2300      	movs	r3, #0
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3720      	adds	r7, #32
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}
	...

0800cdbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b08e      	sub	sp, #56	; 0x38
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f003 0301 	and.w	r3, r3, #1
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d075      	beq.n	800cec0 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cdd4:	4ba4      	ldr	r3, [pc, #656]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	f003 030c 	and.w	r3, r3, #12
 800cddc:	2b04      	cmp	r3, #4
 800cdde:	d00c      	beq.n	800cdfa <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cde0:	4ba1      	ldr	r3, [pc, #644]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800cde8:	2b08      	cmp	r3, #8
 800cdea:	d112      	bne.n	800ce12 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cdec:	4b9e      	ldr	r3, [pc, #632]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cdf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cdf8:	d10b      	bne.n	800ce12 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cdfa:	4b9b      	ldr	r3, [pc, #620]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d05b      	beq.n	800cebe <HAL_RCC_OscConfig+0x102>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	685b      	ldr	r3, [r3, #4]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d157      	bne.n	800cebe <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800ce0e:	2301      	movs	r3, #1
 800ce10:	e224      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce1a:	d106      	bne.n	800ce2a <HAL_RCC_OscConfig+0x6e>
 800ce1c:	4b92      	ldr	r3, [pc, #584]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	4a91      	ldr	r2, [pc, #580]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ce26:	6013      	str	r3, [r2, #0]
 800ce28:	e01d      	b.n	800ce66 <HAL_RCC_OscConfig+0xaa>
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	685b      	ldr	r3, [r3, #4]
 800ce2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ce32:	d10c      	bne.n	800ce4e <HAL_RCC_OscConfig+0x92>
 800ce34:	4b8c      	ldr	r3, [pc, #560]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	4a8b      	ldr	r2, [pc, #556]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ce3e:	6013      	str	r3, [r2, #0]
 800ce40:	4b89      	ldr	r3, [pc, #548]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	4a88      	ldr	r2, [pc, #544]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ce4a:	6013      	str	r3, [r2, #0]
 800ce4c:	e00b      	b.n	800ce66 <HAL_RCC_OscConfig+0xaa>
 800ce4e:	4b86      	ldr	r3, [pc, #536]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	4a85      	ldr	r2, [pc, #532]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce58:	6013      	str	r3, [r2, #0]
 800ce5a:	4b83      	ldr	r3, [pc, #524]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	4a82      	ldr	r2, [pc, #520]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ce64:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	685b      	ldr	r3, [r3, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d013      	beq.n	800ce96 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce6e:	f7fe fb1b 	bl	800b4a8 <HAL_GetTick>
 800ce72:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ce74:	e008      	b.n	800ce88 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ce76:	f7fe fb17 	bl	800b4a8 <HAL_GetTick>
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce7e:	1ad3      	subs	r3, r2, r3
 800ce80:	2b64      	cmp	r3, #100	; 0x64
 800ce82:	d901      	bls.n	800ce88 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800ce84:	2303      	movs	r3, #3
 800ce86:	e1e9      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ce88:	4b77      	ldr	r3, [pc, #476]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d0f0      	beq.n	800ce76 <HAL_RCC_OscConfig+0xba>
 800ce94:	e014      	b.n	800cec0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce96:	f7fe fb07 	bl	800b4a8 <HAL_GetTick>
 800ce9a:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ce9c:	e008      	b.n	800ceb0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ce9e:	f7fe fb03 	bl	800b4a8 <HAL_GetTick>
 800cea2:	4602      	mov	r2, r0
 800cea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cea6:	1ad3      	subs	r3, r2, r3
 800cea8:	2b64      	cmp	r3, #100	; 0x64
 800ceaa:	d901      	bls.n	800ceb0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800ceac:	2303      	movs	r3, #3
 800ceae:	e1d5      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ceb0:	4b6d      	ldr	r3, [pc, #436]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d1f0      	bne.n	800ce9e <HAL_RCC_OscConfig+0xe2>
 800cebc:	e000      	b.n	800cec0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cebe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f003 0302 	and.w	r3, r3, #2
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d077      	beq.n	800cfbc <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800cecc:	4b66      	ldr	r3, [pc, #408]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cece:	689b      	ldr	r3, [r3, #8]
 800ced0:	f003 030c 	and.w	r3, r3, #12
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d00b      	beq.n	800cef0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ced8:	4b63      	ldr	r3, [pc, #396]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800ceda:	689b      	ldr	r3, [r3, #8]
 800cedc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800cee0:	2b08      	cmp	r3, #8
 800cee2:	d126      	bne.n	800cf32 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cee4:	4b60      	ldr	r3, [pc, #384]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cee6:	685b      	ldr	r3, [r3, #4]
 800cee8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d120      	bne.n	800cf32 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cef0:	4b5d      	ldr	r3, [pc, #372]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f003 0302 	and.w	r3, r3, #2
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d005      	beq.n	800cf08 <HAL_RCC_OscConfig+0x14c>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	68db      	ldr	r3, [r3, #12]
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d001      	beq.n	800cf08 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800cf04:	2301      	movs	r3, #1
 800cf06:	e1a9      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf08:	4b57      	ldr	r3, [pc, #348]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	6919      	ldr	r1, [r3, #16]
 800cf14:	23f8      	movs	r3, #248	; 0xf8
 800cf16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1a:	fa93 f3a3 	rbit	r3, r3
 800cf1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800cf20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf22:	fab3 f383 	clz	r3, r3
 800cf26:	fa01 f303 	lsl.w	r3, r1, r3
 800cf2a:	494f      	ldr	r1, [pc, #316]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cf30:	e044      	b.n	800cfbc <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d02a      	beq.n	800cf90 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cf3a:	4b4c      	ldr	r3, [pc, #304]	; (800d06c <HAL_RCC_OscConfig+0x2b0>)
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf40:	f7fe fab2 	bl	800b4a8 <HAL_GetTick>
 800cf44:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cf46:	e008      	b.n	800cf5a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cf48:	f7fe faae 	bl	800b4a8 <HAL_GetTick>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf50:	1ad3      	subs	r3, r2, r3
 800cf52:	2b02      	cmp	r3, #2
 800cf54:	d901      	bls.n	800cf5a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800cf56:	2303      	movs	r3, #3
 800cf58:	e180      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cf5a:	4b43      	ldr	r3, [pc, #268]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f003 0302 	and.w	r3, r3, #2
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d0f0      	beq.n	800cf48 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf66:	4b40      	ldr	r3, [pc, #256]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6919      	ldr	r1, [r3, #16]
 800cf72:	23f8      	movs	r3, #248	; 0xf8
 800cf74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf78:	fa93 f3a3 	rbit	r3, r3
 800cf7c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800cf7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf80:	fab3 f383 	clz	r3, r3
 800cf84:	fa01 f303 	lsl.w	r3, r1, r3
 800cf88:	4937      	ldr	r1, [pc, #220]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cf8a:	4313      	orrs	r3, r2
 800cf8c:	600b      	str	r3, [r1, #0]
 800cf8e:	e015      	b.n	800cfbc <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cf90:	4b36      	ldr	r3, [pc, #216]	; (800d06c <HAL_RCC_OscConfig+0x2b0>)
 800cf92:	2200      	movs	r2, #0
 800cf94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf96:	f7fe fa87 	bl	800b4a8 <HAL_GetTick>
 800cf9a:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cf9c:	e008      	b.n	800cfb0 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cf9e:	f7fe fa83 	bl	800b4a8 <HAL_GetTick>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfa6:	1ad3      	subs	r3, r2, r3
 800cfa8:	2b02      	cmp	r3, #2
 800cfaa:	d901      	bls.n	800cfb0 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 800cfac:	2303      	movs	r3, #3
 800cfae:	e155      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cfb0:	4b2d      	ldr	r3, [pc, #180]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f003 0302 	and.w	r3, r3, #2
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d1f0      	bne.n	800cf9e <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f003 0308 	and.w	r3, r3, #8
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d030      	beq.n	800d02a <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	695b      	ldr	r3, [r3, #20]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d016      	beq.n	800cffe <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cfd0:	4b27      	ldr	r3, [pc, #156]	; (800d070 <HAL_RCC_OscConfig+0x2b4>)
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cfd6:	f7fe fa67 	bl	800b4a8 <HAL_GetTick>
 800cfda:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cfdc:	e008      	b.n	800cff0 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cfde:	f7fe fa63 	bl	800b4a8 <HAL_GetTick>
 800cfe2:	4602      	mov	r2, r0
 800cfe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfe6:	1ad3      	subs	r3, r2, r3
 800cfe8:	2b02      	cmp	r3, #2
 800cfea:	d901      	bls.n	800cff0 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 800cfec:	2303      	movs	r3, #3
 800cfee:	e135      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cff0:	4b1d      	ldr	r3, [pc, #116]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800cff2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cff4:	f003 0302 	and.w	r3, r3, #2
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d0f0      	beq.n	800cfde <HAL_RCC_OscConfig+0x222>
 800cffc:	e015      	b.n	800d02a <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cffe:	4b1c      	ldr	r3, [pc, #112]	; (800d070 <HAL_RCC_OscConfig+0x2b4>)
 800d000:	2200      	movs	r2, #0
 800d002:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d004:	f7fe fa50 	bl	800b4a8 <HAL_GetTick>
 800d008:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d00a:	e008      	b.n	800d01e <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d00c:	f7fe fa4c 	bl	800b4a8 <HAL_GetTick>
 800d010:	4602      	mov	r2, r0
 800d012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d014:	1ad3      	subs	r3, r2, r3
 800d016:	2b02      	cmp	r3, #2
 800d018:	d901      	bls.n	800d01e <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 800d01a:	2303      	movs	r3, #3
 800d01c:	e11e      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d01e:	4b12      	ldr	r3, [pc, #72]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800d020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d022:	f003 0302 	and.w	r3, r3, #2
 800d026:	2b00      	cmp	r3, #0
 800d028:	d1f0      	bne.n	800d00c <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f003 0304 	and.w	r3, r3, #4
 800d032:	2b00      	cmp	r3, #0
 800d034:	f000 8086 	beq.w	800d144 <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800d038:	2300      	movs	r3, #0
 800d03a:	60bb      	str	r3, [r7, #8]
 800d03c:	4b0a      	ldr	r3, [pc, #40]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800d03e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d040:	4a09      	ldr	r2, [pc, #36]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800d042:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d046:	6413      	str	r3, [r2, #64]	; 0x40
 800d048:	4b07      	ldr	r3, [pc, #28]	; (800d068 <HAL_RCC_OscConfig+0x2ac>)
 800d04a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d04c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d050:	60bb      	str	r3, [r7, #8]
 800d052:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800d054:	4b07      	ldr	r3, [pc, #28]	; (800d074 <HAL_RCC_OscConfig+0x2b8>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a06      	ldr	r2, [pc, #24]	; (800d074 <HAL_RCC_OscConfig+0x2b8>)
 800d05a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d05e:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 800d060:	f7fe fa22 	bl	800b4a8 <HAL_GetTick>
 800d064:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800d066:	e010      	b.n	800d08a <HAL_RCC_OscConfig+0x2ce>
 800d068:	40023800 	.word	0x40023800
 800d06c:	42470000 	.word	0x42470000
 800d070:	42470e80 	.word	0x42470e80
 800d074:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800d078:	f7fe fa16 	bl	800b4a8 <HAL_GetTick>
 800d07c:	4602      	mov	r2, r0
 800d07e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d080:	1ad3      	subs	r3, r2, r3
 800d082:	2b02      	cmp	r3, #2
 800d084:	d901      	bls.n	800d08a <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 800d086:	2303      	movs	r3, #3
 800d088:	e0e8      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800d08a:	4b76      	ldr	r3, [pc, #472]	; (800d264 <HAL_RCC_OscConfig+0x4a8>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d092:	2b00      	cmp	r3, #0
 800d094:	d0f0      	beq.n	800d078 <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	689b      	ldr	r3, [r3, #8]
 800d09a:	2b01      	cmp	r3, #1
 800d09c:	d106      	bne.n	800d0ac <HAL_RCC_OscConfig+0x2f0>
 800d09e:	4b72      	ldr	r3, [pc, #456]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0a2:	4a71      	ldr	r2, [pc, #452]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0a4:	f043 0301 	orr.w	r3, r3, #1
 800d0a8:	6713      	str	r3, [r2, #112]	; 0x70
 800d0aa:	e01c      	b.n	800d0e6 <HAL_RCC_OscConfig+0x32a>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	689b      	ldr	r3, [r3, #8]
 800d0b0:	2b05      	cmp	r3, #5
 800d0b2:	d10c      	bne.n	800d0ce <HAL_RCC_OscConfig+0x312>
 800d0b4:	4b6c      	ldr	r3, [pc, #432]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0b8:	4a6b      	ldr	r2, [pc, #428]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0ba:	f043 0304 	orr.w	r3, r3, #4
 800d0be:	6713      	str	r3, [r2, #112]	; 0x70
 800d0c0:	4b69      	ldr	r3, [pc, #420]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0c4:	4a68      	ldr	r2, [pc, #416]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0c6:	f043 0301 	orr.w	r3, r3, #1
 800d0ca:	6713      	str	r3, [r2, #112]	; 0x70
 800d0cc:	e00b      	b.n	800d0e6 <HAL_RCC_OscConfig+0x32a>
 800d0ce:	4b66      	ldr	r3, [pc, #408]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0d2:	4a65      	ldr	r2, [pc, #404]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0d4:	f023 0301 	bic.w	r3, r3, #1
 800d0d8:	6713      	str	r3, [r2, #112]	; 0x70
 800d0da:	4b63      	ldr	r3, [pc, #396]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d0de:	4a62      	ldr	r2, [pc, #392]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d0e0:	f023 0304 	bic.w	r3, r3, #4
 800d0e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	689b      	ldr	r3, [r3, #8]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d015      	beq.n	800d11a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d0ee:	f7fe f9db 	bl	800b4a8 <HAL_GetTick>
 800d0f2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d0f4:	e00a      	b.n	800d10c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d0f6:	f7fe f9d7 	bl	800b4a8 <HAL_GetTick>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	f241 3288 	movw	r2, #5000	; 0x1388
 800d104:	4293      	cmp	r3, r2
 800d106:	d901      	bls.n	800d10c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d108:	2303      	movs	r3, #3
 800d10a:	e0a7      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d10c:	4b56      	ldr	r3, [pc, #344]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d10e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d110:	f003 0302 	and.w	r3, r3, #2
 800d114:	2b00      	cmp	r3, #0
 800d116:	d0ee      	beq.n	800d0f6 <HAL_RCC_OscConfig+0x33a>
 800d118:	e014      	b.n	800d144 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d11a:	f7fe f9c5 	bl	800b4a8 <HAL_GetTick>
 800d11e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d120:	e00a      	b.n	800d138 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d122:	f7fe f9c1 	bl	800b4a8 <HAL_GetTick>
 800d126:	4602      	mov	r2, r0
 800d128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d12a:	1ad3      	subs	r3, r2, r3
 800d12c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d130:	4293      	cmp	r3, r2
 800d132:	d901      	bls.n	800d138 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d134:	2303      	movs	r3, #3
 800d136:	e091      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d138:	4b4b      	ldr	r3, [pc, #300]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d13a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d13c:	f003 0302 	and.w	r3, r3, #2
 800d140:	2b00      	cmp	r3, #0
 800d142:	d1ee      	bne.n	800d122 <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	699b      	ldr	r3, [r3, #24]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	f000 8086 	beq.w	800d25a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d14e:	4b46      	ldr	r3, [pc, #280]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	f003 030c 	and.w	r3, r3, #12
 800d156:	2b08      	cmp	r3, #8
 800d158:	d07d      	beq.n	800d256 <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	699b      	ldr	r3, [r3, #24]
 800d15e:	2b02      	cmp	r3, #2
 800d160:	d162      	bne.n	800d228 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d162:	4b42      	ldr	r3, [pc, #264]	; (800d26c <HAL_RCC_OscConfig+0x4b0>)
 800d164:	2200      	movs	r2, #0
 800d166:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d168:	f7fe f99e 	bl	800b4a8 <HAL_GetTick>
 800d16c:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d16e:	e008      	b.n	800d182 <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d170:	f7fe f99a 	bl	800b4a8 <HAL_GetTick>
 800d174:	4602      	mov	r2, r0
 800d176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d178:	1ad3      	subs	r3, r2, r3
 800d17a:	2b02      	cmp	r3, #2
 800d17c:	d901      	bls.n	800d182 <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 800d17e:	2303      	movs	r3, #3
 800d180:	e06c      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d182:	4b39      	ldr	r3, [pc, #228]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d1f0      	bne.n	800d170 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	69da      	ldr	r2, [r3, #28]
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6a1b      	ldr	r3, [r3, #32]
 800d196:	431a      	orrs	r2, r3
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d19c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d1a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	fa93 f3a3 	rbit	r3, r3
 800d1a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	fab3 f383 	clz	r3, r3
 800d1b0:	fa01 f303 	lsl.w	r3, r1, r3
 800d1b4:	431a      	orrs	r2, r3
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1ba:	085b      	lsrs	r3, r3, #1
 800d1bc:	1e59      	subs	r1, r3, #1
 800d1be:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800d1c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1c4:	69bb      	ldr	r3, [r7, #24]
 800d1c6:	fa93 f3a3 	rbit	r3, r3
 800d1ca:	617b      	str	r3, [r7, #20]
  return(result);
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	fab3 f383 	clz	r3, r3
 800d1d2:	fa01 f303 	lsl.w	r3, r1, r3
 800d1d6:	431a      	orrs	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d1dc:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800d1e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1e2:	6a3b      	ldr	r3, [r7, #32]
 800d1e4:	fa93 f3a3 	rbit	r3, r3
 800d1e8:	61fb      	str	r3, [r7, #28]
  return(result);
 800d1ea:	69fb      	ldr	r3, [r7, #28]
 800d1ec:	fab3 f383 	clz	r3, r3
 800d1f0:	fa01 f303 	lsl.w	r3, r1, r3
 800d1f4:	491c      	ldr	r1, [pc, #112]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d1f6:	4313      	orrs	r3, r2
 800d1f8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d1fa:	4b1c      	ldr	r3, [pc, #112]	; (800d26c <HAL_RCC_OscConfig+0x4b0>)
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d200:	f7fe f952 	bl	800b4a8 <HAL_GetTick>
 800d204:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d206:	e008      	b.n	800d21a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d208:	f7fe f94e 	bl	800b4a8 <HAL_GetTick>
 800d20c:	4602      	mov	r2, r0
 800d20e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d210:	1ad3      	subs	r3, r2, r3
 800d212:	2b02      	cmp	r3, #2
 800d214:	d901      	bls.n	800d21a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800d216:	2303      	movs	r3, #3
 800d218:	e020      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d21a:	4b13      	ldr	r3, [pc, #76]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d222:	2b00      	cmp	r3, #0
 800d224:	d0f0      	beq.n	800d208 <HAL_RCC_OscConfig+0x44c>
 800d226:	e018      	b.n	800d25a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d228:	4b10      	ldr	r3, [pc, #64]	; (800d26c <HAL_RCC_OscConfig+0x4b0>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d22e:	f7fe f93b 	bl	800b4a8 <HAL_GetTick>
 800d232:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d234:	e008      	b.n	800d248 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d236:	f7fe f937 	bl	800b4a8 <HAL_GetTick>
 800d23a:	4602      	mov	r2, r0
 800d23c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d23e:	1ad3      	subs	r3, r2, r3
 800d240:	2b02      	cmp	r3, #2
 800d242:	d901      	bls.n	800d248 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800d244:	2303      	movs	r3, #3
 800d246:	e009      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d248:	4b07      	ldr	r3, [pc, #28]	; (800d268 <HAL_RCC_OscConfig+0x4ac>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d250:	2b00      	cmp	r3, #0
 800d252:	d1f0      	bne.n	800d236 <HAL_RCC_OscConfig+0x47a>
 800d254:	e001      	b.n	800d25a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800d256:	2301      	movs	r3, #1
 800d258:	e000      	b.n	800d25c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800d25a:	2300      	movs	r3, #0
}
 800d25c:	4618      	mov	r0, r3
 800d25e:	3738      	adds	r7, #56	; 0x38
 800d260:	46bd      	mov	sp, r7
 800d262:	bd80      	pop	{r7, pc}
 800d264:	40007000 	.word	0x40007000
 800d268:	40023800 	.word	0x40023800
 800d26c:	42470060 	.word	0x42470060

0800d270 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b086      	sub	sp, #24
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800d27a:	2300      	movs	r3, #0
 800d27c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800d27e:	4b81      	ldr	r3, [pc, #516]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f003 030f 	and.w	r3, r3, #15
 800d286:	683a      	ldr	r2, [r7, #0]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d90c      	bls.n	800d2a6 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d28c:	4b7d      	ldr	r3, [pc, #500]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d28e:	683a      	ldr	r2, [r7, #0]
 800d290:	b2d2      	uxtb	r2, r2
 800d292:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800d294:	4b7b      	ldr	r3, [pc, #492]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f003 030f 	and.w	r3, r3, #15
 800d29c:	683a      	ldr	r2, [r7, #0]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d001      	beq.n	800d2a6 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e0ea      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f003 0302 	and.w	r3, r3, #2
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d008      	beq.n	800d2c4 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d2b2:	4b75      	ldr	r3, [pc, #468]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d2b4:	689b      	ldr	r3, [r3, #8]
 800d2b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	689b      	ldr	r3, [r3, #8]
 800d2be:	4972      	ldr	r1, [pc, #456]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f003 0301 	and.w	r3, r3, #1
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	f000 8086 	beq.w	800d3de <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	685b      	ldr	r3, [r3, #4]
 800d2d6:	2b01      	cmp	r3, #1
 800d2d8:	d107      	bne.n	800d2ea <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d2da:	4b6b      	ldr	r3, [pc, #428]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d119      	bne.n	800d31a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	e0c8      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	685b      	ldr	r3, [r3, #4]
 800d2ee:	2b02      	cmp	r3, #2
 800d2f0:	d003      	beq.n	800d2fa <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800d2f6:	2b03      	cmp	r3, #3
 800d2f8:	d107      	bne.n	800d30a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d2fa:	4b63      	ldr	r3, [pc, #396]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d302:	2b00      	cmp	r3, #0
 800d304:	d109      	bne.n	800d31a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d306:	2301      	movs	r3, #1
 800d308:	e0b8      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d30a:	4b5f      	ldr	r3, [pc, #380]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f003 0302 	and.w	r3, r3, #2
 800d312:	2b00      	cmp	r3, #0
 800d314:	d101      	bne.n	800d31a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800d316:	2301      	movs	r3, #1
 800d318:	e0b0      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d31a:	4b5b      	ldr	r3, [pc, #364]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d31c:	689b      	ldr	r3, [r3, #8]
 800d31e:	f023 0203 	bic.w	r2, r3, #3
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	4958      	ldr	r1, [pc, #352]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d328:	4313      	orrs	r3, r2
 800d32a:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d32c:	f7fe f8bc 	bl	800b4a8 <HAL_GetTick>
 800d330:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	685b      	ldr	r3, [r3, #4]
 800d336:	2b01      	cmp	r3, #1
 800d338:	d112      	bne.n	800d360 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800d33a:	e00a      	b.n	800d352 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d33c:	f7fe f8b4 	bl	800b4a8 <HAL_GetTick>
 800d340:	4602      	mov	r2, r0
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	1ad3      	subs	r3, r2, r3
 800d346:	f241 3288 	movw	r2, #5000	; 0x1388
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d901      	bls.n	800d352 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800d34e:	2303      	movs	r3, #3
 800d350:	e094      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800d352:	4b4d      	ldr	r3, [pc, #308]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	f003 030c 	and.w	r3, r3, #12
 800d35a:	2b04      	cmp	r3, #4
 800d35c:	d1ee      	bne.n	800d33c <HAL_RCC_ClockConfig+0xcc>
 800d35e:	e03e      	b.n	800d3de <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	2b02      	cmp	r3, #2
 800d366:	d112      	bne.n	800d38e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d368:	e00a      	b.n	800d380 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d36a:	f7fe f89d 	bl	800b4a8 <HAL_GetTick>
 800d36e:	4602      	mov	r2, r0
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	1ad3      	subs	r3, r2, r3
 800d374:	f241 3288 	movw	r2, #5000	; 0x1388
 800d378:	4293      	cmp	r3, r2
 800d37a:	d901      	bls.n	800d380 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800d37c:	2303      	movs	r3, #3
 800d37e:	e07d      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d380:	4b41      	ldr	r3, [pc, #260]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d382:	689b      	ldr	r3, [r3, #8]
 800d384:	f003 030c 	and.w	r3, r3, #12
 800d388:	2b08      	cmp	r3, #8
 800d38a:	d1ee      	bne.n	800d36a <HAL_RCC_ClockConfig+0xfa>
 800d38c:	e027      	b.n	800d3de <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	685b      	ldr	r3, [r3, #4]
 800d392:	2b03      	cmp	r3, #3
 800d394:	d11d      	bne.n	800d3d2 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800d396:	e00a      	b.n	800d3ae <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d398:	f7fe f886 	bl	800b4a8 <HAL_GetTick>
 800d39c:	4602      	mov	r2, r0
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	1ad3      	subs	r3, r2, r3
 800d3a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d901      	bls.n	800d3ae <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800d3aa:	2303      	movs	r3, #3
 800d3ac:	e066      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800d3ae:	4b36      	ldr	r3, [pc, #216]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d3b0:	689b      	ldr	r3, [r3, #8]
 800d3b2:	f003 030c 	and.w	r3, r3, #12
 800d3b6:	2b0c      	cmp	r3, #12
 800d3b8:	d1ee      	bne.n	800d398 <HAL_RCC_ClockConfig+0x128>
 800d3ba:	e010      	b.n	800d3de <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d3bc:	f7fe f874 	bl	800b4a8 <HAL_GetTick>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	1ad3      	subs	r3, r2, r3
 800d3c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d901      	bls.n	800d3d2 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800d3ce:	2303      	movs	r3, #3
 800d3d0:	e054      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800d3d2:	4b2d      	ldr	r3, [pc, #180]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d3d4:	689b      	ldr	r3, [r3, #8]
 800d3d6:	f003 030c 	and.w	r3, r3, #12
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d1ee      	bne.n	800d3bc <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800d3de:	4b29      	ldr	r3, [pc, #164]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f003 030f 	and.w	r3, r3, #15
 800d3e6:	683a      	ldr	r2, [r7, #0]
 800d3e8:	429a      	cmp	r2, r3
 800d3ea:	d20c      	bcs.n	800d406 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d3ec:	4b25      	ldr	r3, [pc, #148]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d3ee:	683a      	ldr	r2, [r7, #0]
 800d3f0:	b2d2      	uxtb	r2, r2
 800d3f2:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800d3f4:	4b23      	ldr	r3, [pc, #140]	; (800d484 <HAL_RCC_ClockConfig+0x214>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f003 030f 	and.w	r3, r3, #15
 800d3fc:	683a      	ldr	r2, [r7, #0]
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d001      	beq.n	800d406 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800d402:	2301      	movs	r3, #1
 800d404:	e03a      	b.n	800d47c <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f003 0304 	and.w	r3, r3, #4
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d008      	beq.n	800d424 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d412:	4b1d      	ldr	r3, [pc, #116]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	68db      	ldr	r3, [r3, #12]
 800d41e:	491a      	ldr	r1, [pc, #104]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d420:	4313      	orrs	r3, r2
 800d422:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f003 0308 	and.w	r3, r3, #8
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d009      	beq.n	800d444 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d430:	4b15      	ldr	r3, [pc, #84]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	00db      	lsls	r3, r3, #3
 800d43e:	4912      	ldr	r1, [pc, #72]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d440:	4313      	orrs	r3, r2
 800d442:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800d444:	f000 f826 	bl	800d494 <HAL_RCC_GetSysClockFreq>
 800d448:	4601      	mov	r1, r0
 800d44a:	4b0f      	ldr	r3, [pc, #60]	; (800d488 <HAL_RCC_ClockConfig+0x218>)
 800d44c:	689b      	ldr	r3, [r3, #8]
 800d44e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d452:	23f0      	movs	r3, #240	; 0xf0
 800d454:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	fa93 f3a3 	rbit	r3, r3
 800d45c:	60fb      	str	r3, [r7, #12]
  return(result);
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	fab3 f383 	clz	r3, r3
 800d464:	fa22 f303 	lsr.w	r3, r2, r3
 800d468:	4a08      	ldr	r2, [pc, #32]	; (800d48c <HAL_RCC_ClockConfig+0x21c>)
 800d46a:	5cd3      	ldrb	r3, [r2, r3]
 800d46c:	fa21 f303 	lsr.w	r3, r1, r3
 800d470:	4a07      	ldr	r2, [pc, #28]	; (800d490 <HAL_RCC_ClockConfig+0x220>)
 800d472:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800d474:	200f      	movs	r0, #15
 800d476:	f7fd ffed 	bl	800b454 <HAL_InitTick>
  
  return HAL_OK;
 800d47a:	2300      	movs	r3, #0
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	3718      	adds	r7, #24
 800d480:	46bd      	mov	sp, r7
 800d482:	bd80      	pop	{r7, pc}
 800d484:	40023c00 	.word	0x40023c00
 800d488:	40023800 	.word	0x40023800
 800d48c:	08014a20 	.word	0x08014a20
 800d490:	2000001c 	.word	0x2000001c

0800d494 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d494:	b480      	push	{r7}
 800d496:	b08b      	sub	sp, #44	; 0x2c
 800d498:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d49a:	2300      	movs	r3, #0
 800d49c:	61fb      	str	r3, [r7, #28]
 800d49e:	2300      	movs	r3, #0
 800d4a0:	627b      	str	r3, [r7, #36]	; 0x24
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d4aa:	4b38      	ldr	r3, [pc, #224]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	f003 030c 	and.w	r3, r3, #12
 800d4b2:	2b08      	cmp	r3, #8
 800d4b4:	d00c      	beq.n	800d4d0 <HAL_RCC_GetSysClockFreq+0x3c>
 800d4b6:	2b08      	cmp	r3, #8
 800d4b8:	d85d      	bhi.n	800d576 <HAL_RCC_GetSysClockFreq+0xe2>
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d002      	beq.n	800d4c4 <HAL_RCC_GetSysClockFreq+0x30>
 800d4be:	2b04      	cmp	r3, #4
 800d4c0:	d003      	beq.n	800d4ca <HAL_RCC_GetSysClockFreq+0x36>
 800d4c2:	e058      	b.n	800d576 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d4c4:	4b32      	ldr	r3, [pc, #200]	; (800d590 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d4c6:	623b      	str	r3, [r7, #32]
       break;
 800d4c8:	e058      	b.n	800d57c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d4ca:	4b31      	ldr	r3, [pc, #196]	; (800d590 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d4cc:	623b      	str	r3, [r7, #32]
      break;
 800d4ce:	e055      	b.n	800d57c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d4d0:	4b2e      	ldr	r3, [pc, #184]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d4d8:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d4da:	4b2c      	ldr	r3, [pc, #176]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d4dc:	685b      	ldr	r3, [r3, #4]
 800d4de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d017      	beq.n	800d516 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800d4e6:	4a2a      	ldr	r2, [pc, #168]	; (800d590 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d4e8:	69fb      	ldr	r3, [r7, #28]
 800d4ea:	fbb2 f2f3 	udiv	r2, r2, r3
 800d4ee:	4b27      	ldr	r3, [pc, #156]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d4f0:	6859      	ldr	r1, [r3, #4]
 800d4f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d4f6:	400b      	ands	r3, r1
 800d4f8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800d4fc:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d4fe:	6979      	ldr	r1, [r7, #20]
 800d500:	fa91 f1a1 	rbit	r1, r1
 800d504:	6139      	str	r1, [r7, #16]
  return(result);
 800d506:	6939      	ldr	r1, [r7, #16]
 800d508:	fab1 f181 	clz	r1, r1
 800d50c:	40cb      	lsrs	r3, r1
 800d50e:	fb03 f302 	mul.w	r3, r3, r2
 800d512:	627b      	str	r3, [r7, #36]	; 0x24
 800d514:	e016      	b.n	800d544 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800d516:	4a1e      	ldr	r2, [pc, #120]	; (800d590 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d518:	69fb      	ldr	r3, [r7, #28]
 800d51a:	fbb2 f2f3 	udiv	r2, r2, r3
 800d51e:	4b1b      	ldr	r3, [pc, #108]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d520:	6859      	ldr	r1, [r3, #4]
 800d522:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d526:	400b      	ands	r3, r1
 800d528:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800d52c:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d52e:	68f9      	ldr	r1, [r7, #12]
 800d530:	fa91 f1a1 	rbit	r1, r1
 800d534:	60b9      	str	r1, [r7, #8]
  return(result);
 800d536:	68b9      	ldr	r1, [r7, #8]
 800d538:	fab1 f181 	clz	r1, r1
 800d53c:	40cb      	lsrs	r3, r1
 800d53e:	fb03 f302 	mul.w	r3, r3, r2
 800d542:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800d544:	4b11      	ldr	r3, [pc, #68]	; (800d58c <HAL_RCC_GetSysClockFreq+0xf8>)
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d54c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800d550:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	fa93 f3a3 	rbit	r3, r3
 800d558:	603b      	str	r3, [r7, #0]
  return(result);
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	fab3 f383 	clz	r3, r3
 800d560:	fa22 f303 	lsr.w	r3, r2, r3
 800d564:	3301      	adds	r3, #1
 800d566:	005b      	lsls	r3, r3, #1
 800d568:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800d56a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d56c:	69bb      	ldr	r3, [r7, #24]
 800d56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d572:	623b      	str	r3, [r7, #32]
      break;
 800d574:	e002      	b.n	800d57c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d576:	4b06      	ldr	r3, [pc, #24]	; (800d590 <HAL_RCC_GetSysClockFreq+0xfc>)
 800d578:	623b      	str	r3, [r7, #32]
      break;
 800d57a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d57c:	6a3b      	ldr	r3, [r7, #32]
}
 800d57e:	4618      	mov	r0, r3
 800d580:	372c      	adds	r7, #44	; 0x2c
 800d582:	46bd      	mov	sp, r7
 800d584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d588:	4770      	bx	lr
 800d58a:	bf00      	nop
 800d58c:	40023800 	.word	0x40023800
 800d590:	00f42400 	.word	0x00f42400

0800d594 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d594:	b480      	push	{r7}
 800d596:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d598:	4b03      	ldr	r3, [pc, #12]	; (800d5a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800d59a:	681b      	ldr	r3, [r3, #0]
}
 800d59c:	4618      	mov	r0, r3
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a4:	4770      	bx	lr
 800d5a6:	bf00      	nop
 800d5a8:	2000001c 	.word	0x2000001c

0800d5ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800d5b2:	f7ff ffef 	bl	800d594 <HAL_RCC_GetHCLKFreq>
 800d5b6:	4601      	mov	r1, r0
 800d5b8:	4b0b      	ldr	r3, [pc, #44]	; (800d5e8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800d5ba:	689b      	ldr	r3, [r3, #8]
 800d5bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800d5c0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d5c4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	fa93 f3a3 	rbit	r3, r3
 800d5cc:	603b      	str	r3, [r7, #0]
  return(result);
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	fab3 f383 	clz	r3, r3
 800d5d4:	fa22 f303 	lsr.w	r3, r2, r3
 800d5d8:	4a04      	ldr	r2, [pc, #16]	; (800d5ec <HAL_RCC_GetPCLK1Freq+0x40>)
 800d5da:	5cd3      	ldrb	r3, [r2, r3]
 800d5dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	3708      	adds	r7, #8
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	40023800 	.word	0x40023800
 800d5ec:	08014a20 	.word	0x08014a20

0800d5f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800d5f6:	f7ff ffcd 	bl	800d594 <HAL_RCC_GetHCLKFreq>
 800d5fa:	4601      	mov	r1, r0
 800d5fc:	4b0b      	ldr	r3, [pc, #44]	; (800d62c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800d5fe:	689b      	ldr	r3, [r3, #8]
 800d600:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 800d604:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800d608:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	fa93 f3a3 	rbit	r3, r3
 800d610:	603b      	str	r3, [r7, #0]
  return(result);
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	fab3 f383 	clz	r3, r3
 800d618:	fa22 f303 	lsr.w	r3, r2, r3
 800d61c:	4a04      	ldr	r2, [pc, #16]	; (800d630 <HAL_RCC_GetPCLK2Freq+0x40>)
 800d61e:	5cd3      	ldrb	r3, [r2, r3]
 800d620:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800d624:	4618      	mov	r0, r3
 800d626:	3708      	adds	r7, #8
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}
 800d62c:	40023800 	.word	0x40023800
 800d630:	08014a20 	.word	0x08014a20

0800d634 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b082      	sub	sp, #8
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d101      	bne.n	800d646 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d642:	2301      	movs	r3, #1
 800d644:	e056      	b.n	800d6f4 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2200      	movs	r2, #0
 800d64a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d652:	b2db      	uxtb	r3, r3
 800d654:	2b00      	cmp	r3, #0
 800d656:	d106      	bne.n	800d666 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2200      	movs	r2, #0
 800d65c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7f5 f959 	bl	8002918 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2202      	movs	r2, #2
 800d66a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d67c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	685a      	ldr	r2, [r3, #4]
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	689b      	ldr	r3, [r3, #8]
 800d686:	431a      	orrs	r2, r3
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	68db      	ldr	r3, [r3, #12]
 800d68c:	431a      	orrs	r2, r3
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	691b      	ldr	r3, [r3, #16]
 800d692:	431a      	orrs	r2, r3
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	695b      	ldr	r3, [r3, #20]
 800d698:	431a      	orrs	r2, r3
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	699b      	ldr	r3, [r3, #24]
 800d69e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d6a2:	431a      	orrs	r2, r3
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	69db      	ldr	r3, [r3, #28]
 800d6a8:	431a      	orrs	r2, r3
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6a1b      	ldr	r3, [r3, #32]
 800d6ae:	ea42 0103 	orr.w	r1, r2, r3
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	430a      	orrs	r2, r1
 800d6bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	699b      	ldr	r3, [r3, #24]
 800d6c2:	0c1b      	lsrs	r3, r3, #16
 800d6c4:	f003 0104 	and.w	r1, r3, #4
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	430a      	orrs	r2, r1
 800d6d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	69da      	ldr	r2, [r3, #28]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d6e2:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d6f2:	2300      	movs	r3, #0
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3708      	adds	r7, #8
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b08c      	sub	sp, #48	; 0x30
 800d700:	af02      	add	r7, sp, #8
 800d702:	60f8      	str	r0, [r7, #12]
 800d704:	60b9      	str	r1, [r7, #8]
 800d706:	607a      	str	r2, [r7, #4]
 800d708:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800d70a:	2300      	movs	r3, #0
 800d70c:	61fb      	str	r3, [r7, #28]
 800d70e:	2300      	movs	r3, #0
 800d710:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800d712:	2300      	movs	r3, #0
 800d714:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800d716:	2301      	movs	r3, #1
 800d718:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d71a:	2300      	movs	r3, #0
 800d71c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d726:	2b01      	cmp	r3, #1
 800d728:	d101      	bne.n	800d72e <HAL_SPI_TransmitReceive+0x32>
 800d72a:	2302      	movs	r3, #2
 800d72c:	e182      	b.n	800da34 <HAL_SPI_TransmitReceive+0x338>
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	2201      	movs	r2, #1
 800d732:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d736:	f7fd feb7 	bl	800b4a8 <HAL_GetTick>
 800d73a:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d742:	b2db      	uxtb	r3, r3
 800d744:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	685b      	ldr	r3, [r3, #4]
 800d74a:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800d74c:	69fb      	ldr	r3, [r7, #28]
 800d74e:	2b01      	cmp	r3, #1
 800d750:	d00e      	beq.n	800d770 <HAL_SPI_TransmitReceive+0x74>
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d758:	d106      	bne.n	800d768 <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	689b      	ldr	r3, [r3, #8]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d102      	bne.n	800d768 <HAL_SPI_TransmitReceive+0x6c>
 800d762:	69fb      	ldr	r3, [r7, #28]
 800d764:	2b04      	cmp	r3, #4
 800d766:	d003      	beq.n	800d770 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 800d768:	2302      	movs	r3, #2
 800d76a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d76e:	e157      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d770:	68bb      	ldr	r3, [r7, #8]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d005      	beq.n	800d782 <HAL_SPI_TransmitReceive+0x86>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d002      	beq.n	800d782 <HAL_SPI_TransmitReceive+0x86>
 800d77c:	887b      	ldrh	r3, [r7, #2]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d103      	bne.n	800d78a <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800d782:	2301      	movs	r3, #1
 800d784:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d788:	e14a      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d790:	b2db      	uxtb	r3, r3
 800d792:	2b01      	cmp	r3, #1
 800d794:	d103      	bne.n	800d79e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	2205      	movs	r2, #5
 800d79a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	687a      	ldr	r2, [r7, #4]
 800d7a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	887a      	ldrh	r2, [r7, #2]
 800d7ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	887a      	ldrh	r2, [r7, #2]
 800d7b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	68ba      	ldr	r2, [r7, #8]
 800d7ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	887a      	ldrh	r2, [r7, #2]
 800d7c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	887a      	ldrh	r2, [r7, #2]
 800d7c6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7de:	2b40      	cmp	r3, #64	; 0x40
 800d7e0:	d007      	beq.n	800d7f2 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	681a      	ldr	r2, [r3, #0]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d7f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	68db      	ldr	r3, [r3, #12]
 800d7f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d7fa:	d171      	bne.n	800d8e0 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	685b      	ldr	r3, [r3, #4]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d004      	beq.n	800d80e <HAL_SPI_TransmitReceive+0x112>
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d808:	b29b      	uxth	r3, r3
 800d80a:	2b01      	cmp	r3, #1
 800d80c:	d15d      	bne.n	800d8ca <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800d80e:	68bb      	ldr	r3, [r7, #8]
 800d810:	881a      	ldrh	r2, [r3, #0]
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	3302      	adds	r3, #2
 800d81c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d822:	b29b      	uxth	r3, r3
 800d824:	3b01      	subs	r3, #1
 800d826:	b29a      	uxth	r2, r3
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d82c:	e04d      	b.n	800d8ca <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800d82e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d830:	2b00      	cmp	r3, #0
 800d832:	d01c      	beq.n	800d86e <HAL_SPI_TransmitReceive+0x172>
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d838:	b29b      	uxth	r3, r3
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d017      	beq.n	800d86e <HAL_SPI_TransmitReceive+0x172>
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	689b      	ldr	r3, [r3, #8]
 800d844:	f003 0302 	and.w	r3, r3, #2
 800d848:	2b02      	cmp	r3, #2
 800d84a:	d110      	bne.n	800d86e <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800d84c:	68bb      	ldr	r3, [r7, #8]
 800d84e:	881a      	ldrh	r2, [r3, #0]
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	3302      	adds	r3, #2
 800d85a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d860:	b29b      	uxth	r3, r3
 800d862:	3b01      	subs	r3, #1
 800d864:	b29a      	uxth	r2, r3
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800d86a:	2300      	movs	r3, #0
 800d86c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d872:	b29b      	uxth	r3, r3
 800d874:	2b00      	cmp	r3, #0
 800d876:	d018      	beq.n	800d8aa <HAL_SPI_TransmitReceive+0x1ae>
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	689b      	ldr	r3, [r3, #8]
 800d87e:	f003 0301 	and.w	r3, r3, #1
 800d882:	2b01      	cmp	r3, #1
 800d884:	d111      	bne.n	800d8aa <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	68db      	ldr	r3, [r3, #12]
 800d88c:	b29a      	uxth	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	3302      	adds	r3, #2
 800d896:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d89c:	b29b      	uxth	r3, r3
 800d89e:	3b01      	subs	r3, #1
 800d8a0:	b29a      	uxth	r2, r3
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800d8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d8b0:	d00b      	beq.n	800d8ca <HAL_SPI_TransmitReceive+0x1ce>
 800d8b2:	f7fd fdf9 	bl	800b4a8 <HAL_GetTick>
 800d8b6:	4602      	mov	r2, r0
 800d8b8:	697b      	ldr	r3, [r7, #20]
 800d8ba:	1ad3      	subs	r3, r2, r3
 800d8bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d803      	bhi.n	800d8ca <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 800d8c2:	2303      	movs	r3, #3
 800d8c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d8c8:	e0aa      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d8ce:	b29b      	uxth	r3, r3
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d1ac      	bne.n	800d82e <HAL_SPI_TransmitReceive+0x132>
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d1a7      	bne.n	800d82e <HAL_SPI_TransmitReceive+0x132>
 800d8de:	e070      	b.n	800d9c2 <HAL_SPI_TransmitReceive+0x2c6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d004      	beq.n	800d8f2 <HAL_SPI_TransmitReceive+0x1f6>
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	2b01      	cmp	r3, #1
 800d8f0:	d15d      	bne.n	800d9ae <HAL_SPI_TransmitReceive+0x2b2>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	330c      	adds	r3, #12
 800d8f8:	68ba      	ldr	r2, [r7, #8]
 800d8fa:	7812      	ldrb	r2, [r2, #0]
 800d8fc:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800d8fe:	68bb      	ldr	r3, [r7, #8]
 800d900:	3301      	adds	r3, #1
 800d902:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d908:	b29b      	uxth	r3, r3
 800d90a:	3b01      	subs	r3, #1
 800d90c:	b29a      	uxth	r2, r3
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d912:	e04c      	b.n	800d9ae <HAL_SPI_TransmitReceive+0x2b2>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800d914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d916:	2b00      	cmp	r3, #0
 800d918:	d01c      	beq.n	800d954 <HAL_SPI_TransmitReceive+0x258>
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d91e:	b29b      	uxth	r3, r3
 800d920:	2b00      	cmp	r3, #0
 800d922:	d017      	beq.n	800d954 <HAL_SPI_TransmitReceive+0x258>
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	689b      	ldr	r3, [r3, #8]
 800d92a:	f003 0302 	and.w	r3, r3, #2
 800d92e:	2b02      	cmp	r3, #2
 800d930:	d110      	bne.n	800d954 <HAL_SPI_TransmitReceive+0x258>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	1c5a      	adds	r2, r3, #1
 800d936:	60ba      	str	r2, [r7, #8]
 800d938:	68fa      	ldr	r2, [r7, #12]
 800d93a:	6812      	ldr	r2, [r2, #0]
 800d93c:	320c      	adds	r2, #12
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d946:	b29b      	uxth	r3, r3
 800d948:	3b01      	subs	r3, #1
 800d94a:	b29a      	uxth	r2, r3
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800d950:	2300      	movs	r3, #0
 800d952:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d958:	b29b      	uxth	r3, r3
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d017      	beq.n	800d98e <HAL_SPI_TransmitReceive+0x292>
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	689b      	ldr	r3, [r3, #8]
 800d964:	f003 0301 	and.w	r3, r3, #1
 800d968:	2b01      	cmp	r3, #1
 800d96a:	d110      	bne.n	800d98e <HAL_SPI_TransmitReceive+0x292>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	68d9      	ldr	r1, [r3, #12]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	1c5a      	adds	r2, r3, #1
 800d976:	607a      	str	r2, [r7, #4]
 800d978:	b2ca      	uxtb	r2, r1
 800d97a:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d980:	b29b      	uxth	r3, r3
 800d982:	3b01      	subs	r3, #1
 800d984:	b29a      	uxth	r2, r3
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 800d98a:	2301      	movs	r3, #1
 800d98c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800d98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d990:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d994:	d00b      	beq.n	800d9ae <HAL_SPI_TransmitReceive+0x2b2>
 800d996:	f7fd fd87 	bl	800b4a8 <HAL_GetTick>
 800d99a:	4602      	mov	r2, r0
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	1ad3      	subs	r3, r2, r3
 800d9a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d803      	bhi.n	800d9ae <HAL_SPI_TransmitReceive+0x2b2>
      {
        errorcode = HAL_TIMEOUT;
 800d9a6:	2303      	movs	r3, #3
 800d9a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d9ac:	e038      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d9b2:	b29b      	uxth	r3, r3
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d1ad      	bne.n	800d914 <HAL_SPI_TransmitReceive+0x218>
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d1a8      	bne.n	800d914 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	9300      	str	r3, [sp, #0]
 800d9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9c8:	2201      	movs	r2, #1
 800d9ca:	2102      	movs	r1, #2
 800d9cc:	68f8      	ldr	r0, [r7, #12]
 800d9ce:	f000 f939 	bl	800dc44 <SPI_WaitFlagStateUntilTimeout>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d003      	beq.n	800d9e0 <HAL_SPI_TransmitReceive+0x2e4>
  {
    errorcode = HAL_TIMEOUT;
 800d9d8:	2303      	movs	r3, #3
 800d9da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d9de:	e01f      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800d9e0:	697a      	ldr	r2, [r7, #20]
 800d9e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d9e4:	68f8      	ldr	r0, [r7, #12]
 800d9e6:	f000 f996 	bl	800dd16 <SPI_CheckFlag_BSY>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d006      	beq.n	800d9fe <HAL_SPI_TransmitReceive+0x302>
  {
    errorcode = HAL_ERROR;
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	2220      	movs	r2, #32
 800d9fa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800d9fc:	e010      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d10b      	bne.n	800da1e <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800da06:	2300      	movs	r3, #0
 800da08:	613b      	str	r3, [r7, #16]
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	68db      	ldr	r3, [r3, #12]
 800da10:	613b      	str	r3, [r7, #16]
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	613b      	str	r3, [r7, #16]
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	e000      	b.n	800da20 <HAL_SPI_TransmitReceive+0x324>
  }
  
error :
 800da1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	2201      	movs	r2, #1
 800da24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2200      	movs	r2, #0
 800da2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800da30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800da34:	4618      	mov	r0, r3
 800da36:	3728      	adds	r7, #40	; 0x28
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}

0800da3c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b088      	sub	sp, #32
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	685b      	ldr	r3, [r3, #4]
 800da4a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800da54:	69bb      	ldr	r3, [r7, #24]
 800da56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d10e      	bne.n	800da7c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800da5e:	69bb      	ldr	r3, [r7, #24]
 800da60:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800da64:	2b00      	cmp	r3, #0
 800da66:	d009      	beq.n	800da7c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800da68:	69fb      	ldr	r3, [r7, #28]
 800da6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d004      	beq.n	800da7c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da76:	6878      	ldr	r0, [r7, #4]
 800da78:	4798      	blx	r3
    return;
 800da7a:	e0b1      	b.n	800dbe0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800da7c:	69bb      	ldr	r3, [r7, #24]
 800da7e:	f003 0302 	and.w	r3, r3, #2
 800da82:	2b00      	cmp	r3, #0
 800da84:	d009      	beq.n	800da9a <HAL_SPI_IRQHandler+0x5e>
 800da86:	69fb      	ldr	r3, [r7, #28]
 800da88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d004      	beq.n	800da9a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	4798      	blx	r3
    return;
 800da98:	e0a2      	b.n	800dbe0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800da9a:	69bb      	ldr	r3, [r7, #24]
 800da9c:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	f000 809d 	beq.w	800dbe0 <HAL_SPI_IRQHandler+0x1a4>
 800daa6:	69fb      	ldr	r3, [r7, #28]
 800daa8:	f003 0320 	and.w	r3, r3, #32
 800daac:	2b00      	cmp	r3, #0
 800daae:	f000 8097 	beq.w	800dbe0 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800dab2:	69bb      	ldr	r3, [r7, #24]
 800dab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d023      	beq.n	800db04 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	2b03      	cmp	r3, #3
 800dac6:	d011      	beq.n	800daec <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dacc:	f043 0204 	orr.w	r2, r3, #4
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dad4:	2300      	movs	r3, #0
 800dad6:	617b      	str	r3, [r7, #20]
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	68db      	ldr	r3, [r3, #12]
 800dade:	617b      	str	r3, [r7, #20]
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	689b      	ldr	r3, [r3, #8]
 800dae6:	617b      	str	r3, [r7, #20]
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	e00b      	b.n	800db04 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800daec:	2300      	movs	r3, #0
 800daee:	613b      	str	r3, [r7, #16]
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	68db      	ldr	r3, [r3, #12]
 800daf6:	613b      	str	r3, [r7, #16]
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	689b      	ldr	r3, [r3, #8]
 800dafe:	613b      	str	r3, [r7, #16]
 800db00:	693b      	ldr	r3, [r7, #16]
        return;
 800db02:	e06d      	b.n	800dbe0 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800db04:	69bb      	ldr	r3, [r7, #24]
 800db06:	f003 0320 	and.w	r3, r3, #32
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d014      	beq.n	800db38 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db12:	f043 0201 	orr.w	r2, r3, #1
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800db1a:	2300      	movs	r3, #0
 800db1c:	60fb      	str	r3, [r7, #12]
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	689b      	ldr	r3, [r3, #8]
 800db24:	60fb      	str	r3, [r7, #12]
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db34:	601a      	str	r2, [r3, #0]
 800db36:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800db38:	69bb      	ldr	r3, [r7, #24]
 800db3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00c      	beq.n	800db5c <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db46:	f043 0208 	orr.w	r2, r3, #8
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800db4e:	2300      	movs	r3, #0
 800db50:	60bb      	str	r3, [r7, #8]
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	689b      	ldr	r3, [r3, #8]
 800db58:	60bb      	str	r3, [r7, #8]
 800db5a:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db60:	2b00      	cmp	r3, #0
 800db62:	d03c      	beq.n	800dbde <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	685a      	ldr	r2, [r3, #4]
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800db72:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2201      	movs	r2, #1
 800db78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800db7c:	69fb      	ldr	r3, [r7, #28]
 800db7e:	f003 0302 	and.w	r3, r3, #2
 800db82:	2b00      	cmp	r3, #0
 800db84:	d104      	bne.n	800db90 <HAL_SPI_IRQHandler+0x154>
 800db86:	69fb      	ldr	r3, [r7, #28]
 800db88:	f003 0301 	and.w	r3, r3, #1
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d022      	beq.n	800dbd6 <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	685a      	ldr	r2, [r3, #4]
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f022 0203 	bic.w	r2, r2, #3
 800db9e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d008      	beq.n	800dbba <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dbac:	4a0e      	ldr	r2, [pc, #56]	; (800dbe8 <HAL_SPI_IRQHandler+0x1ac>)
 800dbae:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f7fe f831 	bl	800bc1c <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d00d      	beq.n	800dbde <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dbc6:	4a08      	ldr	r2, [pc, #32]	; (800dbe8 <HAL_SPI_IRQHandler+0x1ac>)
 800dbc8:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f7fe f824 	bl	800bc1c <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800dbd4:	e003      	b.n	800dbde <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800dbd6:	6878      	ldr	r0, [r7, #4]
 800dbd8:	f000 f808 	bl	800dbec <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800dbdc:	e7ff      	b.n	800dbde <HAL_SPI_IRQHandler+0x1a2>
 800dbde:	bf00      	nop
  }
}
 800dbe0:	3720      	adds	r7, #32
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}
 800dbe6:	bf00      	nop
 800dbe8:	0800dc1d 	.word	0x0800dc1d

0800dbec <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800dbec:	b480      	push	{r7}
 800dbee:	b083      	sub	sp, #12
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800dbf4:	bf00      	nop
 800dbf6:	370c      	adds	r7, #12
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr

0800dc00 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b083      	sub	sp, #12
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dc0e:	b2db      	uxtb	r3, r3
}
 800dc10:	4618      	mov	r0, r3
 800dc12:	370c      	adds	r7, #12
 800dc14:	46bd      	mov	sp, r7
 800dc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1a:	4770      	bx	lr

0800dc1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b084      	sub	sp, #16
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	2200      	movs	r2, #0
 800dc34:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800dc36:	68f8      	ldr	r0, [r7, #12]
 800dc38:	f7ff ffd8 	bl	800dbec <HAL_SPI_ErrorCallback>
}
 800dc3c:	bf00      	nop
 800dc3e:	3710      	adds	r7, #16
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b084      	sub	sp, #16
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	607a      	str	r2, [r7, #4]
 800dc50:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800dc52:	e04d      	b.n	800dcf0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc5a:	d049      	beq.n	800dcf0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d007      	beq.n	800dc72 <SPI_WaitFlagStateUntilTimeout+0x2e>
 800dc62:	f7fd fc21 	bl	800b4a8 <HAL_GetTick>
 800dc66:	4602      	mov	r2, r0
 800dc68:	69bb      	ldr	r3, [r7, #24]
 800dc6a:	1ad3      	subs	r3, r2, r3
 800dc6c:	683a      	ldr	r2, [r7, #0]
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d83e      	bhi.n	800dcf0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	685a      	ldr	r2, [r3, #4]
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800dc80:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	685b      	ldr	r3, [r3, #4]
 800dc86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dc8a:	d111      	bne.n	800dcb0 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	689b      	ldr	r3, [r3, #8]
 800dc90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc94:	d004      	beq.n	800dca0 <SPI_WaitFlagStateUntilTimeout+0x5c>
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dc9e:	d107      	bne.n	800dcb0 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	681a      	ldr	r2, [r3, #0]
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dcae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dcb8:	d110      	bne.n	800dcdc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	6819      	ldr	r1, [r3, #0]
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800dcc8:	400b      	ands	r3, r1
 800dcca:	6013      	str	r3, [r2, #0]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	681a      	ldr	r2, [r3, #0]
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dcda:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	2201      	movs	r2, #1
 800dce0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2200      	movs	r2, #0
 800dce8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800dcec:	2303      	movs	r3, #3
 800dcee:	e00e      	b.n	800dd0e <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	689a      	ldr	r2, [r3, #8]
 800dcf6:	68bb      	ldr	r3, [r7, #8]
 800dcf8:	4013      	ands	r3, r2
 800dcfa:	68ba      	ldr	r2, [r7, #8]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d101      	bne.n	800dd04 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800dd00:	2201      	movs	r2, #1
 800dd02:	e000      	b.n	800dd06 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800dd04:	2200      	movs	r2, #0
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d1a3      	bne.n	800dc54 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800dd0c:	2300      	movs	r3, #0
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3710      	adds	r7, #16
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}

0800dd16 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b086      	sub	sp, #24
 800dd1a:	af02      	add	r7, sp, #8
 800dd1c:	60f8      	str	r0, [r7, #12]
 800dd1e:	60b9      	str	r1, [r7, #8]
 800dd20:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	9300      	str	r3, [sp, #0]
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	2200      	movs	r2, #0
 800dd2a:	2180      	movs	r1, #128	; 0x80
 800dd2c:	68f8      	ldr	r0, [r7, #12]
 800dd2e:	f7ff ff89 	bl	800dc44 <SPI_WaitFlagStateUntilTimeout>
 800dd32:	4603      	mov	r3, r0
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d007      	beq.n	800dd48 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd3c:	f043 0220 	orr.w	r2, r3, #32
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800dd44:	2303      	movs	r3, #3
 800dd46:	e000      	b.n	800dd4a <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800dd48:	2300      	movs	r3, #0
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3710      	adds	r7, #16
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}

0800dd52 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800dd52:	b580      	push	{r7, lr}
 800dd54:	b082      	sub	sp, #8
 800dd56:	af00      	add	r7, sp, #0
 800dd58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d101      	bne.n	800dd64 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dd60:	2301      	movs	r3, #1
 800dd62:	e01d      	b.n	800dda0 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d106      	bne.n	800dd7e <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2200      	movs	r2, #0
 800dd74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f7f4 fe81 	bl	8002a80 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2202      	movs	r2, #2
 800dd82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	3304      	adds	r3, #4
 800dd8e:	4619      	mov	r1, r3
 800dd90:	4610      	mov	r0, r2
 800dd92:	f000 fc11 	bl	800e5b8 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2201      	movs	r2, #1
 800dd9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800dd9e:	2300      	movs	r3, #0
}
 800dda0:	4618      	mov	r0, r3
 800dda2:	3708      	adds	r7, #8
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bd80      	pop	{r7, pc}

0800dda8 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b082      	sub	sp, #8
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d101      	bne.n	800ddba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ddb6:	2301      	movs	r3, #1
 800ddb8:	e01d      	b.n	800ddf6 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d106      	bne.n	800ddd4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ddce:	6878      	ldr	r0, [r7, #4]
 800ddd0:	f000 f815 	bl	800ddfe <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2202      	movs	r2, #2
 800ddd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681a      	ldr	r2, [r3, #0]
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	3304      	adds	r3, #4
 800dde4:	4619      	mov	r1, r3
 800dde6:	4610      	mov	r0, r2
 800dde8:	f000 fbe6 	bl	800e5b8 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2201      	movs	r2, #1
 800ddf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800ddf4:	2300      	movs	r3, #0
}  
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	3708      	adds	r7, #8
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}

0800ddfe <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ddfe:	b480      	push	{r7}
 800de00:	b083      	sub	sp, #12
 800de02:	af00      	add	r7, sp, #0
 800de04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800de06:	bf00      	nop
 800de08:	370c      	adds	r7, #12
 800de0a:	46bd      	mov	sp, r7
 800de0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de10:	4770      	bx	lr
	...

0800de14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b082      	sub	sp, #8
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
 800de1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	2201      	movs	r2, #1
 800de24:	6839      	ldr	r1, [r7, #0]
 800de26:	4618      	mov	r0, r3
 800de28:	f000 fd28 	bl	800e87c <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4a0b      	ldr	r2, [pc, #44]	; (800de60 <HAL_TIM_PWM_Start+0x4c>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d107      	bne.n	800de46 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800de44:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	681a      	ldr	r2, [r3, #0]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	f042 0201 	orr.w	r2, r2, #1
 800de54:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800de56:	2300      	movs	r3, #0
} 
 800de58:	4618      	mov	r0, r3
 800de5a:	3708      	adds	r7, #8
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}
 800de60:	40010000 	.word	0x40010000

0800de64 <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b082      	sub	sp, #8
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d101      	bne.n	800de76 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800de72:	2301      	movs	r3, #1
 800de74:	e01d      	b.n	800deb2 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800de7c:	b2db      	uxtb	r3, r3
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d106      	bne.n	800de90 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800de8a:	6878      	ldr	r0, [r7, #4]
 800de8c:	f000 f815 	bl	800deba <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2202      	movs	r2, #2
 800de94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681a      	ldr	r2, [r3, #0]
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	3304      	adds	r3, #4
 800dea0:	4619      	mov	r1, r3
 800dea2:	4610      	mov	r0, r2
 800dea4:	f000 fb88 	bl	800e5b8 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2201      	movs	r2, #1
 800deac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800deb0:	2300      	movs	r3, #0
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3708      	adds	r7, #8
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}

0800deba <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800deba:	b480      	push	{r7}
 800debc:	b083      	sub	sp, #12
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800dec2:	bf00      	nop
 800dec4:	370c      	adds	r7, #12
 800dec6:	46bd      	mov	sp, r7
 800dec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800decc:	4770      	bx	lr

0800dece <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dece:	b580      	push	{r7, lr}
 800ded0:	b082      	sub	sp, #8
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	691b      	ldr	r3, [r3, #16]
 800dedc:	f003 0302 	and.w	r3, r3, #2
 800dee0:	2b02      	cmp	r3, #2
 800dee2:	d122      	bne.n	800df2a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	68db      	ldr	r3, [r3, #12]
 800deea:	f003 0302 	and.w	r3, r3, #2
 800deee:	2b02      	cmp	r3, #2
 800def0:	d11b      	bne.n	800df2a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	f06f 0202 	mvn.w	r2, #2
 800defa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	699b      	ldr	r3, [r3, #24]
 800df08:	f003 0303 	and.w	r3, r3, #3
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d003      	beq.n	800df18 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800df10:	6878      	ldr	r0, [r7, #4]
 800df12:	f7f4 fbed 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 800df16:	e005      	b.n	800df24 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f000 fb2e 	bl	800e57a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f000 fb35 	bl	800e58e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2200      	movs	r2, #0
 800df28:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	691b      	ldr	r3, [r3, #16]
 800df30:	f003 0304 	and.w	r3, r3, #4
 800df34:	2b04      	cmp	r3, #4
 800df36:	d122      	bne.n	800df7e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	68db      	ldr	r3, [r3, #12]
 800df3e:	f003 0304 	and.w	r3, r3, #4
 800df42:	2b04      	cmp	r3, #4
 800df44:	d11b      	bne.n	800df7e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f06f 0204 	mvn.w	r2, #4
 800df4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	2202      	movs	r2, #2
 800df54:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	699b      	ldr	r3, [r3, #24]
 800df5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800df60:	2b00      	cmp	r3, #0
 800df62:	d003      	beq.n	800df6c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f7f4 fbc3 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 800df6a:	e005      	b.n	800df78 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	f000 fb04 	bl	800e57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f000 fb0b 	bl	800e58e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2200      	movs	r2, #0
 800df7c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	691b      	ldr	r3, [r3, #16]
 800df84:	f003 0308 	and.w	r3, r3, #8
 800df88:	2b08      	cmp	r3, #8
 800df8a:	d122      	bne.n	800dfd2 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	f003 0308 	and.w	r3, r3, #8
 800df96:	2b08      	cmp	r3, #8
 800df98:	d11b      	bne.n	800dfd2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	f06f 0208 	mvn.w	r2, #8
 800dfa2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2204      	movs	r2, #4
 800dfa8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	69db      	ldr	r3, [r3, #28]
 800dfb0:	f003 0303 	and.w	r3, r3, #3
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d003      	beq.n	800dfc0 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	f7f4 fb99 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 800dfbe:	e005      	b.n	800dfcc <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f000 fada 	bl	800e57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 fae1 	bl	800e58e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2200      	movs	r2, #0
 800dfd0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	691b      	ldr	r3, [r3, #16]
 800dfd8:	f003 0310 	and.w	r3, r3, #16
 800dfdc:	2b10      	cmp	r3, #16
 800dfde:	d122      	bne.n	800e026 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	68db      	ldr	r3, [r3, #12]
 800dfe6:	f003 0310 	and.w	r3, r3, #16
 800dfea:	2b10      	cmp	r3, #16
 800dfec:	d11b      	bne.n	800e026 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	f06f 0210 	mvn.w	r2, #16
 800dff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	2208      	movs	r2, #8
 800dffc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	69db      	ldr	r3, [r3, #28]
 800e004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d003      	beq.n	800e014 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f7f4 fb6f 	bl	80026f0 <HAL_TIM_IC_CaptureCallback>
 800e012:	e005      	b.n	800e020 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f000 fab0 	bl	800e57a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f000 fab7 	bl	800e58e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2200      	movs	r2, #0
 800e024:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	691b      	ldr	r3, [r3, #16]
 800e02c:	f003 0301 	and.w	r3, r3, #1
 800e030:	2b01      	cmp	r3, #1
 800e032:	d10e      	bne.n	800e052 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	68db      	ldr	r3, [r3, #12]
 800e03a:	f003 0301 	and.w	r3, r3, #1
 800e03e:	2b01      	cmp	r3, #1
 800e040:	d107      	bne.n	800e052 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	f06f 0201 	mvn.w	r2, #1
 800e04a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	f7f3 fd29 	bl	8001aa4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	691b      	ldr	r3, [r3, #16]
 800e058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e05c:	2b80      	cmp	r3, #128	; 0x80
 800e05e:	d10e      	bne.n	800e07e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	68db      	ldr	r3, [r3, #12]
 800e066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e06a:	2b80      	cmp	r3, #128	; 0x80
 800e06c:	d107      	bne.n	800e07e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e076:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 ff07 	bl	800ee8c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	691b      	ldr	r3, [r3, #16]
 800e084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e088:	2b40      	cmp	r3, #64	; 0x40
 800e08a:	d10e      	bne.n	800e0aa <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e096:	2b40      	cmp	r3, #64	; 0x40
 800e098:	d107      	bne.n	800e0aa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e0a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f000 fa7c 	bl	800e5a2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	691b      	ldr	r3, [r3, #16]
 800e0b0:	f003 0320 	and.w	r3, r3, #32
 800e0b4:	2b20      	cmp	r3, #32
 800e0b6:	d10e      	bne.n	800e0d6 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	f003 0320 	and.w	r3, r3, #32
 800e0c2:	2b20      	cmp	r3, #32
 800e0c4:	d107      	bne.n	800e0d6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	f06f 0220 	mvn.w	r2, #32
 800e0ce:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800e0d0:	6878      	ldr	r0, [r7, #4]
 800e0d2:	f000 fed1 	bl	800ee78 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800e0d6:	bf00      	nop
 800e0d8:	3708      	adds	r7, #8
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}

0800e0de <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800e0de:	b580      	push	{r7, lr}
 800e0e0:	b084      	sub	sp, #16
 800e0e2:	af00      	add	r7, sp, #0
 800e0e4:	60f8      	str	r0, [r7, #12]
 800e0e6:	60b9      	str	r1, [r7, #8]
 800e0e8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e0f0:	2b01      	cmp	r3, #1
 800e0f2:	d101      	bne.n	800e0f8 <HAL_TIM_IC_ConfigChannel+0x1a>
 800e0f4:	2302      	movs	r3, #2
 800e0f6:	e08a      	b.n	800e20e <HAL_TIM_IC_ConfigChannel+0x130>
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	2201      	movs	r2, #1
 800e0fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	2202      	movs	r2, #2
 800e104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d11b      	bne.n	800e146 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	6818      	ldr	r0, [r3, #0]
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	6819      	ldr	r1, [r3, #0]
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	685a      	ldr	r2, [r3, #4]
 800e11a:	68bb      	ldr	r3, [r7, #8]
 800e11c:	68db      	ldr	r3, [r3, #12]
 800e11e:	f000 facf 	bl	800e6c0 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	699a      	ldr	r2, [r3, #24]
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f022 020c 	bic.w	r2, r2, #12
 800e130:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	6999      	ldr	r1, [r3, #24]
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	689a      	ldr	r2, [r3, #8]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	430a      	orrs	r2, r1
 800e142:	619a      	str	r2, [r3, #24]
 800e144:	e05a      	b.n	800e1fc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2b04      	cmp	r3, #4
 800e14a:	d11c      	bne.n	800e186 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	6818      	ldr	r0, [r3, #0]
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	6819      	ldr	r1, [r3, #0]
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	685a      	ldr	r2, [r3, #4]
 800e158:	68bb      	ldr	r3, [r7, #8]
 800e15a:	68db      	ldr	r3, [r3, #12]
 800e15c:	f000 fd0f 	bl	800eb7e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	699a      	ldr	r2, [r3, #24]
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e16e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	6999      	ldr	r1, [r3, #24]
 800e176:	68bb      	ldr	r3, [r7, #8]
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	021a      	lsls	r2, r3, #8
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	430a      	orrs	r2, r1
 800e182:	619a      	str	r2, [r3, #24]
 800e184:	e03a      	b.n	800e1fc <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2b08      	cmp	r3, #8
 800e18a:	d11b      	bne.n	800e1c4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6818      	ldr	r0, [r3, #0]
 800e190:	68bb      	ldr	r3, [r7, #8]
 800e192:	6819      	ldr	r1, [r3, #0]
 800e194:	68bb      	ldr	r3, [r7, #8]
 800e196:	685a      	ldr	r2, [r3, #4]
 800e198:	68bb      	ldr	r3, [r7, #8]
 800e19a:	68db      	ldr	r3, [r3, #12]
 800e19c:	f000 fd64 	bl	800ec68 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	69da      	ldr	r2, [r3, #28]
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	f022 020c 	bic.w	r2, r2, #12
 800e1ae:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	69d9      	ldr	r1, [r3, #28]
 800e1b6:	68bb      	ldr	r3, [r7, #8]
 800e1b8:	689a      	ldr	r2, [r3, #8]
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	430a      	orrs	r2, r1
 800e1c0:	61da      	str	r2, [r3, #28]
 800e1c2:	e01b      	b.n	800e1fc <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6818      	ldr	r0, [r3, #0]
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	6819      	ldr	r1, [r3, #0]
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	685a      	ldr	r2, [r3, #4]
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	f000 fd88 	bl	800ece8 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	69da      	ldr	r2, [r3, #28]
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e1e6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	69d9      	ldr	r1, [r3, #28]
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	689b      	ldr	r3, [r3, #8]
 800e1f2:	021a      	lsls	r2, r3, #8
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	430a      	orrs	r2, r1
 800e1fa:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	2201      	movs	r2, #1
 800e200:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2200      	movs	r2, #0
 800e208:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800e20c:	2300      	movs	r3, #0
}
 800e20e:	4618      	mov	r0, r3
 800e210:	3710      	adds	r7, #16
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}
	...

0800e218 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b084      	sub	sp, #16
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	60f8      	str	r0, [r7, #12]
 800e220:	60b9      	str	r1, [r7, #8]
 800e222:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e22a:	2b01      	cmp	r3, #1
 800e22c:	d101      	bne.n	800e232 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e22e:	2302      	movs	r3, #2
 800e230:	e0b4      	b.n	800e39c <HAL_TIM_PWM_ConfigChannel+0x184>
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	2201      	movs	r2, #1
 800e236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	2202      	movs	r2, #2
 800e23e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2b0c      	cmp	r3, #12
 800e246:	f200 809f 	bhi.w	800e388 <HAL_TIM_PWM_ConfigChannel+0x170>
 800e24a:	a201      	add	r2, pc, #4	; (adr r2, 800e250 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800e24c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e250:	0800e285 	.word	0x0800e285
 800e254:	0800e389 	.word	0x0800e389
 800e258:	0800e389 	.word	0x0800e389
 800e25c:	0800e389 	.word	0x0800e389
 800e260:	0800e2c5 	.word	0x0800e2c5
 800e264:	0800e389 	.word	0x0800e389
 800e268:	0800e389 	.word	0x0800e389
 800e26c:	0800e389 	.word	0x0800e389
 800e270:	0800e307 	.word	0x0800e307
 800e274:	0800e389 	.word	0x0800e389
 800e278:	0800e389 	.word	0x0800e389
 800e27c:	0800e389 	.word	0x0800e389
 800e280:	0800e347 	.word	0x0800e347
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	68b9      	ldr	r1, [r7, #8]
 800e28a:	4618      	mov	r0, r3
 800e28c:	f000 fb1a 	bl	800e8c4 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	699a      	ldr	r2, [r3, #24]
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f042 0208 	orr.w	r2, r2, #8
 800e29e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	699a      	ldr	r2, [r3, #24]
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	f022 0204 	bic.w	r2, r2, #4
 800e2ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	6999      	ldr	r1, [r3, #24]
 800e2b6:	68bb      	ldr	r3, [r7, #8]
 800e2b8:	691a      	ldr	r2, [r3, #16]
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	430a      	orrs	r2, r1
 800e2c0:	619a      	str	r2, [r3, #24]
    }
    break;
 800e2c2:	e062      	b.n	800e38a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	68b9      	ldr	r1, [r7, #8]
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f000 fa68 	bl	800e7a0 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	699a      	ldr	r2, [r3, #24]
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e2de:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	699a      	ldr	r2, [r3, #24]
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e2ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	6999      	ldr	r1, [r3, #24]
 800e2f6:	68bb      	ldr	r3, [r7, #8]
 800e2f8:	691b      	ldr	r3, [r3, #16]
 800e2fa:	021a      	lsls	r2, r3, #8
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	430a      	orrs	r2, r1
 800e302:	619a      	str	r2, [r3, #24]
    }
    break;
 800e304:	e041      	b.n	800e38a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	68b9      	ldr	r1, [r7, #8]
 800e30c:	4618      	mov	r0, r3
 800e30e:	f000 fb41 	bl	800e994 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	69da      	ldr	r2, [r3, #28]
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f042 0208 	orr.w	r2, r2, #8
 800e320:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	69da      	ldr	r2, [r3, #28]
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f022 0204 	bic.w	r2, r2, #4
 800e330:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	69d9      	ldr	r1, [r3, #28]
 800e338:	68bb      	ldr	r3, [r7, #8]
 800e33a:	691a      	ldr	r2, [r3, #16]
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	430a      	orrs	r2, r1
 800e342:	61da      	str	r2, [r3, #28]
    }
    break;
 800e344:	e021      	b.n	800e38a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	68b9      	ldr	r1, [r7, #8]
 800e34c:	4618      	mov	r0, r3
 800e34e:	f000 fb8d 	bl	800ea6c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	69da      	ldr	r2, [r3, #28]
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e360:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	69da      	ldr	r2, [r3, #28]
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	69d9      	ldr	r1, [r3, #28]
 800e378:	68bb      	ldr	r3, [r7, #8]
 800e37a:	691b      	ldr	r3, [r3, #16]
 800e37c:	021a      	lsls	r2, r3, #8
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	430a      	orrs	r2, r1
 800e384:	61da      	str	r2, [r3, #28]
    }
    break;
 800e386:	e000      	b.n	800e38a <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 800e388:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2201      	movs	r2, #1
 800e38e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2200      	movs	r2, #0
 800e396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800e39a:	2300      	movs	r3, #0
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	3710      	adds	r7, #16
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}

0800e3a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b084      	sub	sp, #16
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
 800e3ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e3b8:	2b01      	cmp	r3, #1
 800e3ba:	d101      	bne.n	800e3c0 <HAL_TIM_ConfigClockSource+0x1c>
 800e3bc:	2302      	movs	r3, #2
 800e3be:	e0d8      	b.n	800e572 <HAL_TIM_ConfigClockSource+0x1ce>
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2202      	movs	r2, #2
 800e3cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	689b      	ldr	r3, [r3, #8]
 800e3d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e3de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e3e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	68fa      	ldr	r2, [r7, #12]
 800e3ee:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e3f8:	d052      	beq.n	800e4a0 <HAL_TIM_ConfigClockSource+0xfc>
 800e3fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e3fe:	f200 80ae 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e406:	d027      	beq.n	800e458 <HAL_TIM_ConfigClockSource+0xb4>
 800e408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e40c:	f200 80a7 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e410:	2b70      	cmp	r3, #112	; 0x70
 800e412:	d02a      	beq.n	800e46a <HAL_TIM_ConfigClockSource+0xc6>
 800e414:	2b70      	cmp	r3, #112	; 0x70
 800e416:	f200 80a2 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e41a:	2b60      	cmp	r3, #96	; 0x60
 800e41c:	d063      	beq.n	800e4e6 <HAL_TIM_ConfigClockSource+0x142>
 800e41e:	2b60      	cmp	r3, #96	; 0x60
 800e420:	f200 809d 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e424:	2b50      	cmp	r3, #80	; 0x50
 800e426:	d04e      	beq.n	800e4c6 <HAL_TIM_ConfigClockSource+0x122>
 800e428:	2b50      	cmp	r3, #80	; 0x50
 800e42a:	f200 8098 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e42e:	2b40      	cmp	r3, #64	; 0x40
 800e430:	d069      	beq.n	800e506 <HAL_TIM_ConfigClockSource+0x162>
 800e432:	2b40      	cmp	r3, #64	; 0x40
 800e434:	f200 8093 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e438:	2b30      	cmp	r3, #48	; 0x30
 800e43a:	f000 8089 	beq.w	800e550 <HAL_TIM_ConfigClockSource+0x1ac>
 800e43e:	2b30      	cmp	r3, #48	; 0x30
 800e440:	f200 808d 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e444:	2b20      	cmp	r3, #32
 800e446:	d07c      	beq.n	800e542 <HAL_TIM_ConfigClockSource+0x19e>
 800e448:	2b20      	cmp	r3, #32
 800e44a:	f200 8088 	bhi.w	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d069      	beq.n	800e526 <HAL_TIM_ConfigClockSource+0x182>
 800e452:	2b10      	cmp	r3, #16
 800e454:	d06e      	beq.n	800e534 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800e456:	e082      	b.n	800e55e <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	689a      	ldr	r2, [r3, #8]
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	f022 0207 	bic.w	r2, r2, #7
 800e466:	609a      	str	r2, [r3, #8]
    break;
 800e468:	e07a      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6818      	ldr	r0, [r3, #0]
 800e46e:	683b      	ldr	r3, [r7, #0]
 800e470:	6899      	ldr	r1, [r3, #8]
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	685a      	ldr	r2, [r3, #4]
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	68db      	ldr	r3, [r3, #12]
 800e47a:	f000 fc96 	bl	800edaa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	689b      	ldr	r3, [r3, #8]
 800e484:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e48c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e494:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	68fa      	ldr	r2, [r7, #12]
 800e49c:	609a      	str	r2, [r3, #8]
    break;
 800e49e:	e05f      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	6818      	ldr	r0, [r3, #0]
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	6899      	ldr	r1, [r3, #8]
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	685a      	ldr	r2, [r3, #4]
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	68db      	ldr	r3, [r3, #12]
 800e4b0:	f000 fc7b 	bl	800edaa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	689a      	ldr	r2, [r3, #8]
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e4c2:	609a      	str	r2, [r3, #8]
    break;
 800e4c4:	e04c      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6818      	ldr	r0, [r3, #0]
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	6859      	ldr	r1, [r3, #4]
 800e4ce:	683b      	ldr	r3, [r7, #0]
 800e4d0:	68db      	ldr	r3, [r3, #12]
 800e4d2:	461a      	mov	r2, r3
 800e4d4:	f000 fb20 	bl	800eb18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	2150      	movs	r1, #80	; 0x50
 800e4de:	4618      	mov	r0, r3
 800e4e0:	f000 fc43 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e4e4:	e03c      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	6818      	ldr	r0, [r3, #0]
 800e4ea:	683b      	ldr	r3, [r7, #0]
 800e4ec:	6859      	ldr	r1, [r3, #4]
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	68db      	ldr	r3, [r3, #12]
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	f000 fb84 	bl	800ec00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	2160      	movs	r1, #96	; 0x60
 800e4fe:	4618      	mov	r0, r3
 800e500:	f000 fc33 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e504:	e02c      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	6818      	ldr	r0, [r3, #0]
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	6859      	ldr	r1, [r3, #4]
 800e50e:	683b      	ldr	r3, [r7, #0]
 800e510:	68db      	ldr	r3, [r3, #12]
 800e512:	461a      	mov	r2, r3
 800e514:	f000 fb00 	bl	800eb18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	2140      	movs	r1, #64	; 0x40
 800e51e:	4618      	mov	r0, r3
 800e520:	f000 fc23 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e524:	e01c      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	2100      	movs	r1, #0
 800e52c:	4618      	mov	r0, r3
 800e52e:	f000 fc1c 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e532:	e015      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	2110      	movs	r1, #16
 800e53a:	4618      	mov	r0, r3
 800e53c:	f000 fc15 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e540:	e00e      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	2120      	movs	r1, #32
 800e548:	4618      	mov	r0, r3
 800e54a:	f000 fc0e 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e54e:	e007      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	2130      	movs	r1, #48	; 0x30
 800e556:	4618      	mov	r0, r3
 800e558:	f000 fc07 	bl	800ed6a <TIM_ITRx_SetConfig>
    break;
 800e55c:	e000      	b.n	800e560 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 800e55e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2201      	movs	r2, #1
 800e564:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2200      	movs	r2, #0
 800e56c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800e570:	2300      	movs	r3, #0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3710      	adds	r7, #16
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}

0800e57a <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e57a:	b480      	push	{r7}
 800e57c:	b083      	sub	sp, #12
 800e57e:	af00      	add	r7, sp, #0
 800e580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e582:	bf00      	nop
 800e584:	370c      	adds	r7, #12
 800e586:	46bd      	mov	sp, r7
 800e588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58c:	4770      	bx	lr

0800e58e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e58e:	b480      	push	{r7}
 800e590:	b083      	sub	sp, #12
 800e592:	af00      	add	r7, sp, #0
 800e594:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e596:	bf00      	nop
 800e598:	370c      	adds	r7, #12
 800e59a:	46bd      	mov	sp, r7
 800e59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a0:	4770      	bx	lr

0800e5a2 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e5a2:	b480      	push	{r7}
 800e5a4:	b083      	sub	sp, #12
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e5aa:	bf00      	nop
 800e5ac:	370c      	adds	r7, #12
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b4:	4770      	bx	lr
	...

0800e5b8 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	b085      	sub	sp, #20
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
 800e5c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	4a35      	ldr	r2, [pc, #212]	; (800e6a4 <TIM_Base_SetConfig+0xec>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d00f      	beq.n	800e5f4 <TIM_Base_SetConfig+0x3c>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5da:	d00b      	beq.n	800e5f4 <TIM_Base_SetConfig+0x3c>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	4a32      	ldr	r2, [pc, #200]	; (800e6a8 <TIM_Base_SetConfig+0xf0>)
 800e5e0:	4293      	cmp	r3, r2
 800e5e2:	d007      	beq.n	800e5f4 <TIM_Base_SetConfig+0x3c>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	4a31      	ldr	r2, [pc, #196]	; (800e6ac <TIM_Base_SetConfig+0xf4>)
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	d003      	beq.n	800e5f4 <TIM_Base_SetConfig+0x3c>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	4a30      	ldr	r2, [pc, #192]	; (800e6b0 <TIM_Base_SetConfig+0xf8>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d101      	bne.n	800e5f8 <TIM_Base_SetConfig+0x40>
 800e5f4:	2301      	movs	r3, #1
 800e5f6:	e000      	b.n	800e5fa <TIM_Base_SetConfig+0x42>
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d008      	beq.n	800e610 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	685b      	ldr	r3, [r3, #4]
 800e60a:	68fa      	ldr	r2, [r7, #12]
 800e60c:	4313      	orrs	r3, r2
 800e60e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	4a24      	ldr	r2, [pc, #144]	; (800e6a4 <TIM_Base_SetConfig+0xec>)
 800e614:	4293      	cmp	r3, r2
 800e616:	d01b      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e61e:	d017      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	4a21      	ldr	r2, [pc, #132]	; (800e6a8 <TIM_Base_SetConfig+0xf0>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d013      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	4a20      	ldr	r2, [pc, #128]	; (800e6ac <TIM_Base_SetConfig+0xf4>)
 800e62c:	4293      	cmp	r3, r2
 800e62e:	d00f      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	4a1f      	ldr	r2, [pc, #124]	; (800e6b0 <TIM_Base_SetConfig+0xf8>)
 800e634:	4293      	cmp	r3, r2
 800e636:	d00b      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	4a1e      	ldr	r2, [pc, #120]	; (800e6b4 <TIM_Base_SetConfig+0xfc>)
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d007      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	4a1d      	ldr	r2, [pc, #116]	; (800e6b8 <TIM_Base_SetConfig+0x100>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d003      	beq.n	800e650 <TIM_Base_SetConfig+0x98>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	4a1c      	ldr	r2, [pc, #112]	; (800e6bc <TIM_Base_SetConfig+0x104>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d101      	bne.n	800e654 <TIM_Base_SetConfig+0x9c>
 800e650:	2301      	movs	r3, #1
 800e652:	e000      	b.n	800e656 <TIM_Base_SetConfig+0x9e>
 800e654:	2300      	movs	r3, #0
 800e656:	2b00      	cmp	r3, #0
 800e658:	d008      	beq.n	800e66c <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	68db      	ldr	r3, [r3, #12]
 800e666:	68fa      	ldr	r2, [r7, #12]
 800e668:	4313      	orrs	r3, r2
 800e66a:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	68fa      	ldr	r2, [r7, #12]
 800e670:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	689a      	ldr	r2, [r3, #8]
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	681a      	ldr	r2, [r3, #0]
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	4a07      	ldr	r2, [pc, #28]	; (800e6a4 <TIM_Base_SetConfig+0xec>)
 800e686:	4293      	cmp	r3, r2
 800e688:	d103      	bne.n	800e692 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	691a      	ldr	r2, [r3, #16]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2201      	movs	r2, #1
 800e696:	615a      	str	r2, [r3, #20]
}
 800e698:	bf00      	nop
 800e69a:	3714      	adds	r7, #20
 800e69c:	46bd      	mov	sp, r7
 800e69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a2:	4770      	bx	lr
 800e6a4:	40010000 	.word	0x40010000
 800e6a8:	40000400 	.word	0x40000400
 800e6ac:	40000800 	.word	0x40000800
 800e6b0:	40000c00 	.word	0x40000c00
 800e6b4:	40014000 	.word	0x40014000
 800e6b8:	40014400 	.word	0x40014400
 800e6bc:	40014800 	.word	0x40014800

0800e6c0 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800e6c0:	b480      	push	{r7}
 800e6c2:	b087      	sub	sp, #28
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	60f8      	str	r0, [r7, #12]
 800e6c8:	60b9      	str	r1, [r7, #8]
 800e6ca:	607a      	str	r2, [r7, #4]
 800e6cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	6a1b      	ldr	r3, [r3, #32]
 800e6da:	f023 0201 	bic.w	r2, r3, #1
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	699b      	ldr	r3, [r3, #24]
 800e6e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	6a1b      	ldr	r3, [r3, #32]
 800e6ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	4a26      	ldr	r2, [pc, #152]	; (800e78c <TIM_TI1_SetConfig+0xcc>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d013      	beq.n	800e71e <TIM_TI1_SetConfig+0x5e>
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e6fc:	d00f      	beq.n	800e71e <TIM_TI1_SetConfig+0x5e>
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	4a23      	ldr	r2, [pc, #140]	; (800e790 <TIM_TI1_SetConfig+0xd0>)
 800e702:	4293      	cmp	r3, r2
 800e704:	d00b      	beq.n	800e71e <TIM_TI1_SetConfig+0x5e>
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	4a22      	ldr	r2, [pc, #136]	; (800e794 <TIM_TI1_SetConfig+0xd4>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d007      	beq.n	800e71e <TIM_TI1_SetConfig+0x5e>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	4a21      	ldr	r2, [pc, #132]	; (800e798 <TIM_TI1_SetConfig+0xd8>)
 800e712:	4293      	cmp	r3, r2
 800e714:	d003      	beq.n	800e71e <TIM_TI1_SetConfig+0x5e>
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	4a20      	ldr	r2, [pc, #128]	; (800e79c <TIM_TI1_SetConfig+0xdc>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d101      	bne.n	800e722 <TIM_TI1_SetConfig+0x62>
 800e71e:	2301      	movs	r3, #1
 800e720:	e000      	b.n	800e724 <TIM_TI1_SetConfig+0x64>
 800e722:	2300      	movs	r3, #0
 800e724:	2b00      	cmp	r3, #0
 800e726:	d008      	beq.n	800e73a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	f023 0303 	bic.w	r3, r3, #3
 800e72e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800e730:	697a      	ldr	r2, [r7, #20]
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	4313      	orrs	r3, r2
 800e736:	617b      	str	r3, [r7, #20]
 800e738:	e007      	b.n	800e74a <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800e73a:	697b      	ldr	r3, [r7, #20]
 800e73c:	f023 0303 	bic.w	r3, r3, #3
 800e740:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	f043 0301 	orr.w	r3, r3, #1
 800e748:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e750:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	011b      	lsls	r3, r3, #4
 800e756:	b2db      	uxtb	r3, r3
 800e758:	697a      	ldr	r2, [r7, #20]
 800e75a:	4313      	orrs	r3, r2
 800e75c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e75e:	693b      	ldr	r3, [r7, #16]
 800e760:	f023 030a 	bic.w	r3, r3, #10
 800e764:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	f003 030a 	and.w	r3, r3, #10
 800e76c:	693a      	ldr	r2, [r7, #16]
 800e76e:	4313      	orrs	r3, r2
 800e770:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	697a      	ldr	r2, [r7, #20]
 800e776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	693a      	ldr	r2, [r7, #16]
 800e77c:	621a      	str	r2, [r3, #32]
}
 800e77e:	bf00      	nop
 800e780:	371c      	adds	r7, #28
 800e782:	46bd      	mov	sp, r7
 800e784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e788:	4770      	bx	lr
 800e78a:	bf00      	nop
 800e78c:	40010000 	.word	0x40010000
 800e790:	40000400 	.word	0x40000400
 800e794:	40000800 	.word	0x40000800
 800e798:	40000c00 	.word	0x40000c00
 800e79c:	40014000 	.word	0x40014000

0800e7a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e7a0:	b480      	push	{r7}
 800e7a2:	b087      	sub	sp, #28
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
 800e7a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	6a1b      	ldr	r3, [r3, #32]
 800e7ba:	f023 0210 	bic.w	r2, r3, #16
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	6a1b      	ldr	r3, [r3, #32]
 800e7c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	685b      	ldr	r3, [r3, #4]
 800e7cc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	699b      	ldr	r3, [r3, #24]
 800e7d2:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e7da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e7e2:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	021b      	lsls	r3, r3, #8
 800e7ea:	68fa      	ldr	r2, [r7, #12]
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	f023 0320 	bic.w	r3, r3, #32
 800e7f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	689b      	ldr	r3, [r3, #8]
 800e7fc:	011b      	lsls	r3, r3, #4
 800e7fe:	697a      	ldr	r2, [r7, #20]
 800e800:	4313      	orrs	r3, r2
 800e802:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	4a1c      	ldr	r2, [pc, #112]	; (800e878 <TIM_OC2_SetConfig+0xd8>)
 800e808:	4293      	cmp	r3, r2
 800e80a:	d121      	bne.n	800e850 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	68db      	ldr	r3, [r3, #12]
 800e818:	011b      	lsls	r3, r3, #4
 800e81a:	697a      	ldr	r2, [r7, #20]
 800e81c:	4313      	orrs	r3, r2
 800e81e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e820:	697b      	ldr	r3, [r7, #20]
 800e822:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e826:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e82e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e836:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e838:	683b      	ldr	r3, [r7, #0]
 800e83a:	695b      	ldr	r3, [r3, #20]
 800e83c:	009b      	lsls	r3, r3, #2
 800e83e:	693a      	ldr	r2, [r7, #16]
 800e840:	4313      	orrs	r3, r2
 800e842:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	699b      	ldr	r3, [r3, #24]
 800e848:	009b      	lsls	r3, r3, #2
 800e84a:	693a      	ldr	r2, [r7, #16]
 800e84c:	4313      	orrs	r3, r2
 800e84e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	693a      	ldr	r2, [r7, #16]
 800e854:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	68fa      	ldr	r2, [r7, #12]
 800e85a:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	685a      	ldr	r2, [r3, #4]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	697a      	ldr	r2, [r7, #20]
 800e868:	621a      	str	r2, [r3, #32]
}
 800e86a:	bf00      	nop
 800e86c:	371c      	adds	r7, #28
 800e86e:	46bd      	mov	sp, r7
 800e870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e874:	4770      	bx	lr
 800e876:	bf00      	nop
 800e878:	40010000 	.word	0x40010000

0800e87c <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e87c:	b480      	push	{r7}
 800e87e:	b087      	sub	sp, #28
 800e880:	af00      	add	r7, sp, #0
 800e882:	60f8      	str	r0, [r7, #12]
 800e884:	60b9      	str	r1, [r7, #8]
 800e886:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800e888:	2300      	movs	r3, #0
 800e88a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800e88c:	2201      	movs	r2, #1
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	fa02 f303 	lsl.w	r3, r2, r3
 800e894:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	6a1a      	ldr	r2, [r3, #32]
 800e89a:	697b      	ldr	r3, [r7, #20]
 800e89c:	43db      	mvns	r3, r3
 800e89e:	401a      	ands	r2, r3
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	6a1a      	ldr	r2, [r3, #32]
 800e8a8:	6879      	ldr	r1, [r7, #4]
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	fa01 f303 	lsl.w	r3, r1, r3
 800e8b0:	431a      	orrs	r2, r3
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	621a      	str	r2, [r3, #32]
}
 800e8b6:	bf00      	nop
 800e8b8:	371c      	adds	r7, #28
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c0:	4770      	bx	lr
	...

0800e8c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e8c4:	b480      	push	{r7}
 800e8c6:	b087      	sub	sp, #28
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	6a1b      	ldr	r3, [r3, #32]
 800e8de:	f023 0201 	bic.w	r2, r3, #1
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6a1b      	ldr	r3, [r3, #32]
 800e8ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	699b      	ldr	r3, [r3, #24]
 800e8f6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e8fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f023 0303 	bic.w	r3, r3, #3
 800e906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	68fa      	ldr	r2, [r7, #12]
 800e90e:	4313      	orrs	r3, r2
 800e910:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e912:	697b      	ldr	r3, [r7, #20]
 800e914:	f023 0302 	bic.w	r3, r3, #2
 800e918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	689b      	ldr	r3, [r3, #8]
 800e91e:	697a      	ldr	r2, [r7, #20]
 800e920:	4313      	orrs	r3, r2
 800e922:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	4a1a      	ldr	r2, [pc, #104]	; (800e990 <TIM_OC1_SetConfig+0xcc>)
 800e928:	4293      	cmp	r3, r2
 800e92a:	d11e      	bne.n	800e96a <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e92c:	697b      	ldr	r3, [r7, #20]
 800e92e:	f023 0308 	bic.w	r3, r3, #8
 800e932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	68db      	ldr	r3, [r3, #12]
 800e938:	697a      	ldr	r2, [r7, #20]
 800e93a:	4313      	orrs	r3, r2
 800e93c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e93e:	697b      	ldr	r3, [r7, #20]
 800e940:	f023 0304 	bic.w	r3, r3, #4
 800e944:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e94c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e94e:	693b      	ldr	r3, [r7, #16]
 800e950:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e954:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	695b      	ldr	r3, [r3, #20]
 800e95a:	693a      	ldr	r2, [r7, #16]
 800e95c:	4313      	orrs	r3, r2
 800e95e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	699b      	ldr	r3, [r3, #24]
 800e964:	693a      	ldr	r2, [r7, #16]
 800e966:	4313      	orrs	r3, r2
 800e968:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	693a      	ldr	r2, [r7, #16]
 800e96e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	68fa      	ldr	r2, [r7, #12]
 800e974:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	685a      	ldr	r2, [r3, #4]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	697a      	ldr	r2, [r7, #20]
 800e982:	621a      	str	r2, [r3, #32]
} 
 800e984:	bf00      	nop
 800e986:	371c      	adds	r7, #28
 800e988:	46bd      	mov	sp, r7
 800e98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98e:	4770      	bx	lr
 800e990:	40010000 	.word	0x40010000

0800e994 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e994:	b480      	push	{r7}
 800e996:	b087      	sub	sp, #28
 800e998:	af00      	add	r7, sp, #0
 800e99a:	6078      	str	r0, [r7, #4]
 800e99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	6a1b      	ldr	r3, [r3, #32]
 800e9ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	6a1b      	ldr	r3, [r3, #32]
 800e9ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	685b      	ldr	r3, [r3, #4]
 800e9c0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	69db      	ldr	r3, [r3, #28]
 800e9c6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e9ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	f023 0303 	bic.w	r3, r3, #3
 800e9d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	68fa      	ldr	r2, [r7, #12]
 800e9de:	4313      	orrs	r3, r2
 800e9e0:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e9e2:	697b      	ldr	r3, [r7, #20]
 800e9e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e9e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	689b      	ldr	r3, [r3, #8]
 800e9ee:	021b      	lsls	r3, r3, #8
 800e9f0:	697a      	ldr	r2, [r7, #20]
 800e9f2:	4313      	orrs	r3, r2
 800e9f4:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	4a1b      	ldr	r2, [pc, #108]	; (800ea68 <TIM_OC3_SetConfig+0xd4>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d121      	bne.n	800ea42 <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e9fe:	697b      	ldr	r3, [r7, #20]
 800ea00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ea04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	68db      	ldr	r3, [r3, #12]
 800ea0a:	021b      	lsls	r3, r3, #8
 800ea0c:	697a      	ldr	r2, [r7, #20]
 800ea0e:	4313      	orrs	r3, r2
 800ea10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ea12:	697b      	ldr	r3, [r7, #20]
 800ea14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ea18:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ea20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	695b      	ldr	r3, [r3, #20]
 800ea2e:	011b      	lsls	r3, r3, #4
 800ea30:	693a      	ldr	r2, [r7, #16]
 800ea32:	4313      	orrs	r3, r2
 800ea34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	699b      	ldr	r3, [r3, #24]
 800ea3a:	011b      	lsls	r3, r3, #4
 800ea3c:	693a      	ldr	r2, [r7, #16]
 800ea3e:	4313      	orrs	r3, r2
 800ea40:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	693a      	ldr	r2, [r7, #16]
 800ea46:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	68fa      	ldr	r2, [r7, #12]
 800ea4c:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	685a      	ldr	r2, [r3, #4]
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	697a      	ldr	r2, [r7, #20]
 800ea5a:	621a      	str	r2, [r3, #32]
}
 800ea5c:	bf00      	nop
 800ea5e:	371c      	adds	r7, #28
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr
 800ea68:	40010000 	.word	0x40010000

0800ea6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ea6c:	b480      	push	{r7}
 800ea6e:	b087      	sub	sp, #28
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
 800ea74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800ea76:	2300      	movs	r3, #0
 800ea78:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800ea7e:	2300      	movs	r3, #0
 800ea80:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6a1b      	ldr	r3, [r3, #32]
 800ea86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	6a1b      	ldr	r3, [r3, #32]
 800ea92:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	685b      	ldr	r3, [r3, #4]
 800ea98:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	69db      	ldr	r3, [r3, #28]
 800ea9e:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800eaa0:	693b      	ldr	r3, [r7, #16]
 800eaa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800eaa6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eaae:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	021b      	lsls	r3, r3, #8
 800eab6:	693a      	ldr	r2, [r7, #16]
 800eab8:	4313      	orrs	r3, r2
 800eaba:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eac2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	689b      	ldr	r3, [r3, #8]
 800eac8:	031b      	lsls	r3, r3, #12
 800eaca:	68fa      	ldr	r2, [r7, #12]
 800eacc:	4313      	orrs	r3, r2
 800eace:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	4a10      	ldr	r2, [pc, #64]	; (800eb14 <TIM_OC4_SetConfig+0xa8>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d109      	bne.n	800eaec <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800eade:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	695b      	ldr	r3, [r3, #20]
 800eae4:	019b      	lsls	r3, r3, #6
 800eae6:	697a      	ldr	r2, [r7, #20]
 800eae8:	4313      	orrs	r3, r2
 800eaea:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	697a      	ldr	r2, [r7, #20]
 800eaf0:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	693a      	ldr	r2, [r7, #16]
 800eaf6:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	685a      	ldr	r2, [r3, #4]
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	68fa      	ldr	r2, [r7, #12]
 800eb04:	621a      	str	r2, [r3, #32]
}
 800eb06:	bf00      	nop
 800eb08:	371c      	adds	r7, #28
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb10:	4770      	bx	lr
 800eb12:	bf00      	nop
 800eb14:	40010000 	.word	0x40010000

0800eb18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b087      	sub	sp, #28
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	60b9      	str	r1, [r7, #8]
 800eb22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800eb24:	2300      	movs	r3, #0
 800eb26:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	6a1b      	ldr	r3, [r3, #32]
 800eb30:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	6a1b      	ldr	r3, [r3, #32]
 800eb36:	f023 0201 	bic.w	r2, r3, #1
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	699b      	ldr	r3, [r3, #24]
 800eb42:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800eb4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	011b      	lsls	r3, r3, #4
 800eb50:	697a      	ldr	r2, [r7, #20]
 800eb52:	4313      	orrs	r3, r2
 800eb54:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	f023 030a 	bic.w	r3, r3, #10
 800eb5c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800eb5e:	693a      	ldr	r2, [r7, #16]
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	4313      	orrs	r3, r2
 800eb64:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	697a      	ldr	r2, [r7, #20]
 800eb6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	693a      	ldr	r2, [r7, #16]
 800eb70:	621a      	str	r2, [r3, #32]
}
 800eb72:	bf00      	nop
 800eb74:	371c      	adds	r7, #28
 800eb76:	46bd      	mov	sp, r7
 800eb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7c:	4770      	bx	lr

0800eb7e <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800eb7e:	b480      	push	{r7}
 800eb80:	b087      	sub	sp, #28
 800eb82:	af00      	add	r7, sp, #0
 800eb84:	60f8      	str	r0, [r7, #12]
 800eb86:	60b9      	str	r1, [r7, #8]
 800eb88:	607a      	str	r2, [r7, #4]
 800eb8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800eb90:	2300      	movs	r3, #0
 800eb92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	6a1b      	ldr	r3, [r3, #32]
 800eb98:	f023 0210 	bic.w	r2, r3, #16
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	699b      	ldr	r3, [r3, #24]
 800eba4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	6a1b      	ldr	r3, [r3, #32]
 800ebaa:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ebac:	697b      	ldr	r3, [r7, #20]
 800ebae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ebb2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	021b      	lsls	r3, r3, #8
 800ebb8:	697a      	ldr	r2, [r7, #20]
 800ebba:	4313      	orrs	r3, r2
 800ebbc:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ebbe:	697b      	ldr	r3, [r7, #20]
 800ebc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ebc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	031b      	lsls	r3, r3, #12
 800ebca:	b29b      	uxth	r3, r3
 800ebcc:	697a      	ldr	r2, [r7, #20]
 800ebce:	4313      	orrs	r3, r2
 800ebd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ebd8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ebda:	68bb      	ldr	r3, [r7, #8]
 800ebdc:	011b      	lsls	r3, r3, #4
 800ebde:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ebe2:	693a      	ldr	r2, [r7, #16]
 800ebe4:	4313      	orrs	r3, r2
 800ebe6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	697a      	ldr	r2, [r7, #20]
 800ebec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	693a      	ldr	r2, [r7, #16]
 800ebf2:	621a      	str	r2, [r3, #32]
}
 800ebf4:	bf00      	nop
 800ebf6:	371c      	adds	r7, #28
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ec00:	b480      	push	{r7}
 800ec02:	b087      	sub	sp, #28
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	60f8      	str	r0, [r7, #12]
 800ec08:	60b9      	str	r1, [r7, #8]
 800ec0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ec10:	2300      	movs	r3, #0
 800ec12:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6a1b      	ldr	r3, [r3, #32]
 800ec18:	f023 0210 	bic.w	r2, r3, #16
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	699b      	ldr	r3, [r3, #24]
 800ec24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	6a1b      	ldr	r3, [r3, #32]
 800ec2a:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ec32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	031b      	lsls	r3, r3, #12
 800ec38:	697a      	ldr	r2, [r7, #20]
 800ec3a:	4313      	orrs	r3, r2
 800ec3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ec3e:	693b      	ldr	r3, [r7, #16]
 800ec40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ec44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ec46:	68bb      	ldr	r3, [r7, #8]
 800ec48:	011b      	lsls	r3, r3, #4
 800ec4a:	693a      	ldr	r2, [r7, #16]
 800ec4c:	4313      	orrs	r3, r2
 800ec4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	697a      	ldr	r2, [r7, #20]
 800ec54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	693a      	ldr	r2, [r7, #16]
 800ec5a:	621a      	str	r2, [r3, #32]
}
 800ec5c:	bf00      	nop
 800ec5e:	371c      	adds	r7, #28
 800ec60:	46bd      	mov	sp, r7
 800ec62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec66:	4770      	bx	lr

0800ec68 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b087      	sub	sp, #28
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	60f8      	str	r0, [r7, #12]
 800ec70:	60b9      	str	r1, [r7, #8]
 800ec72:	607a      	str	r2, [r7, #4]
 800ec74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800ec76:	2300      	movs	r3, #0
 800ec78:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	6a1b      	ldr	r3, [r3, #32]
 800ec82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	69db      	ldr	r3, [r3, #28]
 800ec8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	6a1b      	ldr	r3, [r3, #32]
 800ec94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	f023 0303 	bic.w	r3, r3, #3
 800ec9c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800ec9e:	697a      	ldr	r2, [r7, #20]
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	4313      	orrs	r3, r2
 800eca4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ecac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	011b      	lsls	r3, r3, #4
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	697a      	ldr	r2, [r7, #20]
 800ecb6:	4313      	orrs	r3, r2
 800ecb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ecba:	693b      	ldr	r3, [r7, #16]
 800ecbc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800ecc0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ecc2:	68bb      	ldr	r3, [r7, #8]
 800ecc4:	021b      	lsls	r3, r3, #8
 800ecc6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800ecca:	693a      	ldr	r2, [r7, #16]
 800eccc:	4313      	orrs	r3, r2
 800ecce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	697a      	ldr	r2, [r7, #20]
 800ecd4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	693a      	ldr	r2, [r7, #16]
 800ecda:	621a      	str	r2, [r3, #32]
}
 800ecdc:	bf00      	nop
 800ecde:	371c      	adds	r7, #28
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr

0800ece8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b087      	sub	sp, #28
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	60f8      	str	r0, [r7, #12]
 800ecf0:	60b9      	str	r1, [r7, #8]
 800ecf2:	607a      	str	r2, [r7, #4]
 800ecf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	6a1b      	ldr	r3, [r3, #32]
 800ed02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	69db      	ldr	r3, [r3, #28]
 800ed0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	6a1b      	ldr	r3, [r3, #32]
 800ed14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ed16:	697b      	ldr	r3, [r7, #20]
 800ed18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ed1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	021b      	lsls	r3, r3, #8
 800ed22:	697a      	ldr	r2, [r7, #20]
 800ed24:	4313      	orrs	r3, r2
 800ed26:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ed2e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	031b      	lsls	r3, r3, #12
 800ed34:	b29b      	uxth	r3, r3
 800ed36:	697a      	ldr	r2, [r7, #20]
 800ed38:	4313      	orrs	r3, r2
 800ed3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ed3c:	693b      	ldr	r3, [r7, #16]
 800ed3e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800ed42:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	031b      	lsls	r3, r3, #12
 800ed48:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800ed4c:	693a      	ldr	r2, [r7, #16]
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	697a      	ldr	r2, [r7, #20]
 800ed56:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	693a      	ldr	r2, [r7, #16]
 800ed5c:	621a      	str	r2, [r3, #32]
}
 800ed5e:	bf00      	nop
 800ed60:	371c      	adds	r7, #28
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr

0800ed6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800ed6a:	b480      	push	{r7}
 800ed6c:	b085      	sub	sp, #20
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
 800ed72:	460b      	mov	r3, r1
 800ed74:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800ed76:	2300      	movs	r3, #0
 800ed78:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	689b      	ldr	r3, [r3, #8]
 800ed7e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed86:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800ed88:	887b      	ldrh	r3, [r7, #2]
 800ed8a:	f043 0307 	orr.w	r3, r3, #7
 800ed8e:	b29b      	uxth	r3, r3
 800ed90:	461a      	mov	r2, r3
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	4313      	orrs	r3, r2
 800ed96:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	68fa      	ldr	r2, [r7, #12]
 800ed9c:	609a      	str	r2, [r3, #8]
}
 800ed9e:	bf00      	nop
 800eda0:	3714      	adds	r7, #20
 800eda2:	46bd      	mov	sp, r7
 800eda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda8:	4770      	bx	lr

0800edaa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800edaa:	b480      	push	{r7}
 800edac:	b087      	sub	sp, #28
 800edae:	af00      	add	r7, sp, #0
 800edb0:	60f8      	str	r0, [r7, #12]
 800edb2:	60b9      	str	r1, [r7, #8]
 800edb4:	607a      	str	r2, [r7, #4]
 800edb6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800edb8:	2300      	movs	r3, #0
 800edba:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	689b      	ldr	r3, [r3, #8]
 800edc0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800edc2:	697b      	ldr	r3, [r7, #20]
 800edc4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800edc8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	021a      	lsls	r2, r3, #8
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	431a      	orrs	r2, r3
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	4313      	orrs	r3, r2
 800edd6:	697a      	ldr	r2, [r7, #20]
 800edd8:	4313      	orrs	r3, r2
 800edda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	697a      	ldr	r2, [r7, #20]
 800ede0:	609a      	str	r2, [r3, #8]
} 
 800ede2:	bf00      	nop
 800ede4:	371c      	adds	r7, #28
 800ede6:	46bd      	mov	sp, r7
 800ede8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edec:	4770      	bx	lr

0800edee <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800edee:	b480      	push	{r7}
 800edf0:	b083      	sub	sp, #12
 800edf2:	af00      	add	r7, sp, #0
 800edf4:	6078      	str	r0, [r7, #4]
 800edf6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	d101      	bne.n	800ee06 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ee02:	2302      	movs	r3, #2
 800ee04:	e032      	b.n	800ee6c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	2201      	movs	r2, #1
 800ee0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	2202      	movs	r2, #2
 800ee12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	685a      	ldr	r2, [r3, #4]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ee24:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	6859      	ldr	r1, [r3, #4]
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	681a      	ldr	r2, [r3, #0]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	430a      	orrs	r2, r1
 800ee36:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	689a      	ldr	r2, [r3, #8]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ee46:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	6899      	ldr	r1, [r3, #8]
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685a      	ldr	r2, [r3, #4]
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	430a      	orrs	r2, r1
 800ee58:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2201      	movs	r2, #1
 800ee5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2200      	movs	r2, #0
 800ee66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800ee6a:	2300      	movs	r3, #0
} 
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	370c      	adds	r7, #12
 800ee70:	46bd      	mov	sp, r7
 800ee72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee76:	4770      	bx	lr

0800ee78 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b083      	sub	sp, #12
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800ee80:	bf00      	nop
 800ee82:	370c      	adds	r7, #12
 800ee84:	46bd      	mov	sp, r7
 800ee86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8a:	4770      	bx	lr

0800ee8c <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ee8c:	b480      	push	{r7}
 800ee8e:	b083      	sub	sp, #12
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ee94:	bf00      	nop
 800ee96:	370c      	adds	r7, #12
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9e:	4770      	bx	lr

0800eea0 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d101      	bne.n	800eeb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	e03f      	b.n	800ef32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800eeb8:	b2db      	uxtb	r3, r3
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d106      	bne.n	800eecc <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	2200      	movs	r2, #0
 800eec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f7f3 fe58 	bl	8002b7c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	2224      	movs	r2, #36	; 0x24
 800eed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	68da      	ldr	r2, [r3, #12]
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eee2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 fb81 	bl	800f5ec <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	691a      	ldr	r2, [r3, #16]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800eef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	695a      	ldr	r2, [r3, #20]
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ef08:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	68da      	ldr	r2, [r3, #12]
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ef18:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2220      	movs	r2, #32
 800ef24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	2220      	movs	r2, #32
 800ef2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800ef30:	2300      	movs	r3, #0
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3708      	adds	r7, #8
 800ef36:	46bd      	mov	sp, r7
 800ef38:	bd80      	pop	{r7, pc}

0800ef3a <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef3a:	b580      	push	{r7, lr}
 800ef3c:	b088      	sub	sp, #32
 800ef3e:	af02      	add	r7, sp, #8
 800ef40:	60f8      	str	r0, [r7, #12]
 800ef42:	60b9      	str	r1, [r7, #8]
 800ef44:	603b      	str	r3, [r7, #0]
 800ef46:	4613      	mov	r3, r2
 800ef48:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ef54:	b2db      	uxtb	r3, r3
 800ef56:	2b20      	cmp	r3, #32
 800ef58:	f040 8083 	bne.w	800f062 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d002      	beq.n	800ef68 <HAL_UART_Transmit+0x2e>
 800ef62:	88fb      	ldrh	r3, [r7, #6]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d101      	bne.n	800ef6c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ef68:	2301      	movs	r3, #1
 800ef6a:	e07b      	b.n	800f064 <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d101      	bne.n	800ef7a <HAL_UART_Transmit+0x40>
 800ef76:	2302      	movs	r3, #2
 800ef78:	e074      	b.n	800f064 <HAL_UART_Transmit+0x12a>
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	2201      	movs	r2, #1
 800ef7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	2200      	movs	r2, #0
 800ef86:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	2221      	movs	r2, #33	; 0x21
 800ef8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800ef90:	f7fc fa8a 	bl	800b4a8 <HAL_GetTick>
 800ef94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	88fa      	ldrh	r2, [r7, #6]
 800ef9a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	88fa      	ldrh	r2, [r7, #6]
 800efa0:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800efa2:	e042      	b.n	800f02a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800efa8:	b29b      	uxth	r3, r3
 800efaa:	3b01      	subs	r3, #1
 800efac:	b29a      	uxth	r2, r3
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	689b      	ldr	r3, [r3, #8]
 800efb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800efba:	d122      	bne.n	800f002 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	9300      	str	r3, [sp, #0]
 800efc0:	697b      	ldr	r3, [r7, #20]
 800efc2:	2200      	movs	r2, #0
 800efc4:	2180      	movs	r1, #128	; 0x80
 800efc6:	68f8      	ldr	r0, [r7, #12]
 800efc8:	f000 f9ac 	bl	800f324 <UART_WaitOnFlagUntilTimeout>
 800efcc:	4603      	mov	r3, r0
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d001      	beq.n	800efd6 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 800efd2:	2303      	movs	r3, #3
 800efd4:	e046      	b.n	800f064 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	461a      	mov	r2, r3
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800efe8:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	691b      	ldr	r3, [r3, #16]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d103      	bne.n	800effa <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	3302      	adds	r3, #2
 800eff6:	60bb      	str	r3, [r7, #8]
 800eff8:	e017      	b.n	800f02a <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 800effa:	68bb      	ldr	r3, [r7, #8]
 800effc:	3301      	adds	r3, #1
 800effe:	60bb      	str	r3, [r7, #8]
 800f000:	e013      	b.n	800f02a <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	9300      	str	r3, [sp, #0]
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	2200      	movs	r2, #0
 800f00a:	2180      	movs	r1, #128	; 0x80
 800f00c:	68f8      	ldr	r0, [r7, #12]
 800f00e:	f000 f989 	bl	800f324 <UART_WaitOnFlagUntilTimeout>
 800f012:	4603      	mov	r3, r0
 800f014:	2b00      	cmp	r3, #0
 800f016:	d001      	beq.n	800f01c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800f018:	2303      	movs	r3, #3
 800f01a:	e023      	b.n	800f064 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 800f01c:	68bb      	ldr	r3, [r7, #8]
 800f01e:	1c5a      	adds	r2, r3, #1
 800f020:	60ba      	str	r2, [r7, #8]
 800f022:	781a      	ldrb	r2, [r3, #0]
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f02e:	b29b      	uxth	r3, r3
 800f030:	2b00      	cmp	r3, #0
 800f032:	d1b7      	bne.n	800efa4 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	9300      	str	r3, [sp, #0]
 800f038:	697b      	ldr	r3, [r7, #20]
 800f03a:	2200      	movs	r2, #0
 800f03c:	2140      	movs	r1, #64	; 0x40
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	f000 f970 	bl	800f324 <UART_WaitOnFlagUntilTimeout>
 800f044:	4603      	mov	r3, r0
 800f046:	2b00      	cmp	r3, #0
 800f048:	d001      	beq.n	800f04e <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 800f04a:	2303      	movs	r3, #3
 800f04c:	e00a      	b.n	800f064 <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	2220      	movs	r2, #32
 800f052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	2200      	movs	r2, #0
 800f05a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 800f05e:	2300      	movs	r3, #0
 800f060:	e000      	b.n	800f064 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800f062:	2302      	movs	r3, #2
  }
}
 800f064:	4618      	mov	r0, r3
 800f066:	3718      	adds	r7, #24
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}

0800f06c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f06c:	b480      	push	{r7}
 800f06e:	b085      	sub	sp, #20
 800f070:	af00      	add	r7, sp, #0
 800f072:	60f8      	str	r0, [r7, #12]
 800f074:	60b9      	str	r1, [r7, #8]
 800f076:	4613      	mov	r3, r2
 800f078:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f080:	b2db      	uxtb	r3, r3
 800f082:	2b20      	cmp	r3, #32
 800f084:	d138      	bne.n	800f0f8 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d002      	beq.n	800f092 <HAL_UART_Receive_IT+0x26>
 800f08c:	88fb      	ldrh	r3, [r7, #6]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d101      	bne.n	800f096 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800f092:	2301      	movs	r3, #1
 800f094:	e031      	b.n	800f0fa <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f09c:	2b01      	cmp	r3, #1
 800f09e:	d101      	bne.n	800f0a4 <HAL_UART_Receive_IT+0x38>
 800f0a0:	2302      	movs	r3, #2
 800f0a2:	e02a      	b.n	800f0fa <HAL_UART_Receive_IT+0x8e>
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	2201      	movs	r2, #1
 800f0a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	68ba      	ldr	r2, [r7, #8]
 800f0b0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	88fa      	ldrh	r2, [r7, #6]
 800f0b6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	88fa      	ldrh	r2, [r7, #6]
 800f0bc:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	2222      	movs	r2, #34	; 0x22
 800f0c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	695a      	ldr	r2, [r3, #20]
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	f042 0201 	orr.w	r2, r2, #1
 800f0e2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	68da      	ldr	r2, [r3, #12]
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800f0f2:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	e000      	b.n	800f0fa <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 800f0f8:	2302      	movs	r3, #2
  }
}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	3714      	adds	r7, #20
 800f0fe:	46bd      	mov	sp, r7
 800f100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f104:	4770      	bx	lr
	...

0800f108 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b088      	sub	sp, #32
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	68db      	ldr	r3, [r3, #12]
 800f11e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	695b      	ldr	r3, [r3, #20]
 800f126:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800f128:	2300      	movs	r3, #0
 800f12a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800f12c:	2300      	movs	r3, #0
 800f12e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f130:	69fb      	ldr	r3, [r7, #28]
 800f132:	f003 030f 	and.w	r3, r3, #15
 800f136:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800f138:	693b      	ldr	r3, [r7, #16]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d10d      	bne.n	800f15a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f13e:	69fb      	ldr	r3, [r7, #28]
 800f140:	f003 0320 	and.w	r3, r3, #32
 800f144:	2b00      	cmp	r3, #0
 800f146:	d008      	beq.n	800f15a <HAL_UART_IRQHandler+0x52>
 800f148:	69bb      	ldr	r3, [r7, #24]
 800f14a:	f003 0320 	and.w	r3, r3, #32
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d003      	beq.n	800f15a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800f152:	6878      	ldr	r0, [r7, #4]
 800f154:	f000 f9d0 	bl	800f4f8 <UART_Receive_IT>
      return;
 800f158:	e0cb      	b.n	800f2f2 <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f15a:	693b      	ldr	r3, [r7, #16]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	f000 80ab 	beq.w	800f2b8 <HAL_UART_IRQHandler+0x1b0>
 800f162:	697b      	ldr	r3, [r7, #20]
 800f164:	f003 0301 	and.w	r3, r3, #1
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d105      	bne.n	800f178 <HAL_UART_IRQHandler+0x70>
 800f16c:	69bb      	ldr	r3, [r7, #24]
 800f16e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800f172:	2b00      	cmp	r3, #0
 800f174:	f000 80a0 	beq.w	800f2b8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f178:	69fb      	ldr	r3, [r7, #28]
 800f17a:	f003 0301 	and.w	r3, r3, #1
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d00a      	beq.n	800f198 <HAL_UART_IRQHandler+0x90>
 800f182:	69bb      	ldr	r3, [r7, #24]
 800f184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d005      	beq.n	800f198 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f190:	f043 0201 	orr.w	r2, r3, #1
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f198:	69fb      	ldr	r3, [r7, #28]
 800f19a:	f003 0304 	and.w	r3, r3, #4
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d00a      	beq.n	800f1b8 <HAL_UART_IRQHandler+0xb0>
 800f1a2:	697b      	ldr	r3, [r7, #20]
 800f1a4:	f003 0301 	and.w	r3, r3, #1
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d005      	beq.n	800f1b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1b0:	f043 0202 	orr.w	r2, r3, #2
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f1b8:	69fb      	ldr	r3, [r7, #28]
 800f1ba:	f003 0302 	and.w	r3, r3, #2
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d00a      	beq.n	800f1d8 <HAL_UART_IRQHandler+0xd0>
 800f1c2:	697b      	ldr	r3, [r7, #20]
 800f1c4:	f003 0301 	and.w	r3, r3, #1
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d005      	beq.n	800f1d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1d0:	f043 0204 	orr.w	r2, r3, #4
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f1d8:	69fb      	ldr	r3, [r7, #28]
 800f1da:	f003 0308 	and.w	r3, r3, #8
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d00a      	beq.n	800f1f8 <HAL_UART_IRQHandler+0xf0>
 800f1e2:	697b      	ldr	r3, [r7, #20]
 800f1e4:	f003 0301 	and.w	r3, r3, #1
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d005      	beq.n	800f1f8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1f0:	f043 0208 	orr.w	r2, r3, #8
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d077      	beq.n	800f2f0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f200:	69fb      	ldr	r3, [r7, #28]
 800f202:	f003 0320 	and.w	r3, r3, #32
 800f206:	2b00      	cmp	r3, #0
 800f208:	d007      	beq.n	800f21a <HAL_UART_IRQHandler+0x112>
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	f003 0320 	and.w	r3, r3, #32
 800f210:	2b00      	cmp	r3, #0
 800f212:	d002      	beq.n	800f21a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800f214:	6878      	ldr	r0, [r7, #4]
 800f216:	f000 f96f 	bl	800f4f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	695b      	ldr	r3, [r3, #20]
 800f220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f224:	2b00      	cmp	r3, #0
 800f226:	bf14      	ite	ne
 800f228:	2301      	movne	r3, #1
 800f22a:	2300      	moveq	r3, #0
 800f22c:	b2db      	uxtb	r3, r3
 800f22e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f234:	f003 0308 	and.w	r3, r3, #8
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d102      	bne.n	800f242 <HAL_UART_IRQHandler+0x13a>
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d031      	beq.n	800f2a6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f242:	6878      	ldr	r0, [r7, #4]
 800f244:	f000 f8b8 	bl	800f3b8 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	695b      	ldr	r3, [r3, #20]
 800f24e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f252:	2b00      	cmp	r3, #0
 800f254:	d023      	beq.n	800f29e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	695a      	ldr	r2, [r3, #20]
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f264:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d013      	beq.n	800f296 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f272:	4a21      	ldr	r2, [pc, #132]	; (800f2f8 <HAL_UART_IRQHandler+0x1f0>)
 800f274:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fc fcce 	bl	800bc1c <HAL_DMA_Abort_IT>
 800f280:	4603      	mov	r3, r0
 800f282:	2b00      	cmp	r3, #0
 800f284:	d016      	beq.n	800f2b4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f28a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f28c:	687a      	ldr	r2, [r7, #4]
 800f28e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800f290:	4610      	mov	r0, r2
 800f292:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f294:	e00e      	b.n	800f2b4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 f83a 	bl	800f310 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f29c:	e00a      	b.n	800f2b4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f000 f836 	bl	800f310 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2a4:	e006      	b.n	800f2b4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f000 f832 	bl	800f310 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800f2b2:	e01d      	b.n	800f2f0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2b4:	bf00      	nop
    return;
 800f2b6:	e01b      	b.n	800f2f0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f2b8:	69fb      	ldr	r3, [r7, #28]
 800f2ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d008      	beq.n	800f2d4 <HAL_UART_IRQHandler+0x1cc>
 800f2c2:	69bb      	ldr	r3, [r7, #24]
 800f2c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d003      	beq.n	800f2d4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f000 f8a5 	bl	800f41c <UART_Transmit_IT>
    return;
 800f2d2:	e00e      	b.n	800f2f2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f2d4:	69fb      	ldr	r3, [r7, #28]
 800f2d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d009      	beq.n	800f2f2 <HAL_UART_IRQHandler+0x1ea>
 800f2de:	69bb      	ldr	r3, [r7, #24]
 800f2e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d004      	beq.n	800f2f2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 f8ed 	bl	800f4c8 <UART_EndTransmit_IT>
    return;
 800f2ee:	e000      	b.n	800f2f2 <HAL_UART_IRQHandler+0x1ea>
    return;
 800f2f0:	bf00      	nop
  }
}
 800f2f2:	3720      	adds	r7, #32
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}
 800f2f8:	0800f3f5 	.word	0x0800f3f5

0800f2fc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800f304:	bf00      	nop
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr

0800f310 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f310:	b480      	push	{r7}
 800f312:	b083      	sub	sp, #12
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800f318:	bf00      	nop
 800f31a:	370c      	adds	r7, #12
 800f31c:	46bd      	mov	sp, r7
 800f31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f322:	4770      	bx	lr

0800f324 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60f8      	str	r0, [r7, #12]
 800f32c:	60b9      	str	r1, [r7, #8]
 800f32e:	603b      	str	r3, [r7, #0]
 800f330:	4613      	mov	r3, r2
 800f332:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800f334:	e02c      	b.n	800f390 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800f336:	69bb      	ldr	r3, [r7, #24]
 800f338:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f33c:	d028      	beq.n	800f390 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800f33e:	69bb      	ldr	r3, [r7, #24]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d007      	beq.n	800f354 <UART_WaitOnFlagUntilTimeout+0x30>
 800f344:	f7fc f8b0 	bl	800b4a8 <HAL_GetTick>
 800f348:	4602      	mov	r2, r0
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	1ad3      	subs	r3, r2, r3
 800f34e:	69ba      	ldr	r2, [r7, #24]
 800f350:	429a      	cmp	r2, r3
 800f352:	d21d      	bcs.n	800f390 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	68da      	ldr	r2, [r3, #12]
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f362:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	695a      	ldr	r2, [r3, #20]
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	f022 0201 	bic.w	r2, r2, #1
 800f372:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	2220      	movs	r2, #32
 800f378:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	2220      	movs	r2, #32
 800f380:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	2200      	movs	r2, #0
 800f388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800f38c:	2303      	movs	r3, #3
 800f38e:	e00f      	b.n	800f3b0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	681a      	ldr	r2, [r3, #0]
 800f396:	68bb      	ldr	r3, [r7, #8]
 800f398:	4013      	ands	r3, r2
 800f39a:	68ba      	ldr	r2, [r7, #8]
 800f39c:	429a      	cmp	r2, r3
 800f39e:	bf0c      	ite	eq
 800f3a0:	2301      	moveq	r3, #1
 800f3a2:	2300      	movne	r3, #0
 800f3a4:	b2db      	uxtb	r3, r3
 800f3a6:	461a      	mov	r2, r3
 800f3a8:	79fb      	ldrb	r3, [r7, #7]
 800f3aa:	429a      	cmp	r2, r3
 800f3ac:	d0c3      	beq.n	800f336 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800f3ae:	2300      	movs	r3, #0
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3710      	adds	r7, #16
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	bd80      	pop	{r7, pc}

0800f3b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b083      	sub	sp, #12
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	68da      	ldr	r2, [r3, #12]
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f3ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	695a      	ldr	r2, [r3, #20]
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	f022 0201 	bic.w	r2, r2, #1
 800f3de:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2220      	movs	r2, #32
 800f3e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800f3e8:	bf00      	nop
 800f3ea:	370c      	adds	r7, #12
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f2:	4770      	bx	lr

0800f3f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b084      	sub	sp, #16
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f400:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	2200      	movs	r2, #0
 800f406:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	2200      	movs	r2, #0
 800f40c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800f40e:	68f8      	ldr	r0, [r7, #12]
 800f410:	f7ff ff7e 	bl	800f310 <HAL_UART_ErrorCallback>
}
 800f414:	bf00      	nop
 800f416:	3710      	adds	r7, #16
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}

0800f41c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f41c:	b480      	push	{r7}
 800f41e:	b085      	sub	sp, #20
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f42a:	b2db      	uxtb	r3, r3
 800f42c:	2b21      	cmp	r3, #33	; 0x21
 800f42e:	d144      	bne.n	800f4ba <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f438:	d11a      	bne.n	800f470 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	6a1b      	ldr	r3, [r3, #32]
 800f43e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	881b      	ldrh	r3, [r3, #0]
 800f444:	461a      	mov	r2, r3
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f44e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	691b      	ldr	r3, [r3, #16]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d105      	bne.n	800f464 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	6a1b      	ldr	r3, [r3, #32]
 800f45c:	1c9a      	adds	r2, r3, #2
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	621a      	str	r2, [r3, #32]
 800f462:	e00e      	b.n	800f482 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	6a1b      	ldr	r3, [r3, #32]
 800f468:	1c5a      	adds	r2, r3, #1
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	621a      	str	r2, [r3, #32]
 800f46e:	e008      	b.n	800f482 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6a1b      	ldr	r3, [r3, #32]
 800f474:	1c59      	adds	r1, r3, #1
 800f476:	687a      	ldr	r2, [r7, #4]
 800f478:	6211      	str	r1, [r2, #32]
 800f47a:	781a      	ldrb	r2, [r3, #0]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f486:	b29b      	uxth	r3, r3
 800f488:	3b01      	subs	r3, #1
 800f48a:	b29b      	uxth	r3, r3
 800f48c:	687a      	ldr	r2, [r7, #4]
 800f48e:	4619      	mov	r1, r3
 800f490:	84d1      	strh	r1, [r2, #38]	; 0x26
 800f492:	2b00      	cmp	r3, #0
 800f494:	d10f      	bne.n	800f4b6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	68da      	ldr	r2, [r3, #12]
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f4a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	68da      	ldr	r2, [r3, #12]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f4b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	e000      	b.n	800f4bc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f4ba:	2302      	movs	r3, #2
  }
}
 800f4bc:	4618      	mov	r0, r3
 800f4be:	3714      	adds	r7, #20
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c6:	4770      	bx	lr

0800f4c8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	68da      	ldr	r2, [r3, #12]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f4de:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2220      	movs	r2, #32
 800f4e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f7ff ff07 	bl	800f2fc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800f4ee:	2300      	movs	r3, #0
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b084      	sub	sp, #16
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f506:	b2db      	uxtb	r3, r3
 800f508:	2b22      	cmp	r3, #34	; 0x22
 800f50a:	d169      	bne.n	800f5e0 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	689b      	ldr	r3, [r3, #8]
 800f510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f514:	d123      	bne.n	800f55e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f51a:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	691b      	ldr	r3, [r3, #16]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d10e      	bne.n	800f542 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	685b      	ldr	r3, [r3, #4]
 800f52a:	b29b      	uxth	r3, r3
 800f52c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f530:	b29a      	uxth	r2, r3
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f53a:	1c9a      	adds	r2, r3, #2
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	629a      	str	r2, [r3, #40]	; 0x28
 800f540:	e029      	b.n	800f596 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	b29b      	uxth	r3, r3
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	b29a      	uxth	r2, r3
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f556:	1c5a      	adds	r2, r3, #1
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	629a      	str	r2, [r3, #40]	; 0x28
 800f55c:	e01b      	b.n	800f596 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	691b      	ldr	r3, [r3, #16]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d10a      	bne.n	800f57c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	6858      	ldr	r0, [r3, #4]
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f570:	1c59      	adds	r1, r3, #1
 800f572:	687a      	ldr	r2, [r7, #4]
 800f574:	6291      	str	r1, [r2, #40]	; 0x28
 800f576:	b2c2      	uxtb	r2, r0
 800f578:	701a      	strb	r2, [r3, #0]
 800f57a:	e00c      	b.n	800f596 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	685b      	ldr	r3, [r3, #4]
 800f582:	b2da      	uxtb	r2, r3
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f588:	1c58      	adds	r0, r3, #1
 800f58a:	6879      	ldr	r1, [r7, #4]
 800f58c:	6288      	str	r0, [r1, #40]	; 0x28
 800f58e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f592:	b2d2      	uxtb	r2, r2
 800f594:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f59a:	b29b      	uxth	r3, r3
 800f59c:	3b01      	subs	r3, #1
 800f59e:	b29b      	uxth	r3, r3
 800f5a0:	687a      	ldr	r2, [r7, #4]
 800f5a2:	4619      	mov	r1, r3
 800f5a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d118      	bne.n	800f5dc <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	68da      	ldr	r2, [r3, #12]
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f5b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	695a      	ldr	r2, [r3, #20]
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	f022 0201 	bic.w	r2, r2, #1
 800f5c8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	2220      	movs	r2, #32
 800f5ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f7f2 f872 	bl	80016bc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	e002      	b.n	800f5e2 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 800f5dc:	2300      	movs	r3, #0
 800f5de:	e000      	b.n	800f5e2 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f5e0:	2302      	movs	r3, #2
  }
}
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	3710      	adds	r7, #16
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	bd80      	pop	{r7, pc}
	...

0800f5ec <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f5ec:	b5b0      	push	{r4, r5, r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	691b      	ldr	r3, [r3, #16]
 800f5fe:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800f606:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	68db      	ldr	r3, [r3, #12]
 800f60c:	68fa      	ldr	r2, [r7, #12]
 800f60e:	4313      	orrs	r3, r2
 800f610:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	68fa      	ldr	r2, [r7, #12]
 800f618:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	68db      	ldr	r3, [r3, #12]
 800f620:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f628:	f023 030c 	bic.w	r3, r3, #12
 800f62c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	689a      	ldr	r2, [r3, #8]
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	691b      	ldr	r3, [r3, #16]
 800f636:	431a      	orrs	r2, r3
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	695b      	ldr	r3, [r3, #20]
 800f63c:	431a      	orrs	r2, r3
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	69db      	ldr	r3, [r3, #28]
 800f642:	4313      	orrs	r3, r2
 800f644:	68fa      	ldr	r2, [r7, #12]
 800f646:	4313      	orrs	r3, r2
 800f648:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	68fa      	ldr	r2, [r7, #12]
 800f650:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	695b      	ldr	r3, [r3, #20]
 800f658:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f660:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	699b      	ldr	r3, [r3, #24]
 800f666:	68fa      	ldr	r2, [r7, #12]
 800f668:	4313      	orrs	r3, r2
 800f66a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	68fa      	ldr	r2, [r7, #12]
 800f672:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	69db      	ldr	r3, [r3, #28]
 800f678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f67c:	f040 80e4 	bne.w	800f848 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4aab      	ldr	r2, [pc, #684]	; (800f934 <UART_SetConfig+0x348>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d004      	beq.n	800f694 <UART_SetConfig+0xa8>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	4aaa      	ldr	r2, [pc, #680]	; (800f938 <UART_SetConfig+0x34c>)
 800f690:	4293      	cmp	r3, r2
 800f692:	d16c      	bne.n	800f76e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800f694:	f7fd ffac 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f698:	4602      	mov	r2, r0
 800f69a:	4613      	mov	r3, r2
 800f69c:	009b      	lsls	r3, r3, #2
 800f69e:	4413      	add	r3, r2
 800f6a0:	009a      	lsls	r2, r3, #2
 800f6a2:	441a      	add	r2, r3
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	685b      	ldr	r3, [r3, #4]
 800f6a8:	005b      	lsls	r3, r3, #1
 800f6aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6ae:	4aa3      	ldr	r2, [pc, #652]	; (800f93c <UART_SetConfig+0x350>)
 800f6b0:	fba2 2303 	umull	r2, r3, r2, r3
 800f6b4:	095b      	lsrs	r3, r3, #5
 800f6b6:	011c      	lsls	r4, r3, #4
 800f6b8:	f7fd ff9a 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f6bc:	4602      	mov	r2, r0
 800f6be:	4613      	mov	r3, r2
 800f6c0:	009b      	lsls	r3, r3, #2
 800f6c2:	4413      	add	r3, r2
 800f6c4:	009a      	lsls	r2, r3, #2
 800f6c6:	441a      	add	r2, r3
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	685b      	ldr	r3, [r3, #4]
 800f6cc:	005b      	lsls	r3, r3, #1
 800f6ce:	fbb2 f5f3 	udiv	r5, r2, r3
 800f6d2:	f7fd ff8d 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f6d6:	4602      	mov	r2, r0
 800f6d8:	4613      	mov	r3, r2
 800f6da:	009b      	lsls	r3, r3, #2
 800f6dc:	4413      	add	r3, r2
 800f6de:	009a      	lsls	r2, r3, #2
 800f6e0:	441a      	add	r2, r3
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	685b      	ldr	r3, [r3, #4]
 800f6e6:	005b      	lsls	r3, r3, #1
 800f6e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6ec:	4a93      	ldr	r2, [pc, #588]	; (800f93c <UART_SetConfig+0x350>)
 800f6ee:	fba2 2303 	umull	r2, r3, r2, r3
 800f6f2:	095b      	lsrs	r3, r3, #5
 800f6f4:	2264      	movs	r2, #100	; 0x64
 800f6f6:	fb02 f303 	mul.w	r3, r2, r3
 800f6fa:	1aeb      	subs	r3, r5, r3
 800f6fc:	00db      	lsls	r3, r3, #3
 800f6fe:	3332      	adds	r3, #50	; 0x32
 800f700:	4a8e      	ldr	r2, [pc, #568]	; (800f93c <UART_SetConfig+0x350>)
 800f702:	fba2 2303 	umull	r2, r3, r2, r3
 800f706:	095b      	lsrs	r3, r3, #5
 800f708:	005b      	lsls	r3, r3, #1
 800f70a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f70e:	441c      	add	r4, r3
 800f710:	f7fd ff6e 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f714:	4602      	mov	r2, r0
 800f716:	4613      	mov	r3, r2
 800f718:	009b      	lsls	r3, r3, #2
 800f71a:	4413      	add	r3, r2
 800f71c:	009a      	lsls	r2, r3, #2
 800f71e:	441a      	add	r2, r3
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	685b      	ldr	r3, [r3, #4]
 800f724:	005b      	lsls	r3, r3, #1
 800f726:	fbb2 f5f3 	udiv	r5, r2, r3
 800f72a:	f7fd ff61 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f72e:	4602      	mov	r2, r0
 800f730:	4613      	mov	r3, r2
 800f732:	009b      	lsls	r3, r3, #2
 800f734:	4413      	add	r3, r2
 800f736:	009a      	lsls	r2, r3, #2
 800f738:	441a      	add	r2, r3
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	685b      	ldr	r3, [r3, #4]
 800f73e:	005b      	lsls	r3, r3, #1
 800f740:	fbb2 f3f3 	udiv	r3, r2, r3
 800f744:	4a7d      	ldr	r2, [pc, #500]	; (800f93c <UART_SetConfig+0x350>)
 800f746:	fba2 2303 	umull	r2, r3, r2, r3
 800f74a:	095b      	lsrs	r3, r3, #5
 800f74c:	2264      	movs	r2, #100	; 0x64
 800f74e:	fb02 f303 	mul.w	r3, r2, r3
 800f752:	1aeb      	subs	r3, r5, r3
 800f754:	00db      	lsls	r3, r3, #3
 800f756:	3332      	adds	r3, #50	; 0x32
 800f758:	4a78      	ldr	r2, [pc, #480]	; (800f93c <UART_SetConfig+0x350>)
 800f75a:	fba2 2303 	umull	r2, r3, r2, r3
 800f75e:	095b      	lsrs	r3, r3, #5
 800f760:	f003 0207 	and.w	r2, r3, #7
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4422      	add	r2, r4
 800f76a:	609a      	str	r2, [r3, #8]
 800f76c:	e154      	b.n	800fa18 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800f76e:	f7fd ff1d 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f772:	4602      	mov	r2, r0
 800f774:	4613      	mov	r3, r2
 800f776:	009b      	lsls	r3, r3, #2
 800f778:	4413      	add	r3, r2
 800f77a:	009a      	lsls	r2, r3, #2
 800f77c:	441a      	add	r2, r3
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	685b      	ldr	r3, [r3, #4]
 800f782:	005b      	lsls	r3, r3, #1
 800f784:	fbb2 f3f3 	udiv	r3, r2, r3
 800f788:	4a6c      	ldr	r2, [pc, #432]	; (800f93c <UART_SetConfig+0x350>)
 800f78a:	fba2 2303 	umull	r2, r3, r2, r3
 800f78e:	095b      	lsrs	r3, r3, #5
 800f790:	011c      	lsls	r4, r3, #4
 800f792:	f7fd ff0b 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f796:	4602      	mov	r2, r0
 800f798:	4613      	mov	r3, r2
 800f79a:	009b      	lsls	r3, r3, #2
 800f79c:	4413      	add	r3, r2
 800f79e:	009a      	lsls	r2, r3, #2
 800f7a0:	441a      	add	r2, r3
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	685b      	ldr	r3, [r3, #4]
 800f7a6:	005b      	lsls	r3, r3, #1
 800f7a8:	fbb2 f5f3 	udiv	r5, r2, r3
 800f7ac:	f7fd fefe 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	4613      	mov	r3, r2
 800f7b4:	009b      	lsls	r3, r3, #2
 800f7b6:	4413      	add	r3, r2
 800f7b8:	009a      	lsls	r2, r3, #2
 800f7ba:	441a      	add	r2, r3
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	685b      	ldr	r3, [r3, #4]
 800f7c0:	005b      	lsls	r3, r3, #1
 800f7c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f7c6:	4a5d      	ldr	r2, [pc, #372]	; (800f93c <UART_SetConfig+0x350>)
 800f7c8:	fba2 2303 	umull	r2, r3, r2, r3
 800f7cc:	095b      	lsrs	r3, r3, #5
 800f7ce:	2264      	movs	r2, #100	; 0x64
 800f7d0:	fb02 f303 	mul.w	r3, r2, r3
 800f7d4:	1aeb      	subs	r3, r5, r3
 800f7d6:	00db      	lsls	r3, r3, #3
 800f7d8:	3332      	adds	r3, #50	; 0x32
 800f7da:	4a58      	ldr	r2, [pc, #352]	; (800f93c <UART_SetConfig+0x350>)
 800f7dc:	fba2 2303 	umull	r2, r3, r2, r3
 800f7e0:	095b      	lsrs	r3, r3, #5
 800f7e2:	005b      	lsls	r3, r3, #1
 800f7e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f7e8:	441c      	add	r4, r3
 800f7ea:	f7fd fedf 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f7ee:	4602      	mov	r2, r0
 800f7f0:	4613      	mov	r3, r2
 800f7f2:	009b      	lsls	r3, r3, #2
 800f7f4:	4413      	add	r3, r2
 800f7f6:	009a      	lsls	r2, r3, #2
 800f7f8:	441a      	add	r2, r3
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	685b      	ldr	r3, [r3, #4]
 800f7fe:	005b      	lsls	r3, r3, #1
 800f800:	fbb2 f5f3 	udiv	r5, r2, r3
 800f804:	f7fd fed2 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f808:	4602      	mov	r2, r0
 800f80a:	4613      	mov	r3, r2
 800f80c:	009b      	lsls	r3, r3, #2
 800f80e:	4413      	add	r3, r2
 800f810:	009a      	lsls	r2, r3, #2
 800f812:	441a      	add	r2, r3
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	685b      	ldr	r3, [r3, #4]
 800f818:	005b      	lsls	r3, r3, #1
 800f81a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f81e:	4a47      	ldr	r2, [pc, #284]	; (800f93c <UART_SetConfig+0x350>)
 800f820:	fba2 2303 	umull	r2, r3, r2, r3
 800f824:	095b      	lsrs	r3, r3, #5
 800f826:	2264      	movs	r2, #100	; 0x64
 800f828:	fb02 f303 	mul.w	r3, r2, r3
 800f82c:	1aeb      	subs	r3, r5, r3
 800f82e:	00db      	lsls	r3, r3, #3
 800f830:	3332      	adds	r3, #50	; 0x32
 800f832:	4a42      	ldr	r2, [pc, #264]	; (800f93c <UART_SetConfig+0x350>)
 800f834:	fba2 2303 	umull	r2, r3, r2, r3
 800f838:	095b      	lsrs	r3, r3, #5
 800f83a:	f003 0207 	and.w	r2, r3, #7
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	4422      	add	r2, r4
 800f844:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800f846:	e0e7      	b.n	800fa18 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	4a39      	ldr	r2, [pc, #228]	; (800f934 <UART_SetConfig+0x348>)
 800f84e:	4293      	cmp	r3, r2
 800f850:	d004      	beq.n	800f85c <UART_SetConfig+0x270>
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	4a38      	ldr	r2, [pc, #224]	; (800f938 <UART_SetConfig+0x34c>)
 800f858:	4293      	cmp	r3, r2
 800f85a:	d171      	bne.n	800f940 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800f85c:	f7fd fec8 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f860:	4602      	mov	r2, r0
 800f862:	4613      	mov	r3, r2
 800f864:	009b      	lsls	r3, r3, #2
 800f866:	4413      	add	r3, r2
 800f868:	009a      	lsls	r2, r3, #2
 800f86a:	441a      	add	r2, r3
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	009b      	lsls	r3, r3, #2
 800f872:	fbb2 f3f3 	udiv	r3, r2, r3
 800f876:	4a31      	ldr	r2, [pc, #196]	; (800f93c <UART_SetConfig+0x350>)
 800f878:	fba2 2303 	umull	r2, r3, r2, r3
 800f87c:	095b      	lsrs	r3, r3, #5
 800f87e:	011c      	lsls	r4, r3, #4
 800f880:	f7fd feb6 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f884:	4602      	mov	r2, r0
 800f886:	4613      	mov	r3, r2
 800f888:	009b      	lsls	r3, r3, #2
 800f88a:	4413      	add	r3, r2
 800f88c:	009a      	lsls	r2, r3, #2
 800f88e:	441a      	add	r2, r3
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	685b      	ldr	r3, [r3, #4]
 800f894:	009b      	lsls	r3, r3, #2
 800f896:	fbb2 f5f3 	udiv	r5, r2, r3
 800f89a:	f7fd fea9 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f89e:	4602      	mov	r2, r0
 800f8a0:	4613      	mov	r3, r2
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	009a      	lsls	r2, r3, #2
 800f8a8:	441a      	add	r2, r3
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	009b      	lsls	r3, r3, #2
 800f8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8b4:	4a21      	ldr	r2, [pc, #132]	; (800f93c <UART_SetConfig+0x350>)
 800f8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800f8ba:	095b      	lsrs	r3, r3, #5
 800f8bc:	2264      	movs	r2, #100	; 0x64
 800f8be:	fb02 f303 	mul.w	r3, r2, r3
 800f8c2:	1aeb      	subs	r3, r5, r3
 800f8c4:	011b      	lsls	r3, r3, #4
 800f8c6:	3332      	adds	r3, #50	; 0x32
 800f8c8:	4a1c      	ldr	r2, [pc, #112]	; (800f93c <UART_SetConfig+0x350>)
 800f8ca:	fba2 2303 	umull	r2, r3, r2, r3
 800f8ce:	095b      	lsrs	r3, r3, #5
 800f8d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f8d4:	441c      	add	r4, r3
 800f8d6:	f7fd fe8b 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	4613      	mov	r3, r2
 800f8de:	009b      	lsls	r3, r3, #2
 800f8e0:	4413      	add	r3, r2
 800f8e2:	009a      	lsls	r2, r3, #2
 800f8e4:	441a      	add	r2, r3
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	685b      	ldr	r3, [r3, #4]
 800f8ea:	009b      	lsls	r3, r3, #2
 800f8ec:	fbb2 f5f3 	udiv	r5, r2, r3
 800f8f0:	f7fd fe7e 	bl	800d5f0 <HAL_RCC_GetPCLK2Freq>
 800f8f4:	4602      	mov	r2, r0
 800f8f6:	4613      	mov	r3, r2
 800f8f8:	009b      	lsls	r3, r3, #2
 800f8fa:	4413      	add	r3, r2
 800f8fc:	009a      	lsls	r2, r3, #2
 800f8fe:	441a      	add	r2, r3
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	009b      	lsls	r3, r3, #2
 800f906:	fbb2 f3f3 	udiv	r3, r2, r3
 800f90a:	4a0c      	ldr	r2, [pc, #48]	; (800f93c <UART_SetConfig+0x350>)
 800f90c:	fba2 2303 	umull	r2, r3, r2, r3
 800f910:	095b      	lsrs	r3, r3, #5
 800f912:	2264      	movs	r2, #100	; 0x64
 800f914:	fb02 f303 	mul.w	r3, r2, r3
 800f918:	1aeb      	subs	r3, r5, r3
 800f91a:	011b      	lsls	r3, r3, #4
 800f91c:	3332      	adds	r3, #50	; 0x32
 800f91e:	4a07      	ldr	r2, [pc, #28]	; (800f93c <UART_SetConfig+0x350>)
 800f920:	fba2 2303 	umull	r2, r3, r2, r3
 800f924:	095b      	lsrs	r3, r3, #5
 800f926:	f003 020f 	and.w	r2, r3, #15
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	4422      	add	r2, r4
 800f930:	609a      	str	r2, [r3, #8]
 800f932:	e071      	b.n	800fa18 <UART_SetConfig+0x42c>
 800f934:	40011000 	.word	0x40011000
 800f938:	40011400 	.word	0x40011400
 800f93c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800f940:	f7fd fe34 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f944:	4602      	mov	r2, r0
 800f946:	4613      	mov	r3, r2
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	4413      	add	r3, r2
 800f94c:	009a      	lsls	r2, r3, #2
 800f94e:	441a      	add	r2, r3
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	685b      	ldr	r3, [r3, #4]
 800f954:	009b      	lsls	r3, r3, #2
 800f956:	fbb2 f3f3 	udiv	r3, r2, r3
 800f95a:	4a31      	ldr	r2, [pc, #196]	; (800fa20 <UART_SetConfig+0x434>)
 800f95c:	fba2 2303 	umull	r2, r3, r2, r3
 800f960:	095b      	lsrs	r3, r3, #5
 800f962:	011c      	lsls	r4, r3, #4
 800f964:	f7fd fe22 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f968:	4602      	mov	r2, r0
 800f96a:	4613      	mov	r3, r2
 800f96c:	009b      	lsls	r3, r3, #2
 800f96e:	4413      	add	r3, r2
 800f970:	009a      	lsls	r2, r3, #2
 800f972:	441a      	add	r2, r3
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	685b      	ldr	r3, [r3, #4]
 800f978:	009b      	lsls	r3, r3, #2
 800f97a:	fbb2 f5f3 	udiv	r5, r2, r3
 800f97e:	f7fd fe15 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f982:	4602      	mov	r2, r0
 800f984:	4613      	mov	r3, r2
 800f986:	009b      	lsls	r3, r3, #2
 800f988:	4413      	add	r3, r2
 800f98a:	009a      	lsls	r2, r3, #2
 800f98c:	441a      	add	r2, r3
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	685b      	ldr	r3, [r3, #4]
 800f992:	009b      	lsls	r3, r3, #2
 800f994:	fbb2 f3f3 	udiv	r3, r2, r3
 800f998:	4a21      	ldr	r2, [pc, #132]	; (800fa20 <UART_SetConfig+0x434>)
 800f99a:	fba2 2303 	umull	r2, r3, r2, r3
 800f99e:	095b      	lsrs	r3, r3, #5
 800f9a0:	2264      	movs	r2, #100	; 0x64
 800f9a2:	fb02 f303 	mul.w	r3, r2, r3
 800f9a6:	1aeb      	subs	r3, r5, r3
 800f9a8:	011b      	lsls	r3, r3, #4
 800f9aa:	3332      	adds	r3, #50	; 0x32
 800f9ac:	4a1c      	ldr	r2, [pc, #112]	; (800fa20 <UART_SetConfig+0x434>)
 800f9ae:	fba2 2303 	umull	r2, r3, r2, r3
 800f9b2:	095b      	lsrs	r3, r3, #5
 800f9b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f9b8:	441c      	add	r4, r3
 800f9ba:	f7fd fdf7 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f9be:	4602      	mov	r2, r0
 800f9c0:	4613      	mov	r3, r2
 800f9c2:	009b      	lsls	r3, r3, #2
 800f9c4:	4413      	add	r3, r2
 800f9c6:	009a      	lsls	r2, r3, #2
 800f9c8:	441a      	add	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	685b      	ldr	r3, [r3, #4]
 800f9ce:	009b      	lsls	r3, r3, #2
 800f9d0:	fbb2 f5f3 	udiv	r5, r2, r3
 800f9d4:	f7fd fdea 	bl	800d5ac <HAL_RCC_GetPCLK1Freq>
 800f9d8:	4602      	mov	r2, r0
 800f9da:	4613      	mov	r3, r2
 800f9dc:	009b      	lsls	r3, r3, #2
 800f9de:	4413      	add	r3, r2
 800f9e0:	009a      	lsls	r2, r3, #2
 800f9e2:	441a      	add	r2, r3
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	685b      	ldr	r3, [r3, #4]
 800f9e8:	009b      	lsls	r3, r3, #2
 800f9ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800f9ee:	4a0c      	ldr	r2, [pc, #48]	; (800fa20 <UART_SetConfig+0x434>)
 800f9f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f9f4:	095b      	lsrs	r3, r3, #5
 800f9f6:	2264      	movs	r2, #100	; 0x64
 800f9f8:	fb02 f303 	mul.w	r3, r2, r3
 800f9fc:	1aeb      	subs	r3, r5, r3
 800f9fe:	011b      	lsls	r3, r3, #4
 800fa00:	3332      	adds	r3, #50	; 0x32
 800fa02:	4a07      	ldr	r2, [pc, #28]	; (800fa20 <UART_SetConfig+0x434>)
 800fa04:	fba2 2303 	umull	r2, r3, r2, r3
 800fa08:	095b      	lsrs	r3, r3, #5
 800fa0a:	f003 020f 	and.w	r2, r3, #15
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	4422      	add	r2, r4
 800fa14:	609a      	str	r2, [r3, #8]
}
 800fa16:	e7ff      	b.n	800fa18 <UART_SetConfig+0x42c>
 800fa18:	bf00      	nop
 800fa1a:	3710      	adds	r7, #16
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bdb0      	pop	{r4, r5, r7, pc}
 800fa20:	51eb851f 	.word	0x51eb851f

0800fa24 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 800fa24:	b480      	push	{r7}
 800fa26:	b085      	sub	sp, #20
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
 800fa2c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800fa2e:	2300      	movs	r3, #0
 800fa30:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	019b      	lsls	r3, r3, #6
 800fa36:	f043 0220 	orr.w	r2, r3, #32
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	3301      	adds	r3, #1
 800fa42:	60fb      	str	r3, [r7, #12]
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	4a09      	ldr	r2, [pc, #36]	; (800fa6c <USB_FlushTxFifo+0x48>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d901      	bls.n	800fa50 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800fa4c:	2303      	movs	r3, #3
 800fa4e:	e006      	b.n	800fa5e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	691b      	ldr	r3, [r3, #16]
 800fa54:	f003 0320 	and.w	r3, r3, #32
 800fa58:	2b20      	cmp	r3, #32
 800fa5a:	d0f0      	beq.n	800fa3e <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 800fa5c:	2300      	movs	r3, #0
}
 800fa5e:	4618      	mov	r0, r3
 800fa60:	3714      	adds	r7, #20
 800fa62:	46bd      	mov	sp, r7
 800fa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa68:	4770      	bx	lr
 800fa6a:	bf00      	nop
 800fa6c:	00030d40 	.word	0x00030d40

0800fa70 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b085      	sub	sp, #20
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa82:	689b      	ldr	r3, [r3, #8]
 800fa84:	f003 0306 	and.w	r3, r3, #6
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d102      	bne.n	800fa92 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	73fb      	strb	r3, [r7, #15]
 800fa90:	e01c      	b.n	800facc <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa98:	689b      	ldr	r3, [r3, #8]
 800fa9a:	f003 0306 	and.w	r3, r3, #6
 800fa9e:	2b02      	cmp	r3, #2
 800faa0:	d007      	beq.n	800fab2 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faa8:	689b      	ldr	r3, [r3, #8]
 800faaa:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800faae:	2b06      	cmp	r3, #6
 800fab0:	d102      	bne.n	800fab8 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 800fab2:	2303      	movs	r3, #3
 800fab4:	73fb      	strb	r3, [r7, #15]
 800fab6:	e009      	b.n	800facc <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fabe:	689b      	ldr	r3, [r3, #8]
 800fac0:	f003 0306 	and.w	r3, r3, #6
 800fac4:	2b04      	cmp	r3, #4
 800fac6:	d101      	bne.n	800facc <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 800fac8:	2302      	movs	r3, #2
 800faca:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 800facc:	7bfb      	ldrb	r3, [r7, #15]
}
 800face:	4618      	mov	r0, r3
 800fad0:	3714      	adds	r7, #20
 800fad2:	46bd      	mov	sp, r7
 800fad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad8:	4770      	bx	lr

0800fada <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fada:	b480      	push	{r7}
 800fadc:	b083      	sub	sp, #12
 800fade:	af00      	add	r7, sp, #0
 800fae0:	6078      	str	r0, [r7, #4]
 800fae2:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 800fae4:	683b      	ldr	r3, [r7, #0]
 800fae6:	785b      	ldrb	r3, [r3, #1]
 800fae8:	2b01      	cmp	r3, #1
 800faea:	d13c      	bne.n	800fb66 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faf2:	69da      	ldr	r2, [r3, #28]
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	4619      	mov	r1, r3
 800fafa:	2301      	movs	r3, #1
 800fafc:	408b      	lsls	r3, r1
 800fafe:	b29b      	uxth	r3, r3
 800fb00:	6879      	ldr	r1, [r7, #4]
 800fb02:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb06:	4313      	orrs	r3, r2
 800fb08:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	015a      	lsls	r2, r3, #5
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	4413      	add	r3, r2
 800fb14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d159      	bne.n	800fbd6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	015a      	lsls	r2, r3, #5
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	4413      	add	r3, r2
 800fb2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb30:	681a      	ldr	r2, [r3, #0]
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	689b      	ldr	r3, [r3, #8]
 800fb36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fb3a:	6839      	ldr	r1, [r7, #0]
 800fb3c:	78c9      	ldrb	r1, [r1, #3]
 800fb3e:	0489      	lsls	r1, r1, #18
 800fb40:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 800fb42:	6839      	ldr	r1, [r7, #0]
 800fb44:	7809      	ldrb	r1, [r1, #0]
 800fb46:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800fb48:	430b      	orrs	r3, r1
 800fb4a:	4313      	orrs	r3, r2
 800fb4c:	683a      	ldr	r2, [r7, #0]
 800fb4e:	7812      	ldrb	r2, [r2, #0]
 800fb50:	0151      	lsls	r1, r2, #5
 800fb52:	687a      	ldr	r2, [r7, #4]
 800fb54:	440a      	add	r2, r1
 800fb56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fb5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb62:	6013      	str	r3, [r2, #0]
 800fb64:	e037      	b.n	800fbd6 <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb6c:	69da      	ldr	r2, [r3, #28]
 800fb6e:	683b      	ldr	r3, [r7, #0]
 800fb70:	781b      	ldrb	r3, [r3, #0]
 800fb72:	4619      	mov	r1, r3
 800fb74:	2301      	movs	r3, #1
 800fb76:	408b      	lsls	r3, r1
 800fb78:	041b      	lsls	r3, r3, #16
 800fb7a:	6879      	ldr	r1, [r7, #4]
 800fb7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb80:	4313      	orrs	r3, r2
 800fb82:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	781b      	ldrb	r3, [r3, #0]
 800fb88:	015a      	lsls	r2, r3, #5
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	4413      	add	r3, r2
 800fb8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d11c      	bne.n	800fbd6 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 800fb9c:	683b      	ldr	r3, [r7, #0]
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	015a      	lsls	r2, r3, #5
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	4413      	add	r3, r2
 800fba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbaa:	681a      	ldr	r2, [r3, #0]
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	689b      	ldr	r3, [r3, #8]
 800fbb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fbb4:	6839      	ldr	r1, [r7, #0]
 800fbb6:	78c9      	ldrb	r1, [r1, #3]
 800fbb8:	0489      	lsls	r1, r1, #18
 800fbba:	430b      	orrs	r3, r1
 800fbbc:	4313      	orrs	r3, r2
 800fbbe:	683a      	ldr	r2, [r7, #0]
 800fbc0:	7812      	ldrb	r2, [r2, #0]
 800fbc2:	0151      	lsls	r1, r2, #5
 800fbc4:	687a      	ldr	r2, [r7, #4]
 800fbc6:	440a      	add	r2, r1
 800fbc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fbd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fbd4:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 800fbd6:	2300      	movs	r3, #0
}
 800fbd8:	4618      	mov	r0, r3
 800fbda:	370c      	adds	r7, #12
 800fbdc:	46bd      	mov	sp, r7
 800fbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe2:	4770      	bx	lr

0800fbe4 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b088      	sub	sp, #32
 800fbe8:	af02      	add	r7, sp, #8
 800fbea:	60f8      	str	r0, [r7, #12]
 800fbec:	60b9      	str	r1, [r7, #8]
 800fbee:	4613      	mov	r3, r2
 800fbf0:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 800fbf6:	68bb      	ldr	r3, [r7, #8]
 800fbf8:	785b      	ldrb	r3, [r3, #1]
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	f040 8139 	bne.w	800fe72 <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	695b      	ldr	r3, [r3, #20]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d138      	bne.n	800fc7a <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800fc08:	68bb      	ldr	r3, [r7, #8]
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	015a      	lsls	r2, r3, #5
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	4413      	add	r3, r2
 800fc12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc16:	691b      	ldr	r3, [r3, #16]
 800fc18:	68ba      	ldr	r2, [r7, #8]
 800fc1a:	7812      	ldrb	r2, [r2, #0]
 800fc1c:	0151      	lsls	r1, r2, #5
 800fc1e:	68fa      	ldr	r2, [r7, #12]
 800fc20:	440a      	add	r2, r1
 800fc22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fc26:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fc2a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fc2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	015a      	lsls	r2, r3, #5
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	4413      	add	r3, r2
 800fc3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc3e:	691b      	ldr	r3, [r3, #16]
 800fc40:	68ba      	ldr	r2, [r7, #8]
 800fc42:	7812      	ldrb	r2, [r2, #0]
 800fc44:	0151      	lsls	r1, r2, #5
 800fc46:	68fa      	ldr	r2, [r7, #12]
 800fc48:	440a      	add	r2, r1
 800fc4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fc4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fc52:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	015a      	lsls	r2, r3, #5
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc62:	691b      	ldr	r3, [r3, #16]
 800fc64:	68ba      	ldr	r2, [r7, #8]
 800fc66:	7812      	ldrb	r2, [r2, #0]
 800fc68:	0151      	lsls	r1, r2, #5
 800fc6a:	68fa      	ldr	r2, [r7, #12]
 800fc6c:	440a      	add	r2, r1
 800fc6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fc72:	0cdb      	lsrs	r3, r3, #19
 800fc74:	04db      	lsls	r3, r3, #19
 800fc76:	6113      	str	r3, [r2, #16]
 800fc78:	e080      	b.n	800fd7c <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fc7a:	68bb      	ldr	r3, [r7, #8]
 800fc7c:	781b      	ldrb	r3, [r3, #0]
 800fc7e:	015a      	lsls	r2, r3, #5
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	4413      	add	r3, r2
 800fc84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc88:	691b      	ldr	r3, [r3, #16]
 800fc8a:	68ba      	ldr	r2, [r7, #8]
 800fc8c:	7812      	ldrb	r2, [r2, #0]
 800fc8e:	0151      	lsls	r1, r2, #5
 800fc90:	68fa      	ldr	r2, [r7, #12]
 800fc92:	440a      	add	r2, r1
 800fc94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fc98:	0cdb      	lsrs	r3, r3, #19
 800fc9a:	04db      	lsls	r3, r3, #19
 800fc9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	781b      	ldrb	r3, [r3, #0]
 800fca2:	015a      	lsls	r2, r3, #5
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	4413      	add	r3, r2
 800fca8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcac:	691b      	ldr	r3, [r3, #16]
 800fcae:	68ba      	ldr	r2, [r7, #8]
 800fcb0:	7812      	ldrb	r2, [r2, #0]
 800fcb2:	0151      	lsls	r1, r2, #5
 800fcb4:	68fa      	ldr	r2, [r7, #12]
 800fcb6:	440a      	add	r2, r1
 800fcb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fcbc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fcc0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fcc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	781b      	ldrb	r3, [r3, #0]
 800fcca:	015a      	lsls	r2, r3, #5
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	4413      	add	r3, r2
 800fcd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcd4:	691a      	ldr	r2, [r3, #16]
 800fcd6:	68bb      	ldr	r3, [r7, #8]
 800fcd8:	6959      	ldr	r1, [r3, #20]
 800fcda:	68bb      	ldr	r3, [r7, #8]
 800fcdc:	689b      	ldr	r3, [r3, #8]
 800fcde:	440b      	add	r3, r1
 800fce0:	1e59      	subs	r1, r3, #1
 800fce2:	68bb      	ldr	r3, [r7, #8]
 800fce4:	689b      	ldr	r3, [r3, #8]
 800fce6:	fbb1 f3f3 	udiv	r3, r1, r3
 800fcea:	04d9      	lsls	r1, r3, #19
 800fcec:	4b8a      	ldr	r3, [pc, #552]	; (800ff18 <USB_EPStartXfer+0x334>)
 800fcee:	400b      	ands	r3, r1
 800fcf0:	68b9      	ldr	r1, [r7, #8]
 800fcf2:	7809      	ldrb	r1, [r1, #0]
 800fcf4:	0148      	lsls	r0, r1, #5
 800fcf6:	68f9      	ldr	r1, [r7, #12]
 800fcf8:	4401      	add	r1, r0
 800fcfa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fcfe:	4313      	orrs	r3, r2
 800fd00:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800fd02:	68bb      	ldr	r3, [r7, #8]
 800fd04:	781b      	ldrb	r3, [r3, #0]
 800fd06:	015a      	lsls	r2, r3, #5
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	4413      	add	r3, r2
 800fd0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd10:	691a      	ldr	r2, [r3, #16]
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	695b      	ldr	r3, [r3, #20]
 800fd16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fd1a:	68b9      	ldr	r1, [r7, #8]
 800fd1c:	7809      	ldrb	r1, [r1, #0]
 800fd1e:	0148      	lsls	r0, r1, #5
 800fd20:	68f9      	ldr	r1, [r7, #12]
 800fd22:	4401      	add	r1, r0
 800fd24:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fd28:	4313      	orrs	r3, r2
 800fd2a:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	78db      	ldrb	r3, [r3, #3]
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d123      	bne.n	800fd7c <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	781b      	ldrb	r3, [r3, #0]
 800fd38:	015a      	lsls	r2, r3, #5
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	4413      	add	r3, r2
 800fd3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd42:	691b      	ldr	r3, [r3, #16]
 800fd44:	68ba      	ldr	r2, [r7, #8]
 800fd46:	7812      	ldrb	r2, [r2, #0]
 800fd48:	0151      	lsls	r1, r2, #5
 800fd4a:	68fa      	ldr	r2, [r7, #12]
 800fd4c:	440a      	add	r2, r1
 800fd4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd52:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800fd56:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	781b      	ldrb	r3, [r3, #0]
 800fd5c:	015a      	lsls	r2, r3, #5
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	4413      	add	r3, r2
 800fd62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd66:	691b      	ldr	r3, [r3, #16]
 800fd68:	68ba      	ldr	r2, [r7, #8]
 800fd6a:	7812      	ldrb	r2, [r2, #0]
 800fd6c:	0151      	lsls	r1, r2, #5
 800fd6e:	68fa      	ldr	r2, [r7, #12]
 800fd70:	440a      	add	r2, r1
 800fd72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fd7a:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 800fd7c:	79fb      	ldrb	r3, [r7, #7]
 800fd7e:	2b01      	cmp	r3, #1
 800fd80:	d10b      	bne.n	800fd9a <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fd82:	68bb      	ldr	r3, [r7, #8]
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	015a      	lsls	r2, r3, #5
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	4413      	add	r3, r2
 800fd8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd90:	461a      	mov	r2, r3
 800fd92:	68bb      	ldr	r3, [r7, #8]
 800fd94:	691b      	ldr	r3, [r3, #16]
 800fd96:	6153      	str	r3, [r2, #20]
 800fd98:	e015      	b.n	800fdc6 <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	78db      	ldrb	r3, [r3, #3]
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d011      	beq.n	800fdc6 <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800fda2:	68bb      	ldr	r3, [r7, #8]
 800fda4:	695b      	ldr	r3, [r3, #20]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00d      	beq.n	800fdc6 <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	781b      	ldrb	r3, [r3, #0]
 800fdb6:	4619      	mov	r1, r3
 800fdb8:	2301      	movs	r3, #1
 800fdba:	408b      	lsls	r3, r1
 800fdbc:	68f9      	ldr	r1, [r7, #12]
 800fdbe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fdc2:	4313      	orrs	r3, r2
 800fdc4:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800fdc6:	68bb      	ldr	r3, [r7, #8]
 800fdc8:	78db      	ldrb	r3, [r3, #3]
 800fdca:	2b01      	cmp	r3, #1
 800fdcc:	d12c      	bne.n	800fe28 <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdd4:	689b      	ldr	r3, [r3, #8]
 800fdd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d112      	bne.n	800fe04 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fdde:	68bb      	ldr	r3, [r7, #8]
 800fde0:	781b      	ldrb	r3, [r3, #0]
 800fde2:	015a      	lsls	r2, r3, #5
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	4413      	add	r3, r2
 800fde8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	68ba      	ldr	r2, [r7, #8]
 800fdf0:	7812      	ldrb	r2, [r2, #0]
 800fdf2:	0151      	lsls	r1, r2, #5
 800fdf4:	68fa      	ldr	r2, [r7, #12]
 800fdf6:	440a      	add	r2, r1
 800fdf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fdfc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fe00:	6013      	str	r3, [r2, #0]
 800fe02:	e011      	b.n	800fe28 <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fe04:	68bb      	ldr	r3, [r7, #8]
 800fe06:	781b      	ldrb	r3, [r3, #0]
 800fe08:	015a      	lsls	r2, r3, #5
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	4413      	add	r3, r2
 800fe0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	68ba      	ldr	r2, [r7, #8]
 800fe16:	7812      	ldrb	r2, [r2, #0]
 800fe18:	0151      	lsls	r1, r2, #5
 800fe1a:	68fa      	ldr	r2, [r7, #12]
 800fe1c:	440a      	add	r2, r1
 800fe1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe26:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	781b      	ldrb	r3, [r3, #0]
 800fe2c:	015a      	lsls	r2, r3, #5
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	4413      	add	r3, r2
 800fe32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	68ba      	ldr	r2, [r7, #8]
 800fe3a:	7812      	ldrb	r2, [r2, #0]
 800fe3c:	0151      	lsls	r1, r2, #5
 800fe3e:	68fa      	ldr	r2, [r7, #12]
 800fe40:	440a      	add	r2, r1
 800fe42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe46:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fe4a:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	78db      	ldrb	r3, [r3, #3]
 800fe50:	2b01      	cmp	r3, #1
 800fe52:	f040 80ed 	bne.w	8010030 <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 800fe56:	68bb      	ldr	r3, [r7, #8]
 800fe58:	68d9      	ldr	r1, [r3, #12]
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	781a      	ldrb	r2, [r3, #0]
 800fe5e:	68bb      	ldr	r3, [r7, #8]
 800fe60:	695b      	ldr	r3, [r3, #20]
 800fe62:	b298      	uxth	r0, r3
 800fe64:	79fb      	ldrb	r3, [r7, #7]
 800fe66:	9300      	str	r3, [sp, #0]
 800fe68:	4603      	mov	r3, r0
 800fe6a:	68f8      	ldr	r0, [r7, #12]
 800fe6c:	f000 fa38 	bl	80102e0 <USB_WritePacket>
 800fe70:	e0de      	b.n	8010030 <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800fe72:	68bb      	ldr	r3, [r7, #8]
 800fe74:	781b      	ldrb	r3, [r3, #0]
 800fe76:	015a      	lsls	r2, r3, #5
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	4413      	add	r3, r2
 800fe7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe80:	691b      	ldr	r3, [r3, #16]
 800fe82:	68ba      	ldr	r2, [r7, #8]
 800fe84:	7812      	ldrb	r2, [r2, #0]
 800fe86:	0151      	lsls	r1, r2, #5
 800fe88:	68fa      	ldr	r2, [r7, #12]
 800fe8a:	440a      	add	r2, r1
 800fe8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe90:	0cdb      	lsrs	r3, r3, #19
 800fe92:	04db      	lsls	r3, r3, #19
 800fe94:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800fe96:	68bb      	ldr	r3, [r7, #8]
 800fe98:	781b      	ldrb	r3, [r3, #0]
 800fe9a:	015a      	lsls	r2, r3, #5
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	4413      	add	r3, r2
 800fea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fea4:	691b      	ldr	r3, [r3, #16]
 800fea6:	68ba      	ldr	r2, [r7, #8]
 800fea8:	7812      	ldrb	r2, [r2, #0]
 800feaa:	0151      	lsls	r1, r2, #5
 800feac:	68fa      	ldr	r2, [r7, #12]
 800feae:	440a      	add	r2, r1
 800feb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800feb4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800feb8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800febc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800febe:	68bb      	ldr	r3, [r7, #8]
 800fec0:	695b      	ldr	r3, [r3, #20]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d12a      	bne.n	800ff1c <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800fec6:	68bb      	ldr	r3, [r7, #8]
 800fec8:	781b      	ldrb	r3, [r3, #0]
 800feca:	015a      	lsls	r2, r3, #5
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	4413      	add	r3, r2
 800fed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fed4:	691a      	ldr	r2, [r3, #16]
 800fed6:	68bb      	ldr	r3, [r7, #8]
 800fed8:	689b      	ldr	r3, [r3, #8]
 800feda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fede:	68b9      	ldr	r1, [r7, #8]
 800fee0:	7809      	ldrb	r1, [r1, #0]
 800fee2:	0148      	lsls	r0, r1, #5
 800fee4:	68f9      	ldr	r1, [r7, #12]
 800fee6:	4401      	add	r1, r0
 800fee8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800feec:	4313      	orrs	r3, r2
 800feee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800fef0:	68bb      	ldr	r3, [r7, #8]
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	015a      	lsls	r2, r3, #5
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	4413      	add	r3, r2
 800fefa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fefe:	691b      	ldr	r3, [r3, #16]
 800ff00:	68ba      	ldr	r2, [r7, #8]
 800ff02:	7812      	ldrb	r2, [r2, #0]
 800ff04:	0151      	lsls	r1, r2, #5
 800ff06:	68fa      	ldr	r2, [r7, #12]
 800ff08:	440a      	add	r2, r1
 800ff0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ff12:	6113      	str	r3, [r2, #16]
 800ff14:	e03b      	b.n	800ff8e <USB_EPStartXfer+0x3aa>
 800ff16:	bf00      	nop
 800ff18:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	695a      	ldr	r2, [r3, #20]
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	689b      	ldr	r3, [r3, #8]
 800ff24:	4413      	add	r3, r2
 800ff26:	1e5a      	subs	r2, r3, #1
 800ff28:	68bb      	ldr	r3, [r7, #8]
 800ff2a:	689b      	ldr	r3, [r3, #8]
 800ff2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff30:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	781b      	ldrb	r3, [r3, #0]
 800ff36:	015a      	lsls	r2, r3, #5
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	4413      	add	r3, r2
 800ff3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff40:	691a      	ldr	r2, [r3, #16]
 800ff42:	8afb      	ldrh	r3, [r7, #22]
 800ff44:	04db      	lsls	r3, r3, #19
 800ff46:	4619      	mov	r1, r3
 800ff48:	4b3c      	ldr	r3, [pc, #240]	; (801003c <USB_EPStartXfer+0x458>)
 800ff4a:	400b      	ands	r3, r1
 800ff4c:	68b9      	ldr	r1, [r7, #8]
 800ff4e:	7809      	ldrb	r1, [r1, #0]
 800ff50:	0148      	lsls	r0, r1, #5
 800ff52:	68f9      	ldr	r1, [r7, #12]
 800ff54:	4401      	add	r1, r0
 800ff56:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ff5a:	4313      	orrs	r3, r2
 800ff5c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	015a      	lsls	r2, r3, #5
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	4413      	add	r3, r2
 800ff68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff6c:	691a      	ldr	r2, [r3, #16]
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	689b      	ldr	r3, [r3, #8]
 800ff72:	8af9      	ldrh	r1, [r7, #22]
 800ff74:	fb01 f303 	mul.w	r3, r1, r3
 800ff78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ff7c:	68b9      	ldr	r1, [r7, #8]
 800ff7e:	7809      	ldrb	r1, [r1, #0]
 800ff80:	0148      	lsls	r0, r1, #5
 800ff82:	68f9      	ldr	r1, [r7, #12]
 800ff84:	4401      	add	r1, r0
 800ff86:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ff8a:	4313      	orrs	r3, r2
 800ff8c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ff8e:	79fb      	ldrb	r3, [r7, #7]
 800ff90:	2b01      	cmp	r3, #1
 800ff92:	d10a      	bne.n	800ffaa <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 800ff94:	68bb      	ldr	r3, [r7, #8]
 800ff96:	68d9      	ldr	r1, [r3, #12]
 800ff98:	68bb      	ldr	r3, [r7, #8]
 800ff9a:	781b      	ldrb	r3, [r3, #0]
 800ff9c:	015a      	lsls	r2, r3, #5
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	4413      	add	r3, r2
 800ffa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffa6:	460a      	mov	r2, r1
 800ffa8:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800ffaa:	68bb      	ldr	r3, [r7, #8]
 800ffac:	78db      	ldrb	r3, [r3, #3]
 800ffae:	2b01      	cmp	r3, #1
 800ffb0:	d12c      	bne.n	801000c <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffb8:	689b      	ldr	r3, [r3, #8]
 800ffba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d112      	bne.n	800ffe8 <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	781b      	ldrb	r3, [r3, #0]
 800ffc6:	015a      	lsls	r2, r3, #5
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	4413      	add	r3, r2
 800ffcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	68ba      	ldr	r2, [r7, #8]
 800ffd4:	7812      	ldrb	r2, [r2, #0]
 800ffd6:	0151      	lsls	r1, r2, #5
 800ffd8:	68fa      	ldr	r2, [r7, #12]
 800ffda:	440a      	add	r2, r1
 800ffdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ffe0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ffe4:	6013      	str	r3, [r2, #0]
 800ffe6:	e011      	b.n	801000c <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	015a      	lsls	r2, r3, #5
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	4413      	add	r3, r2
 800fff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	68ba      	ldr	r2, [r7, #8]
 800fffa:	7812      	ldrb	r2, [r2, #0]
 800fffc:	0151      	lsls	r1, r2, #5
 800fffe:	68fa      	ldr	r2, [r7, #12]
 8010000:	440a      	add	r2, r1
 8010002:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801000a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	781b      	ldrb	r3, [r3, #0]
 8010010:	015a      	lsls	r2, r3, #5
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	4413      	add	r3, r2
 8010016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	68ba      	ldr	r2, [r7, #8]
 801001e:	7812      	ldrb	r2, [r2, #0]
 8010020:	0151      	lsls	r1, r2, #5
 8010022:	68fa      	ldr	r2, [r7, #12]
 8010024:	440a      	add	r2, r1
 8010026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801002a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801002e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8010030:	2300      	movs	r3, #0
}
 8010032:	4618      	mov	r0, r3
 8010034:	3718      	adds	r7, #24
 8010036:	46bd      	mov	sp, r7
 8010038:	bd80      	pop	{r7, pc}
 801003a:	bf00      	nop
 801003c:	1ff80000 	.word	0x1ff80000

08010040 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010040:	b480      	push	{r7}
 8010042:	b085      	sub	sp, #20
 8010044:	af00      	add	r7, sp, #0
 8010046:	60f8      	str	r0, [r7, #12]
 8010048:	60b9      	str	r1, [r7, #8]
 801004a:	4613      	mov	r3, r2
 801004c:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801004e:	68bb      	ldr	r3, [r7, #8]
 8010050:	785b      	ldrb	r3, [r3, #1]
 8010052:	2b01      	cmp	r3, #1
 8010054:	f040 80c8 	bne.w	80101e8 <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010058:	68bb      	ldr	r3, [r7, #8]
 801005a:	695b      	ldr	r3, [r3, #20]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d138      	bne.n	80100d2 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	015a      	lsls	r2, r3, #5
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	4413      	add	r3, r2
 801006a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801006e:	691b      	ldr	r3, [r3, #16]
 8010070:	68ba      	ldr	r2, [r7, #8]
 8010072:	7812      	ldrb	r2, [r2, #0]
 8010074:	0151      	lsls	r1, r2, #5
 8010076:	68fa      	ldr	r2, [r7, #12]
 8010078:	440a      	add	r2, r1
 801007a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801007e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010082:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010086:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	781b      	ldrb	r3, [r3, #0]
 801008c:	015a      	lsls	r2, r3, #5
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	4413      	add	r3, r2
 8010092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010096:	691b      	ldr	r3, [r3, #16]
 8010098:	68ba      	ldr	r2, [r7, #8]
 801009a:	7812      	ldrb	r2, [r2, #0]
 801009c:	0151      	lsls	r1, r2, #5
 801009e:	68fa      	ldr	r2, [r7, #12]
 80100a0:	440a      	add	r2, r1
 80100a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80100aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	781b      	ldrb	r3, [r3, #0]
 80100b0:	015a      	lsls	r2, r3, #5
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	4413      	add	r3, r2
 80100b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100ba:	691b      	ldr	r3, [r3, #16]
 80100bc:	68ba      	ldr	r2, [r7, #8]
 80100be:	7812      	ldrb	r2, [r2, #0]
 80100c0:	0151      	lsls	r1, r2, #5
 80100c2:	68fa      	ldr	r2, [r7, #12]
 80100c4:	440a      	add	r2, r1
 80100c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100ca:	0cdb      	lsrs	r3, r3, #19
 80100cc:	04db      	lsls	r3, r3, #19
 80100ce:	6113      	str	r3, [r2, #16]
 80100d0:	e056      	b.n	8010180 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80100d2:	68bb      	ldr	r3, [r7, #8]
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	015a      	lsls	r2, r3, #5
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	4413      	add	r3, r2
 80100dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100e0:	691b      	ldr	r3, [r3, #16]
 80100e2:	68ba      	ldr	r2, [r7, #8]
 80100e4:	7812      	ldrb	r2, [r2, #0]
 80100e6:	0151      	lsls	r1, r2, #5
 80100e8:	68fa      	ldr	r2, [r7, #12]
 80100ea:	440a      	add	r2, r1
 80100ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100f0:	0cdb      	lsrs	r3, r3, #19
 80100f2:	04db      	lsls	r3, r3, #19
 80100f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80100f6:	68bb      	ldr	r3, [r7, #8]
 80100f8:	781b      	ldrb	r3, [r3, #0]
 80100fa:	015a      	lsls	r2, r3, #5
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	4413      	add	r3, r2
 8010100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010104:	691b      	ldr	r3, [r3, #16]
 8010106:	68ba      	ldr	r2, [r7, #8]
 8010108:	7812      	ldrb	r2, [r2, #0]
 801010a:	0151      	lsls	r1, r2, #5
 801010c:	68fa      	ldr	r2, [r7, #12]
 801010e:	440a      	add	r2, r1
 8010110:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010114:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010118:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801011c:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 801011e:	68bb      	ldr	r3, [r7, #8]
 8010120:	695a      	ldr	r2, [r3, #20]
 8010122:	68bb      	ldr	r3, [r7, #8]
 8010124:	689b      	ldr	r3, [r3, #8]
 8010126:	429a      	cmp	r2, r3
 8010128:	d903      	bls.n	8010132 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 801012a:	68bb      	ldr	r3, [r7, #8]
 801012c:	689a      	ldr	r2, [r3, #8]
 801012e:	68bb      	ldr	r3, [r7, #8]
 8010130:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	781b      	ldrb	r3, [r3, #0]
 8010136:	015a      	lsls	r2, r3, #5
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	4413      	add	r3, r2
 801013c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010140:	691b      	ldr	r3, [r3, #16]
 8010142:	68ba      	ldr	r2, [r7, #8]
 8010144:	7812      	ldrb	r2, [r2, #0]
 8010146:	0151      	lsls	r1, r2, #5
 8010148:	68fa      	ldr	r2, [r7, #12]
 801014a:	440a      	add	r2, r1
 801014c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010150:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010154:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8010156:	68bb      	ldr	r3, [r7, #8]
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	015a      	lsls	r2, r3, #5
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	4413      	add	r3, r2
 8010160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010164:	691a      	ldr	r2, [r3, #16]
 8010166:	68bb      	ldr	r3, [r7, #8]
 8010168:	695b      	ldr	r3, [r3, #20]
 801016a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801016e:	68b9      	ldr	r1, [r7, #8]
 8010170:	7809      	ldrb	r1, [r1, #0]
 8010172:	0148      	lsls	r0, r1, #5
 8010174:	68f9      	ldr	r1, [r7, #12]
 8010176:	4401      	add	r1, r0
 8010178:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801017c:	4313      	orrs	r3, r2
 801017e:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 8010180:	79fb      	ldrb	r3, [r7, #7]
 8010182:	2b01      	cmp	r3, #1
 8010184:	d10b      	bne.n	801019e <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	781b      	ldrb	r3, [r3, #0]
 801018a:	015a      	lsls	r2, r3, #5
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	4413      	add	r3, r2
 8010190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010194:	461a      	mov	r2, r3
 8010196:	68bb      	ldr	r3, [r7, #8]
 8010198:	691b      	ldr	r3, [r3, #16]
 801019a:	6153      	str	r3, [r2, #20]
 801019c:	e011      	b.n	80101c2 <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801019e:	68bb      	ldr	r3, [r7, #8]
 80101a0:	695b      	ldr	r3, [r3, #20]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d00d      	beq.n	80101c2 <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80101ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	4619      	mov	r1, r3
 80101b4:	2301      	movs	r3, #1
 80101b6:	408b      	lsls	r3, r1
 80101b8:	68f9      	ldr	r1, [r7, #12]
 80101ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80101be:	4313      	orrs	r3, r2
 80101c0:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	781b      	ldrb	r3, [r3, #0]
 80101c6:	015a      	lsls	r2, r3, #5
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	4413      	add	r3, r2
 80101cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	68ba      	ldr	r2, [r7, #8]
 80101d4:	7812      	ldrb	r2, [r2, #0]
 80101d6:	0151      	lsls	r1, r2, #5
 80101d8:	68fa      	ldr	r2, [r7, #12]
 80101da:	440a      	add	r2, r1
 80101dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80101e4:	6013      	str	r3, [r2, #0]
 80101e6:	e074      	b.n	80102d2 <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80101e8:	68bb      	ldr	r3, [r7, #8]
 80101ea:	781b      	ldrb	r3, [r3, #0]
 80101ec:	015a      	lsls	r2, r3, #5
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	4413      	add	r3, r2
 80101f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101f6:	691b      	ldr	r3, [r3, #16]
 80101f8:	68ba      	ldr	r2, [r7, #8]
 80101fa:	7812      	ldrb	r2, [r2, #0]
 80101fc:	0151      	lsls	r1, r2, #5
 80101fe:	68fa      	ldr	r2, [r7, #12]
 8010200:	440a      	add	r2, r1
 8010202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010206:	0cdb      	lsrs	r3, r3, #19
 8010208:	04db      	lsls	r3, r3, #19
 801020a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801020c:	68bb      	ldr	r3, [r7, #8]
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	015a      	lsls	r2, r3, #5
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	4413      	add	r3, r2
 8010216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801021a:	691b      	ldr	r3, [r3, #16]
 801021c:	68ba      	ldr	r2, [r7, #8]
 801021e:	7812      	ldrb	r2, [r2, #0]
 8010220:	0151      	lsls	r1, r2, #5
 8010222:	68fa      	ldr	r2, [r7, #12]
 8010224:	440a      	add	r2, r1
 8010226:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801022a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801022e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010232:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 8010234:	68bb      	ldr	r3, [r7, #8]
 8010236:	695b      	ldr	r3, [r3, #20]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d003      	beq.n	8010244 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 801023c:	68bb      	ldr	r3, [r7, #8]
 801023e:	689a      	ldr	r2, [r3, #8]
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8010244:	68bb      	ldr	r3, [r7, #8]
 8010246:	781b      	ldrb	r3, [r3, #0]
 8010248:	015a      	lsls	r2, r3, #5
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	4413      	add	r3, r2
 801024e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010252:	691b      	ldr	r3, [r3, #16]
 8010254:	68ba      	ldr	r2, [r7, #8]
 8010256:	7812      	ldrb	r2, [r2, #0]
 8010258:	0151      	lsls	r1, r2, #5
 801025a:	68fa      	ldr	r2, [r7, #12]
 801025c:	440a      	add	r2, r1
 801025e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010262:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010266:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8010268:	68bb      	ldr	r3, [r7, #8]
 801026a:	781b      	ldrb	r3, [r3, #0]
 801026c:	015a      	lsls	r2, r3, #5
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	4413      	add	r3, r2
 8010272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010276:	691a      	ldr	r2, [r3, #16]
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	689b      	ldr	r3, [r3, #8]
 801027c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010280:	68b9      	ldr	r1, [r7, #8]
 8010282:	7809      	ldrb	r1, [r1, #0]
 8010284:	0148      	lsls	r0, r1, #5
 8010286:	68f9      	ldr	r1, [r7, #12]
 8010288:	4401      	add	r1, r0
 801028a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801028e:	4313      	orrs	r3, r2
 8010290:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 8010292:	79fb      	ldrb	r3, [r7, #7]
 8010294:	2b01      	cmp	r3, #1
 8010296:	d10a      	bne.n	80102ae <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	68d9      	ldr	r1, [r3, #12]
 801029c:	68bb      	ldr	r3, [r7, #8]
 801029e:	781b      	ldrb	r3, [r3, #0]
 80102a0:	015a      	lsls	r2, r3, #5
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	4413      	add	r3, r2
 80102a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102aa:	460a      	mov	r2, r1
 80102ac:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	781b      	ldrb	r3, [r3, #0]
 80102b2:	015a      	lsls	r2, r3, #5
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	4413      	add	r3, r2
 80102b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	68ba      	ldr	r2, [r7, #8]
 80102c0:	7812      	ldrb	r2, [r2, #0]
 80102c2:	0151      	lsls	r1, r2, #5
 80102c4:	68fa      	ldr	r2, [r7, #12]
 80102c6:	440a      	add	r2, r1
 80102c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80102d0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80102d2:	2300      	movs	r3, #0
}
 80102d4:	4618      	mov	r0, r3
 80102d6:	3714      	adds	r7, #20
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr

080102e0 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80102e0:	b480      	push	{r7}
 80102e2:	b087      	sub	sp, #28
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	4611      	mov	r1, r2
 80102ec:	461a      	mov	r2, r3
 80102ee:	460b      	mov	r3, r1
 80102f0:	71fb      	strb	r3, [r7, #7]
 80102f2:	4613      	mov	r3, r2
 80102f4:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 80102f6:	2300      	movs	r3, #0
 80102f8:	613b      	str	r3, [r7, #16]
 80102fa:	2300      	movs	r3, #0
 80102fc:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 80102fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d11a      	bne.n	801033c <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 8010306:	88bb      	ldrh	r3, [r7, #4]
 8010308:	3303      	adds	r3, #3
 801030a:	089b      	lsrs	r3, r3, #2
 801030c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 801030e:	2300      	movs	r3, #0
 8010310:	617b      	str	r3, [r7, #20]
 8010312:	e00f      	b.n	8010334 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8010314:	79fb      	ldrb	r3, [r7, #7]
 8010316:	031a      	lsls	r2, r3, #12
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	4413      	add	r3, r2
 801031c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010320:	461a      	mov	r2, r3
 8010322:	68bb      	ldr	r3, [r7, #8]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 8010328:	697b      	ldr	r3, [r7, #20]
 801032a:	3301      	adds	r3, #1
 801032c:	617b      	str	r3, [r7, #20]
 801032e:	68bb      	ldr	r3, [r7, #8]
 8010330:	3304      	adds	r3, #4
 8010332:	60bb      	str	r3, [r7, #8]
 8010334:	697a      	ldr	r2, [r7, #20]
 8010336:	693b      	ldr	r3, [r7, #16]
 8010338:	429a      	cmp	r2, r3
 801033a:	d3eb      	bcc.n	8010314 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 801033c:	2300      	movs	r3, #0
}
 801033e:	4618      	mov	r0, r3
 8010340:	371c      	adds	r7, #28
 8010342:	46bd      	mov	sp, r7
 8010344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010348:	4770      	bx	lr

0801034a <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801034a:	b480      	push	{r7}
 801034c:	b087      	sub	sp, #28
 801034e:	af00      	add	r7, sp, #0
 8010350:	60f8      	str	r0, [r7, #12]
 8010352:	60b9      	str	r1, [r7, #8]
 8010354:	4613      	mov	r3, r2
 8010356:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 8010358:	2300      	movs	r3, #0
 801035a:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 801035c:	88fb      	ldrh	r3, [r7, #6]
 801035e:	3303      	adds	r3, #3
 8010360:	089b      	lsrs	r3, r3, #2
 8010362:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8010364:	2300      	movs	r3, #0
 8010366:	617b      	str	r3, [r7, #20]
 8010368:	e00b      	b.n	8010382 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010370:	681a      	ldr	r2, [r3, #0]
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	3301      	adds	r3, #1
 801037a:	617b      	str	r3, [r7, #20]
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	3304      	adds	r3, #4
 8010380:	60bb      	str	r3, [r7, #8]
 8010382:	697a      	ldr	r2, [r7, #20]
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	429a      	cmp	r2, r3
 8010388:	d3ef      	bcc.n	801036a <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 801038a:	68bb      	ldr	r3, [r7, #8]
}
 801038c:	4618      	mov	r0, r3
 801038e:	371c      	adds	r7, #28
 8010390:	46bd      	mov	sp, r7
 8010392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010396:	4770      	bx	lr

08010398 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 8010398:	b480      	push	{r7}
 801039a:	b083      	sub	sp, #12
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
 80103a0:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	785b      	ldrb	r3, [r3, #1]
 80103a6:	2b01      	cmp	r3, #1
 80103a8:	d12e      	bne.n	8010408 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	015a      	lsls	r2, r3, #5
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	4413      	add	r3, r2
 80103b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	db11      	blt.n	80103e2 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	781b      	ldrb	r3, [r3, #0]
 80103c2:	015a      	lsls	r2, r3, #5
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	4413      	add	r3, r2
 80103c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	683a      	ldr	r2, [r7, #0]
 80103d0:	7812      	ldrb	r2, [r2, #0]
 80103d2:	0151      	lsls	r1, r2, #5
 80103d4:	687a      	ldr	r2, [r7, #4]
 80103d6:	440a      	add	r2, r1
 80103d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80103e0:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80103e2:	683b      	ldr	r3, [r7, #0]
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	015a      	lsls	r2, r3, #5
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	4413      	add	r3, r2
 80103ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	683a      	ldr	r2, [r7, #0]
 80103f4:	7812      	ldrb	r2, [r2, #0]
 80103f6:	0151      	lsls	r1, r2, #5
 80103f8:	687a      	ldr	r2, [r7, #4]
 80103fa:	440a      	add	r2, r1
 80103fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010400:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010404:	6013      	str	r3, [r2, #0]
 8010406:	e02d      	b.n	8010464 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	781b      	ldrb	r3, [r3, #0]
 801040c:	015a      	lsls	r2, r3, #5
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	4413      	add	r3, r2
 8010412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	2b00      	cmp	r3, #0
 801041a:	db11      	blt.n	8010440 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 801041c:	683b      	ldr	r3, [r7, #0]
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	015a      	lsls	r2, r3, #5
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	4413      	add	r3, r2
 8010426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	683a      	ldr	r2, [r7, #0]
 801042e:	7812      	ldrb	r2, [r2, #0]
 8010430:	0151      	lsls	r1, r2, #5
 8010432:	687a      	ldr	r2, [r7, #4]
 8010434:	440a      	add	r2, r1
 8010436:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801043a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801043e:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010440:	683b      	ldr	r3, [r7, #0]
 8010442:	781b      	ldrb	r3, [r3, #0]
 8010444:	015a      	lsls	r2, r3, #5
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	4413      	add	r3, r2
 801044a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	683a      	ldr	r2, [r7, #0]
 8010452:	7812      	ldrb	r2, [r2, #0]
 8010454:	0151      	lsls	r1, r2, #5
 8010456:	687a      	ldr	r2, [r7, #4]
 8010458:	440a      	add	r2, r1
 801045a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801045e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010462:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8010464:	2300      	movs	r3, #0
}
 8010466:	4618      	mov	r0, r3
 8010468:	370c      	adds	r7, #12
 801046a:	46bd      	mov	sp, r7
 801046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010470:	4770      	bx	lr

08010472 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010472:	b480      	push	{r7}
 8010474:	b083      	sub	sp, #12
 8010476:	af00      	add	r7, sp, #0
 8010478:	6078      	str	r0, [r7, #4]
 801047a:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 801047c:	683b      	ldr	r3, [r7, #0]
 801047e:	785b      	ldrb	r3, [r3, #1]
 8010480:	2b01      	cmp	r3, #1
 8010482:	d12c      	bne.n	80104de <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	781b      	ldrb	r3, [r3, #0]
 8010488:	015a      	lsls	r2, r3, #5
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	4413      	add	r3, r2
 801048e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	683a      	ldr	r2, [r7, #0]
 8010496:	7812      	ldrb	r2, [r2, #0]
 8010498:	0151      	lsls	r1, r2, #5
 801049a:	687a      	ldr	r2, [r7, #4]
 801049c:	440a      	add	r2, r1
 801049e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80104a6:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 80104a8:	683b      	ldr	r3, [r7, #0]
 80104aa:	78db      	ldrb	r3, [r3, #3]
 80104ac:	2b03      	cmp	r3, #3
 80104ae:	d003      	beq.n	80104b8 <USB_EPClearStall+0x46>
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	78db      	ldrb	r3, [r3, #3]
 80104b4:	2b02      	cmp	r3, #2
 80104b6:	d13e      	bne.n	8010536 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	015a      	lsls	r2, r3, #5
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	4413      	add	r3, r2
 80104c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	683a      	ldr	r2, [r7, #0]
 80104ca:	7812      	ldrb	r2, [r2, #0]
 80104cc:	0151      	lsls	r1, r2, #5
 80104ce:	687a      	ldr	r2, [r7, #4]
 80104d0:	440a      	add	r2, r1
 80104d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80104da:	6013      	str	r3, [r2, #0]
 80104dc:	e02b      	b.n	8010536 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80104de:	683b      	ldr	r3, [r7, #0]
 80104e0:	781b      	ldrb	r3, [r3, #0]
 80104e2:	015a      	lsls	r2, r3, #5
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	4413      	add	r3, r2
 80104e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	683a      	ldr	r2, [r7, #0]
 80104f0:	7812      	ldrb	r2, [r2, #0]
 80104f2:	0151      	lsls	r1, r2, #5
 80104f4:	687a      	ldr	r2, [r7, #4]
 80104f6:	440a      	add	r2, r1
 80104f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010500:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8010502:	683b      	ldr	r3, [r7, #0]
 8010504:	78db      	ldrb	r3, [r3, #3]
 8010506:	2b03      	cmp	r3, #3
 8010508:	d003      	beq.n	8010512 <USB_EPClearStall+0xa0>
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	78db      	ldrb	r3, [r3, #3]
 801050e:	2b02      	cmp	r3, #2
 8010510:	d111      	bne.n	8010536 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010512:	683b      	ldr	r3, [r7, #0]
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	015a      	lsls	r2, r3, #5
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	4413      	add	r3, r2
 801051c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	683a      	ldr	r2, [r7, #0]
 8010524:	7812      	ldrb	r2, [r2, #0]
 8010526:	0151      	lsls	r1, r2, #5
 8010528:	687a      	ldr	r2, [r7, #4]
 801052a:	440a      	add	r2, r1
 801052c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010534:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 8010536:	2300      	movs	r3, #0
}
 8010538:	4618      	mov	r0, r3
 801053a:	370c      	adds	r7, #12
 801053c:	46bd      	mov	sp, r7
 801053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010542:	4770      	bx	lr

08010544 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010544:	b480      	push	{r7}
 8010546:	b083      	sub	sp, #12
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
 801054c:	460b      	mov	r3, r1
 801054e:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	687a      	ldr	r2, [r7, #4]
 801055a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801055e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010562:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801056a:	681a      	ldr	r2, [r3, #0]
 801056c:	78fb      	ldrb	r3, [r7, #3]
 801056e:	011b      	lsls	r3, r3, #4
 8010570:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010574:	6879      	ldr	r1, [r7, #4]
 8010576:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801057a:	4313      	orrs	r3, r2
 801057c:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 801057e:	2300      	movs	r3, #0
}
 8010580:	4618      	mov	r0, r3
 8010582:	370c      	adds	r7, #12
 8010584:	46bd      	mov	sp, r7
 8010586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058a:	4770      	bx	lr

0801058c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 801058c:	b480      	push	{r7}
 801058e:	b085      	sub	sp, #20
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 8010594:	2300      	movs	r3, #0
 8010596:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	695b      	ldr	r3, [r3, #20]
 801059c:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	699b      	ldr	r3, [r3, #24]
 80105a2:	68fa      	ldr	r2, [r7, #12]
 80105a4:	4013      	ands	r3, r2
 80105a6:	60fb      	str	r3, [r7, #12]
  return v;  
 80105a8:	68fb      	ldr	r3, [r7, #12]
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3714      	adds	r7, #20
 80105ae:	46bd      	mov	sp, r7
 80105b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b4:	4770      	bx	lr

080105b6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 80105b6:	b480      	push	{r7}
 80105b8:	b085      	sub	sp, #20
 80105ba:	af00      	add	r7, sp, #0
 80105bc:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105c4:	699b      	ldr	r3, [r3, #24]
 80105c6:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105ce:	69db      	ldr	r3, [r3, #28]
 80105d0:	68fa      	ldr	r2, [r7, #12]
 80105d2:	4013      	ands	r3, r2
 80105d4:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	0c1b      	lsrs	r3, r3, #16
}
 80105da:	4618      	mov	r0, r3
 80105dc:	3714      	adds	r7, #20
 80105de:	46bd      	mov	sp, r7
 80105e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e4:	4770      	bx	lr

080105e6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 80105e6:	b480      	push	{r7}
 80105e8:	b085      	sub	sp, #20
 80105ea:	af00      	add	r7, sp, #0
 80105ec:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105f4:	699b      	ldr	r3, [r3, #24]
 80105f6:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80105fe:	69db      	ldr	r3, [r3, #28]
 8010600:	68fa      	ldr	r2, [r7, #12]
 8010602:	4013      	ands	r3, r2
 8010604:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	b29b      	uxth	r3, r3
}
 801060a:	4618      	mov	r0, r3
 801060c:	3714      	adds	r7, #20
 801060e:	46bd      	mov	sp, r7
 8010610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010614:	4770      	bx	lr

08010616 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8010616:	b480      	push	{r7}
 8010618:	b085      	sub	sp, #20
 801061a:	af00      	add	r7, sp, #0
 801061c:	6078      	str	r0, [r7, #4]
 801061e:	460b      	mov	r3, r1
 8010620:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8010622:	78fb      	ldrb	r3, [r7, #3]
 8010624:	015a      	lsls	r2, r3, #5
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	4413      	add	r3, r2
 801062a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801062e:	689b      	ldr	r3, [r3, #8]
 8010630:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010638:	695b      	ldr	r3, [r3, #20]
 801063a:	68fa      	ldr	r2, [r7, #12]
 801063c:	4013      	ands	r3, r2
 801063e:	60fb      	str	r3, [r7, #12]
  return v;
 8010640:	68fb      	ldr	r3, [r7, #12]
}
 8010642:	4618      	mov	r0, r3
 8010644:	3714      	adds	r7, #20
 8010646:	46bd      	mov	sp, r7
 8010648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064c:	4770      	bx	lr

0801064e <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 801064e:	b480      	push	{r7}
 8010650:	b087      	sub	sp, #28
 8010652:	af00      	add	r7, sp, #0
 8010654:	6078      	str	r0, [r7, #4]
 8010656:	460b      	mov	r3, r1
 8010658:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010660:	691b      	ldr	r3, [r3, #16]
 8010662:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801066a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801066c:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 801066e:	78fb      	ldrb	r3, [r7, #3]
 8010670:	693a      	ldr	r2, [r7, #16]
 8010672:	fa22 f303 	lsr.w	r3, r2, r3
 8010676:	01db      	lsls	r3, r3, #7
 8010678:	b2db      	uxtb	r3, r3
 801067a:	697a      	ldr	r2, [r7, #20]
 801067c:	4313      	orrs	r3, r2
 801067e:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8010680:	78fb      	ldrb	r3, [r7, #3]
 8010682:	015a      	lsls	r2, r3, #5
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	4413      	add	r3, r2
 8010688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801068c:	689b      	ldr	r3, [r3, #8]
 801068e:	697a      	ldr	r2, [r7, #20]
 8010690:	4013      	ands	r3, r2
 8010692:	60fb      	str	r3, [r7, #12]
  return v;
 8010694:	68fb      	ldr	r3, [r7, #12]
}
 8010696:	4618      	mov	r0, r3
 8010698:	371c      	adds	r7, #28
 801069a:	46bd      	mov	sp, r7
 801069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a0:	4770      	bx	lr

080106a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80106a2:	b480      	push	{r7}
 80106a4:	b083      	sub	sp, #12
 80106a6:	af00      	add	r7, sp, #0
 80106a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	695b      	ldr	r3, [r3, #20]
 80106ae:	f003 0301 	and.w	r3, r3, #1
}
 80106b2:	4618      	mov	r0, r3
 80106b4:	370c      	adds	r7, #12
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr

080106be <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 80106be:	b480      	push	{r7}
 80106c0:	b083      	sub	sp, #12
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	687a      	ldr	r2, [r7, #4]
 80106d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80106d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80106d8:	f023 0307 	bic.w	r3, r3, #7
 80106dc:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106e4:	689b      	ldr	r3, [r3, #8]
 80106e6:	f003 0306 	and.w	r3, r3, #6
 80106ea:	2b04      	cmp	r3, #4
 80106ec:	d109      	bne.n	8010702 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	687a      	ldr	r2, [r7, #4]
 80106f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80106fc:	f043 0303 	orr.w	r3, r3, #3
 8010700:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010708:	685b      	ldr	r3, [r3, #4]
 801070a:	687a      	ldr	r2, [r7, #4]
 801070c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010714:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010716:	2300      	movs	r3, #0
}
 8010718:	4618      	mov	r0, r3
 801071a:	370c      	adds	r7, #12
 801071c:	46bd      	mov	sp, r7
 801071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010722:	4770      	bx	lr

08010724 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010724:	b480      	push	{r7}
 8010726:	b085      	sub	sp, #20
 8010728:	af00      	add	r7, sp, #0
 801072a:	60f8      	str	r0, [r7, #12]
 801072c:	460b      	mov	r3, r1
 801072e:	607a      	str	r2, [r7, #4]
 8010730:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010738:	461a      	mov	r2, r3
 801073a:	2300      	movs	r3, #0
 801073c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010744:	691b      	ldr	r3, [r3, #16]
 8010746:	68fa      	ldr	r2, [r7, #12]
 8010748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801074c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010750:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010758:	691b      	ldr	r3, [r3, #16]
 801075a:	68fa      	ldr	r2, [r7, #12]
 801075c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010760:	f043 0318 	orr.w	r3, r3, #24
 8010764:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801076c:	691b      	ldr	r3, [r3, #16]
 801076e:	68fa      	ldr	r2, [r7, #12]
 8010770:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010774:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010778:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 801077a:	7afb      	ldrb	r3, [r7, #11]
 801077c:	2b01      	cmp	r3, #1
 801077e:	d10c      	bne.n	801079a <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010786:	461a      	mov	r2, r3
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010792:	461a      	mov	r2, r3
 8010794:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 8010798:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 801079a:	2300      	movs	r3, #0
}
 801079c:	4618      	mov	r0, r3
 801079e:	3714      	adds	r7, #20
 80107a0:	46bd      	mov	sp, r7
 80107a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a6:	4770      	bx	lr

080107a8 <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 80107a8:	b480      	push	{r7}
 80107aa:	b085      	sub	sp, #20
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	3308      	adds	r3, #8
 80107b4:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	2b04      	cmp	r3, #4
 80107bc:	d001      	beq.n	80107c2 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 80107be:	2301      	movs	r3, #1
 80107c0:	e00c      	b.n	80107dc <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	3302      	adds	r3, #2
 80107c6:	781b      	ldrb	r3, [r3, #0]
 80107c8:	461a      	mov	r2, r3
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80107d0:	3b03      	subs	r3, #3
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d001      	beq.n	80107da <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 80107d6:	2302      	movs	r3, #2
 80107d8:	e000      	b.n	80107dc <HCI_verify+0x34>
  
  return 0;      
 80107da:	2300      	movs	r3, #0
}
 80107dc:	4618      	mov	r0, r3
 80107de:	3714      	adds	r7, #20
 80107e0:	46bd      	mov	sp, r7
 80107e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e6:	4770      	bx	lr

080107e8 <HCI_Isr>:
{
  return list_is_empty(&hciReadPktRxQueue);
}

void HCI_Isr(void)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b082      	sub	sp, #8
 80107ec:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80107ee:	2300      	movs	r3, #0
 80107f0:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 80107f2:	f7fa fe01 	bl	800b3f8 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 80107f6:	e038      	b.n	801086a <HCI_Isr+0x82>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 80107f8:	4820      	ldr	r0, [pc, #128]	; (801087c <HCI_Isr+0x94>)
 80107fa:	f000 f845 	bl	8010888 <list_is_empty>
 80107fe:	4603      	mov	r3, r0
 8010800:	2b00      	cmp	r3, #0
 8010802:	d12d      	bne.n	8010860 <HCI_Isr+0x78>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8010804:	463b      	mov	r3, r7
 8010806:	4619      	mov	r1, r3
 8010808:	481c      	ldr	r0, [pc, #112]	; (801087c <HCI_Isr+0x94>)
 801080a:	f000 f8cc 	bl	80109a6 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(&SpiHandle, hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 801080e:	683b      	ldr	r3, [r7, #0]
 8010810:	3308      	adds	r3, #8
 8010812:	2280      	movs	r2, #128	; 0x80
 8010814:	4619      	mov	r1, r3
 8010816:	481a      	ldr	r0, [pc, #104]	; (8010880 <HCI_Isr+0x98>)
 8010818:	f7fa fd76 	bl	800b308 <BlueNRG_SPI_Read_All>
 801081c:	4603      	mov	r3, r0
 801081e:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 8010820:	79fb      	ldrb	r3, [r7, #7]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d016      	beq.n	8010854 <HCI_Isr+0x6c>
        hciReadPacket->data_len = data_len;
 8010826:	683b      	ldr	r3, [r7, #0]
 8010828:	79fa      	ldrb	r2, [r7, #7]
 801082a:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	4618      	mov	r0, r3
 8010832:	f7ff ffb9 	bl	80107a8 <HCI_verify>
 8010836:	4603      	mov	r3, r0
 8010838:	2b00      	cmp	r3, #0
 801083a:	d105      	bne.n	8010848 <HCI_Isr+0x60>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 801083c:	683b      	ldr	r3, [r7, #0]
 801083e:	4619      	mov	r1, r3
 8010840:	4810      	ldr	r0, [pc, #64]	; (8010884 <HCI_Isr+0x9c>)
 8010842:	f000 f869 	bl	8010918 <list_insert_tail>
 8010846:	e00e      	b.n	8010866 <HCI_Isr+0x7e>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8010848:	683b      	ldr	r3, [r7, #0]
 801084a:	4619      	mov	r1, r3
 801084c:	480b      	ldr	r0, [pc, #44]	; (801087c <HCI_Isr+0x94>)
 801084e:	f000 f83d 	bl	80108cc <list_insert_head>
 8010852:	e008      	b.n	8010866 <HCI_Isr+0x7e>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8010854:	683b      	ldr	r3, [r7, #0]
 8010856:	4619      	mov	r1, r3
 8010858:	4808      	ldr	r0, [pc, #32]	; (801087c <HCI_Isr+0x94>)
 801085a:	f000 f837 	bl	80108cc <list_insert_head>
 801085e:	e002      	b.n	8010866 <HCI_Isr+0x7e>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 8010860:	f7fa fdca 	bl	800b3f8 <Clear_SPI_EXTI_Flag>
 8010864:	e006      	b.n	8010874 <HCI_Isr+0x8c>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 8010866:	f7fa fdc7 	bl	800b3f8 <Clear_SPI_EXTI_Flag>
  while(BlueNRG_DataPresent()){        
 801086a:	f7fa fd3d 	bl	800b2e8 <BlueNRG_DataPresent>
 801086e:	4603      	mov	r3, r0
 8010870:	2b00      	cmp	r3, #0
 8010872:	d1c1      	bne.n	80107f8 <HCI_Isr+0x10>
  }
}
 8010874:	3708      	adds	r7, #8
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}
 801087a:	bf00      	nop
 801087c:	20001224 	.word	0x20001224
 8010880:	200011c8 	.word	0x200011c8
 8010884:	2000122c 	.word	0x2000122c

08010888 <list_is_empty>:
  listHead->next = listHead;
  listHead->prev = listHead;	
}

uint8_t list_is_empty (tListNode * listHead)
{
 8010888:	b480      	push	{r7}
 801088a:	b087      	sub	sp, #28
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8010890:	f3ef 8310 	mrs	r3, PRIMASK
 8010894:	60fb      	str	r3, [r7, #12]
  return(result);
 8010896:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uint8_t return_value;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010898:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801089a:	b672      	cpsid	i
}
 801089c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	429a      	cmp	r2, r3
 80108a6:	d102      	bne.n	80108ae <list_is_empty+0x26>
  {
    return_value = TRUE;
 80108a8:	2301      	movs	r3, #1
 80108aa:	75fb      	strb	r3, [r7, #23]
 80108ac:	e001      	b.n	80108b2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 80108ae:	2300      	movs	r3, #0
 80108b0:	75fb      	strb	r3, [r7, #23]
 80108b2:	693b      	ldr	r3, [r7, #16]
 80108b4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80108b6:	68bb      	ldr	r3, [r7, #8]
 80108b8:	f383 8810 	msr	PRIMASK, r3
}
 80108bc:	bf00      	nop
  }
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/

  return return_value;
 80108be:	7dfb      	ldrb	r3, [r7, #23]
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	371c      	adds	r7, #28
 80108c4:	46bd      	mov	sp, r7
 80108c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ca:	4770      	bx	lr

080108cc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 80108cc:	b480      	push	{r7}
 80108ce:	b087      	sub	sp, #28
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80108d6:	f3ef 8310 	mrs	r3, PRIMASK
 80108da:	60fb      	str	r3, [r7, #12]
  return(result);
 80108dc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80108de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80108e0:	b672      	cpsid	i
}
 80108e2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681a      	ldr	r2, [r3, #0]
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	687a      	ldr	r2, [r7, #4]
 80108f0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	683a      	ldr	r2, [r7, #0]
 80108f6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80108f8:	683b      	ldr	r3, [r7, #0]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	683a      	ldr	r2, [r7, #0]
 80108fe:	605a      	str	r2, [r3, #4]
 8010900:	697b      	ldr	r3, [r7, #20]
 8010902:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010904:	693b      	ldr	r3, [r7, #16]
 8010906:	f383 8810 	msr	PRIMASK, r3
}
 801090a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801090c:	bf00      	nop
 801090e:	371c      	adds	r7, #28
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr

08010918 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8010918:	b480      	push	{r7}
 801091a:	b087      	sub	sp, #28
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
 8010920:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8010922:	f3ef 8310 	mrs	r3, PRIMASK
 8010926:	60fb      	str	r3, [r7, #12]
  return(result);
 8010928:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801092a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801092c:	b672      	cpsid	i
}
 801092e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	687a      	ldr	r2, [r7, #4]
 8010934:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	685a      	ldr	r2, [r3, #4]
 801093a:	683b      	ldr	r3, [r7, #0]
 801093c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	683a      	ldr	r2, [r7, #0]
 8010942:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	685b      	ldr	r3, [r3, #4]
 8010948:	683a      	ldr	r2, [r7, #0]
 801094a:	601a      	str	r2, [r3, #0]
 801094c:	697b      	ldr	r3, [r7, #20]
 801094e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010950:	693b      	ldr	r3, [r7, #16]
 8010952:	f383 8810 	msr	PRIMASK, r3
}
 8010956:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8010958:	bf00      	nop
 801095a:	371c      	adds	r7, #28
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr

08010964 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8010964:	b480      	push	{r7}
 8010966:	b087      	sub	sp, #28
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801096c:	f3ef 8310 	mrs	r3, PRIMASK
 8010970:	60fb      	str	r3, [r7, #12]
  return(result);
 8010972:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8010974:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010976:	b672      	cpsid	i
}
 8010978:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	685b      	ldr	r3, [r3, #4]
 801097e:	687a      	ldr	r2, [r7, #4]
 8010980:	6812      	ldr	r2, [r2, #0]
 8010982:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	687a      	ldr	r2, [r7, #4]
 801098a:	6852      	ldr	r2, [r2, #4]
 801098c:	605a      	str	r2, [r3, #4]
 801098e:	697b      	ldr	r3, [r7, #20]
 8010990:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	f383 8810 	msr	PRIMASK, r3
}
 8010998:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 801099a:	bf00      	nop
 801099c:	371c      	adds	r7, #28
 801099e:	46bd      	mov	sp, r7
 80109a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a4:	4770      	bx	lr

080109a6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80109a6:	b580      	push	{r7, lr}
 80109a8:	b086      	sub	sp, #24
 80109aa:	af00      	add	r7, sp, #0
 80109ac:	6078      	str	r0, [r7, #4]
 80109ae:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80109b0:	f3ef 8310 	mrs	r3, PRIMASK
 80109b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80109b6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;

  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80109b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80109ba:	b672      	cpsid	i
}
 80109bc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681a      	ldr	r2, [r3, #0]
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	4618      	mov	r0, r3
 80109cc:	f7ff ffca 	bl	8010964 <list_remove_node>
  (*node)->next = NULL;
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	2200      	movs	r2, #0
 80109d6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	2200      	movs	r2, #0
 80109de:	605a      	str	r2, [r3, #4]
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	f383 8810 	msr	PRIMASK, r3
}
 80109ea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80109ec:	bf00      	nop
 80109ee:	3718      	adds	r7, #24
 80109f0:	46bd      	mov	sp, r7
 80109f2:	bd80      	pop	{r7, pc}

080109f4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 80109f4:	b480      	push	{r7}
 80109f6:	b083      	sub	sp, #12
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80109fc:	2300      	movs	r3, #0
}
 80109fe:	4618      	mov	r0, r3
 8010a00:	370c      	adds	r7, #12
 8010a02:	46bd      	mov	sp, r7
 8010a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a08:	4770      	bx	lr

08010a0a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8010a0a:	b580      	push	{r7, lr}
 8010a0c:	b084      	sub	sp, #16
 8010a0e:	af00      	add	r7, sp, #0
 8010a10:	6078      	str	r0, [r7, #4]
 8010a12:	460b      	mov	r3, r1
 8010a14:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8010a16:	2302      	movs	r3, #2
 8010a18:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d00c      	beq.n	8010a3e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	78fa      	ldrb	r2, [r7, #3]
 8010a2e:	4611      	mov	r1, r2
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	4798      	blx	r3
 8010a34:	4603      	mov	r3, r0
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d101      	bne.n	8010a3e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8010a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3710      	adds	r7, #16
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}

08010a48 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b082      	sub	sp, #8
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	460b      	mov	r3, r1
 8010a52:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010a5a:	685b      	ldr	r3, [r3, #4]
 8010a5c:	78fa      	ldrb	r2, [r7, #3]
 8010a5e:	4611      	mov	r1, r2
 8010a60:	6878      	ldr	r0, [r7, #4]
 8010a62:	4798      	blx	r3
  return USBD_OK;
 8010a64:	2300      	movs	r3, #0
}
 8010a66:	4618      	mov	r0, r3
 8010a68:	3708      	adds	r7, #8
 8010a6a:	46bd      	mov	sp, r7
 8010a6c:	bd80      	pop	{r7, pc}

08010a6e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010a6e:	b580      	push	{r7, lr}
 8010a70:	b082      	sub	sp, #8
 8010a72:	af00      	add	r7, sp, #0
 8010a74:	6078      	str	r0, [r7, #4]
 8010a76:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010a7e:	6839      	ldr	r1, [r7, #0]
 8010a80:	4618      	mov	r0, r3
 8010a82:	f000 fda2 	bl	80115ca <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	2201      	movs	r2, #1
 8010a8a:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8010a94:	461a      	mov	r2, r3
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8010aa2:	f003 031f 	and.w	r3, r3, #31
 8010aa6:	2b02      	cmp	r3, #2
 8010aa8:	d016      	beq.n	8010ad8 <USBD_LL_SetupStage+0x6a>
 8010aaa:	2b02      	cmp	r3, #2
 8010aac:	dc1c      	bgt.n	8010ae8 <USBD_LL_SetupStage+0x7a>
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d002      	beq.n	8010ab8 <USBD_LL_SetupStage+0x4a>
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d008      	beq.n	8010ac8 <USBD_LL_SetupStage+0x5a>
 8010ab6:	e017      	b.n	8010ae8 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010abe:	4619      	mov	r1, r3
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	f000 f9c7 	bl	8010e54 <USBD_StdDevReq>
    break;
 8010ac6:	e01a      	b.n	8010afe <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010ace:	4619      	mov	r1, r3
 8010ad0:	6878      	ldr	r0, [r7, #4]
 8010ad2:	f000 fa0f 	bl	8010ef4 <USBD_StdItfReq>
    break;
 8010ad6:	e012      	b.n	8010afe <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010ade:	4619      	mov	r1, r3
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f000 fa3a 	bl	8010f5a <USBD_StdEPReq>
    break;
 8010ae6:	e00a      	b.n	8010afe <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8010aee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010af2:	b2db      	uxtb	r3, r3
 8010af4:	4619      	mov	r1, r3
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f7f2 f9fc 	bl	8002ef4 <USBD_LL_StallEP>
    break;
 8010afc:	bf00      	nop
  }  
  return USBD_OK;  
 8010afe:	2300      	movs	r3, #0
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	3708      	adds	r7, #8
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}

08010b08 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b086      	sub	sp, #24
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	60f8      	str	r0, [r7, #12]
 8010b10:	460b      	mov	r3, r1
 8010b12:	607a      	str	r2, [r7, #4]
 8010b14:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8010b16:	7afb      	ldrb	r3, [r7, #11]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d138      	bne.n	8010b8e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8010b22:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8010b2a:	2b03      	cmp	r3, #3
 8010b2c:	d142      	bne.n	8010bb4 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8010b2e:	697b      	ldr	r3, [r7, #20]
 8010b30:	689a      	ldr	r2, [r3, #8]
 8010b32:	697b      	ldr	r3, [r7, #20]
 8010b34:	68db      	ldr	r3, [r3, #12]
 8010b36:	429a      	cmp	r2, r3
 8010b38:	d914      	bls.n	8010b64 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8010b3a:	697b      	ldr	r3, [r7, #20]
 8010b3c:	689a      	ldr	r2, [r3, #8]
 8010b3e:	697b      	ldr	r3, [r7, #20]
 8010b40:	68db      	ldr	r3, [r3, #12]
 8010b42:	1ad2      	subs	r2, r2, r3
 8010b44:	697b      	ldr	r3, [r7, #20]
 8010b46:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8010b48:	697b      	ldr	r3, [r7, #20]
 8010b4a:	68da      	ldr	r2, [r3, #12]
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	689b      	ldr	r3, [r3, #8]
 8010b50:	4293      	cmp	r3, r2
 8010b52:	bf28      	it	cs
 8010b54:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8010b56:	b29b      	uxth	r3, r3
 8010b58:	461a      	mov	r2, r3
 8010b5a:	6879      	ldr	r1, [r7, #4]
 8010b5c:	68f8      	ldr	r0, [r7, #12]
 8010b5e:	f000 fdb0 	bl	80116c2 <USBD_CtlContinueRx>
 8010b62:	e027      	b.n	8010bb4 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b6a:	691b      	ldr	r3, [r3, #16]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d00a      	beq.n	8010b86 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8010b76:	2b03      	cmp	r3, #3
 8010b78:	d105      	bne.n	8010b86 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b80:	691b      	ldr	r3, [r3, #16]
 8010b82:	68f8      	ldr	r0, [r7, #12]
 8010b84:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8010b86:	68f8      	ldr	r0, [r7, #12]
 8010b88:	f000 fdad 	bl	80116e6 <USBD_CtlSendStatus>
 8010b8c:	e012      	b.n	8010bb4 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010b94:	699b      	ldr	r3, [r3, #24]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d00c      	beq.n	8010bb4 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8010ba0:	2b03      	cmp	r3, #3
 8010ba2:	d107      	bne.n	8010bb4 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010baa:	699b      	ldr	r3, [r3, #24]
 8010bac:	7afa      	ldrb	r2, [r7, #11]
 8010bae:	4611      	mov	r1, r2
 8010bb0:	68f8      	ldr	r0, [r7, #12]
 8010bb2:	4798      	blx	r3
  }  
  return USBD_OK;
 8010bb4:	2300      	movs	r3, #0
}
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	3718      	adds	r7, #24
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}

08010bbe <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8010bbe:	b580      	push	{r7, lr}
 8010bc0:	b086      	sub	sp, #24
 8010bc2:	af00      	add	r7, sp, #0
 8010bc4:	60f8      	str	r0, [r7, #12]
 8010bc6:	460b      	mov	r3, r1
 8010bc8:	607a      	str	r2, [r7, #4]
 8010bca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8010bcc:	7afb      	ldrb	r3, [r7, #11]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d16c      	bne.n	8010cac <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	3314      	adds	r3, #20
 8010bd6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8010bde:	2b02      	cmp	r3, #2
 8010be0:	d157      	bne.n	8010c92 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	689a      	ldr	r2, [r3, #8]
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	68db      	ldr	r3, [r3, #12]
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d915      	bls.n	8010c1a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8010bee:	697b      	ldr	r3, [r7, #20]
 8010bf0:	689a      	ldr	r2, [r3, #8]
 8010bf2:	697b      	ldr	r3, [r7, #20]
 8010bf4:	68db      	ldr	r3, [r3, #12]
 8010bf6:	1ad2      	subs	r2, r2, r3
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8010bfc:	697b      	ldr	r3, [r7, #20]
 8010bfe:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8010c00:	b29b      	uxth	r3, r3
 8010c02:	461a      	mov	r2, r3
 8010c04:	6879      	ldr	r1, [r7, #4]
 8010c06:	68f8      	ldr	r0, [r7, #12]
 8010c08:	f000 fd49 	bl	801169e <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	2200      	movs	r2, #0
 8010c10:	2100      	movs	r1, #0
 8010c12:	68f8      	ldr	r0, [r7, #12]
 8010c14:	f7f2 f9ea 	bl	8002fec <USBD_LL_PrepareReceive>
 8010c18:	e03b      	b.n	8010c92 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8010c1a:	697b      	ldr	r3, [r7, #20]
 8010c1c:	685b      	ldr	r3, [r3, #4]
 8010c1e:	697a      	ldr	r2, [r7, #20]
 8010c20:	68d2      	ldr	r2, [r2, #12]
 8010c22:	fbb3 f1f2 	udiv	r1, r3, r2
 8010c26:	fb02 f201 	mul.w	r2, r2, r1
 8010c2a:	1a9b      	subs	r3, r3, r2
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d11c      	bne.n	8010c6a <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8010c30:	697b      	ldr	r3, [r7, #20]
 8010c32:	685a      	ldr	r2, [r3, #4]
 8010c34:	697b      	ldr	r3, [r7, #20]
 8010c36:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8010c38:	429a      	cmp	r2, r3
 8010c3a:	d316      	bcc.n	8010c6a <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8010c3c:	697b      	ldr	r3, [r7, #20]
 8010c3e:	685a      	ldr	r2, [r3, #4]
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8010c46:	429a      	cmp	r2, r3
 8010c48:	d20f      	bcs.n	8010c6a <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8010c4a:	2200      	movs	r2, #0
 8010c4c:	2100      	movs	r1, #0
 8010c4e:	68f8      	ldr	r0, [r7, #12]
 8010c50:	f000 fd25 	bl	801169e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	2200      	movs	r2, #0
 8010c58:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	2200      	movs	r2, #0
 8010c60:	2100      	movs	r1, #0
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	f7f2 f9c2 	bl	8002fec <USBD_LL_PrepareReceive>
 8010c68:	e013      	b.n	8010c92 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d00a      	beq.n	8010c8c <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8010c7c:	2b03      	cmp	r3, #3
 8010c7e:	d105      	bne.n	8010c8c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010c86:	68db      	ldr	r3, [r3, #12]
 8010c88:	68f8      	ldr	r0, [r7, #12]
 8010c8a:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8010c8c:	68f8      	ldr	r0, [r7, #12]
 8010c8e:	f000 fd3d 	bl	801170c <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010c98:	2b01      	cmp	r3, #1
 8010c9a:	d11a      	bne.n	8010cd2 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8010c9c:	68f8      	ldr	r0, [r7, #12]
 8010c9e:	f7ff fea9 	bl	80109f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8010caa:	e012      	b.n	8010cd2 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010cb2:	695b      	ldr	r3, [r3, #20]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d00c      	beq.n	8010cd2 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8010cbe:	2b03      	cmp	r3, #3
 8010cc0:	d107      	bne.n	8010cd2 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010cc8:	695b      	ldr	r3, [r3, #20]
 8010cca:	7afa      	ldrb	r2, [r7, #11]
 8010ccc:	4611      	mov	r1, r2
 8010cce:	68f8      	ldr	r0, [r7, #12]
 8010cd0:	4798      	blx	r3
  }  
  return USBD_OK;
 8010cd2:	2300      	movs	r3, #0
}
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	3718      	adds	r7, #24
 8010cd8:	46bd      	mov	sp, r7
 8010cda:	bd80      	pop	{r7, pc}

08010cdc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b082      	sub	sp, #8
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8010ce4:	2340      	movs	r3, #64	; 0x40
 8010ce6:	2200      	movs	r2, #0
 8010ce8:	2100      	movs	r1, #0
 8010cea:	6878      	ldr	r0, [r7, #4]
 8010cec:	f7f2 f8e8 	bl	8002ec0 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2240      	movs	r2, #64	; 0x40
 8010cf4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8010cf8:	2340      	movs	r3, #64	; 0x40
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	2180      	movs	r1, #128	; 0x80
 8010cfe:	6878      	ldr	r0, [r7, #4]
 8010d00:	f7f2 f8de 	bl	8002ec0 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2240      	movs	r2, #64	; 0x40
 8010d08:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	2201      	movs	r2, #1
 8010d0e:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d009      	beq.n	8010d30 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010d22:	685b      	ldr	r3, [r3, #4]
 8010d24:	687a      	ldr	r2, [r7, #4]
 8010d26:	6852      	ldr	r2, [r2, #4]
 8010d28:	b2d2      	uxtb	r2, r2
 8010d2a:	4611      	mov	r1, r2
 8010d2c:	6878      	ldr	r0, [r7, #4]
 8010d2e:	4798      	blx	r3
 
  
  return USBD_OK;
 8010d30:	2300      	movs	r3, #0
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3708      	adds	r7, #8
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}

08010d3a <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8010d3a:	b480      	push	{r7}
 8010d3c:	b083      	sub	sp, #12
 8010d3e:	af00      	add	r7, sp, #0
 8010d40:	6078      	str	r0, [r7, #4]
 8010d42:	460b      	mov	r3, r1
 8010d44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	78fa      	ldrb	r2, [r7, #3]
 8010d4a:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8010d4c:	2300      	movs	r3, #0
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	370c      	adds	r7, #12
 8010d52:	46bd      	mov	sp, r7
 8010d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d58:	4770      	bx	lr

08010d5a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8010d5a:	b480      	push	{r7}
 8010d5c:	b083      	sub	sp, #12
 8010d5e:	af00      	add	r7, sp, #0
 8010d60:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	2204      	movs	r2, #4
 8010d72:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010d76:	2300      	movs	r3, #0
}
 8010d78:	4618      	mov	r0, r3
 8010d7a:	370c      	adds	r7, #12
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d82:	4770      	bx	lr

08010d84 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8010d84:	b480      	push	{r7}
 8010d86:	b083      	sub	sp, #12
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8010d98:	2300      	movs	r3, #0
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	370c      	adds	r7, #12
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr

08010da6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8010da6:	b580      	push	{r7, lr}
 8010da8:	b082      	sub	sp, #8
 8010daa:	af00      	add	r7, sp, #0
 8010dac:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010db4:	2b03      	cmp	r3, #3
 8010db6:	d10b      	bne.n	8010dd0 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010dbe:	69db      	ldr	r3, [r3, #28]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d005      	beq.n	8010dd0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010dca:	69db      	ldr	r3, [r3, #28]
 8010dcc:	6878      	ldr	r0, [r7, #4]
 8010dce:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8010dd0:	2300      	movs	r3, #0
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3708      	adds	r7, #8
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	bd80      	pop	{r7, pc}

08010dda <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8010dda:	b480      	push	{r7}
 8010ddc:	b083      	sub	sp, #12
 8010dde:	af00      	add	r7, sp, #0
 8010de0:	6078      	str	r0, [r7, #4]
 8010de2:	460b      	mov	r3, r1
 8010de4:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8010de6:	2300      	movs	r3, #0
}
 8010de8:	4618      	mov	r0, r3
 8010dea:	370c      	adds	r7, #12
 8010dec:	46bd      	mov	sp, r7
 8010dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df2:	4770      	bx	lr

08010df4 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8010df4:	b480      	push	{r7}
 8010df6:	b083      	sub	sp, #12
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8010e00:	2300      	movs	r3, #0
}
 8010e02:	4618      	mov	r0, r3
 8010e04:	370c      	adds	r7, #12
 8010e06:	46bd      	mov	sp, r7
 8010e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0c:	4770      	bx	lr

08010e0e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8010e0e:	b480      	push	{r7}
 8010e10:	b083      	sub	sp, #12
 8010e12:	af00      	add	r7, sp, #0
 8010e14:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8010e16:	2300      	movs	r3, #0
}
 8010e18:	4618      	mov	r0, r3
 8010e1a:	370c      	adds	r7, #12
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b082      	sub	sp, #8
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	2201      	movs	r2, #1
 8010e30:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010e3a:	685b      	ldr	r3, [r3, #4]
 8010e3c:	687a      	ldr	r2, [r7, #4]
 8010e3e:	6852      	ldr	r2, [r2, #4]
 8010e40:	b2d2      	uxtb	r2, r2
 8010e42:	4611      	mov	r1, r2
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	4798      	blx	r3
   
  return USBD_OK;
 8010e48:	2300      	movs	r3, #0
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3708      	adds	r7, #8
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}
	...

08010e54 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b084      	sub	sp, #16
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8010e5e:	2300      	movs	r3, #0
 8010e60:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	785b      	ldrb	r3, [r3, #1]
 8010e66:	2b09      	cmp	r3, #9
 8010e68:	d839      	bhi.n	8010ede <USBD_StdDevReq+0x8a>
 8010e6a:	a201      	add	r2, pc, #4	; (adr r2, 8010e70 <USBD_StdDevReq+0x1c>)
 8010e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e70:	08010ec1 	.word	0x08010ec1
 8010e74:	08010ed5 	.word	0x08010ed5
 8010e78:	08010edf 	.word	0x08010edf
 8010e7c:	08010ecb 	.word	0x08010ecb
 8010e80:	08010edf 	.word	0x08010edf
 8010e84:	08010ea3 	.word	0x08010ea3
 8010e88:	08010e99 	.word	0x08010e99
 8010e8c:	08010edf 	.word	0x08010edf
 8010e90:	08010eb7 	.word	0x08010eb7
 8010e94:	08010ead 	.word	0x08010ead
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8010e98:	6839      	ldr	r1, [r7, #0]
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	f000 f93a 	bl	8011114 <USBD_GetDescriptor>
    break;
 8010ea0:	e022      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8010ea2:	6839      	ldr	r1, [r7, #0]
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f000 fa29 	bl	80112fc <USBD_SetAddress>
    break;
 8010eaa:	e01d      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8010eac:	6839      	ldr	r1, [r7, #0]
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	f000 fa64 	bl	801137c <USBD_SetConfig>
    break;
 8010eb4:	e018      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8010eb6:	6839      	ldr	r1, [r7, #0]
 8010eb8:	6878      	ldr	r0, [r7, #4]
 8010eba:	f000 fae7 	bl	801148c <USBD_GetConfig>
    break;
 8010ebe:	e013      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8010ec0:	6839      	ldr	r1, [r7, #0]
 8010ec2:	6878      	ldr	r0, [r7, #4]
 8010ec4:	f000 fb14 	bl	80114f0 <USBD_GetStatus>
    break;
 8010ec8:	e00e      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8010eca:	6839      	ldr	r1, [r7, #0]
 8010ecc:	6878      	ldr	r0, [r7, #4]
 8010ece:	f000 fb39 	bl	8011544 <USBD_SetFeature>
    break;
 8010ed2:	e009      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8010ed4:	6839      	ldr	r1, [r7, #0]
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f000 fb4f 	bl	801157a <USBD_ClrFeature>
    break;
 8010edc:	e004      	b.n	8010ee8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8010ede:	6839      	ldr	r1, [r7, #0]
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f000 fbaf 	bl	8011644 <USBD_CtlError>
    break;
 8010ee6:	bf00      	nop
  }
  
  return ret;
 8010ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3710      	adds	r7, #16
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop

08010ef4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b084      	sub	sp, #16
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
 8010efc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8010efe:	2300      	movs	r3, #0
 8010f00:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010f08:	2b03      	cmp	r3, #3
 8010f0a:	d11b      	bne.n	8010f44 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8010f0c:	683b      	ldr	r3, [r7, #0]
 8010f0e:	889b      	ldrh	r3, [r3, #4]
 8010f10:	b2db      	uxtb	r3, r3
 8010f12:	2b01      	cmp	r3, #1
 8010f14:	d811      	bhi.n	8010f3a <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f1c:	689b      	ldr	r3, [r3, #8]
 8010f1e:	6839      	ldr	r1, [r7, #0]
 8010f20:	6878      	ldr	r0, [r7, #4]
 8010f22:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	88db      	ldrh	r3, [r3, #6]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d110      	bne.n	8010f4e <USBD_StdItfReq+0x5a>
 8010f2c:	7bfb      	ldrb	r3, [r7, #15]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d10d      	bne.n	8010f4e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f000 fbd7 	bl	80116e6 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8010f38:	e009      	b.n	8010f4e <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8010f3a:	6839      	ldr	r1, [r7, #0]
 8010f3c:	6878      	ldr	r0, [r7, #4]
 8010f3e:	f000 fb81 	bl	8011644 <USBD_CtlError>
    break;
 8010f42:	e004      	b.n	8010f4e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8010f44:	6839      	ldr	r1, [r7, #0]
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f000 fb7c 	bl	8011644 <USBD_CtlError>
    break;
 8010f4c:	e000      	b.n	8010f50 <USBD_StdItfReq+0x5c>
    break;
 8010f4e:	bf00      	nop
  }
  return USBD_OK;
 8010f50:	2300      	movs	r3, #0
}
 8010f52:	4618      	mov	r0, r3
 8010f54:	3710      	adds	r7, #16
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bd80      	pop	{r7, pc}

08010f5a <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8010f5a:	b580      	push	{r7, lr}
 8010f5c:	b084      	sub	sp, #16
 8010f5e:	af00      	add	r7, sp, #0
 8010f60:	6078      	str	r0, [r7, #4]
 8010f62:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8010f64:	2300      	movs	r3, #0
 8010f66:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8010f68:	683b      	ldr	r3, [r7, #0]
 8010f6a:	889b      	ldrh	r3, [r3, #4]
 8010f6c:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8010f6e:	683b      	ldr	r3, [r7, #0]
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010f76:	2b20      	cmp	r3, #32
 8010f78:	d108      	bne.n	8010f8c <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f80:	689b      	ldr	r3, [r3, #8]
 8010f82:	6839      	ldr	r1, [r7, #0]
 8010f84:	6878      	ldr	r0, [r7, #4]
 8010f86:	4798      	blx	r3
    
    return USBD_OK;
 8010f88:	2300      	movs	r3, #0
 8010f8a:	e0be      	b.n	801110a <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	785b      	ldrb	r3, [r3, #1]
 8010f90:	2b03      	cmp	r3, #3
 8010f92:	d007      	beq.n	8010fa4 <USBD_StdEPReq+0x4a>
 8010f94:	2b03      	cmp	r3, #3
 8010f96:	f300 80b6 	bgt.w	8011106 <USBD_StdEPReq+0x1ac>
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d06d      	beq.n	801107a <USBD_StdEPReq+0x120>
 8010f9e:	2b01      	cmp	r3, #1
 8010fa0:	d035      	beq.n	801100e <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 8010fa2:	e0b0      	b.n	8011106 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8010faa:	2b02      	cmp	r3, #2
 8010fac:	d002      	beq.n	8010fb4 <USBD_StdEPReq+0x5a>
 8010fae:	2b03      	cmp	r3, #3
 8010fb0:	d00c      	beq.n	8010fcc <USBD_StdEPReq+0x72>
 8010fb2:	e025      	b.n	8011000 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010fb4:	7bbb      	ldrb	r3, [r7, #14]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d027      	beq.n	801100a <USBD_StdEPReq+0xb0>
 8010fba:	7bbb      	ldrb	r3, [r7, #14]
 8010fbc:	2b80      	cmp	r3, #128	; 0x80
 8010fbe:	d024      	beq.n	801100a <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 8010fc0:	7bbb      	ldrb	r3, [r7, #14]
 8010fc2:	4619      	mov	r1, r3
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f7f1 ff95 	bl	8002ef4 <USBD_LL_StallEP>
      break;	
 8010fca:	e01e      	b.n	801100a <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	885b      	ldrh	r3, [r3, #2]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d10a      	bne.n	8010fea <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8010fd4:	7bbb      	ldrb	r3, [r7, #14]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d007      	beq.n	8010fea <USBD_StdEPReq+0x90>
 8010fda:	7bbb      	ldrb	r3, [r7, #14]
 8010fdc:	2b80      	cmp	r3, #128	; 0x80
 8010fde:	d004      	beq.n	8010fea <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8010fe0:	7bbb      	ldrb	r3, [r7, #14]
 8010fe2:	4619      	mov	r1, r3
 8010fe4:	6878      	ldr	r0, [r7, #4]
 8010fe6:	f7f1 ff85 	bl	8002ef4 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ff0:	689b      	ldr	r3, [r3, #8]
 8010ff2:	6839      	ldr	r1, [r7, #0]
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	f000 fb74 	bl	80116e6 <USBD_CtlSendStatus>
      break;
 8010ffe:	e005      	b.n	801100c <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8011000:	6839      	ldr	r1, [r7, #0]
 8011002:	6878      	ldr	r0, [r7, #4]
 8011004:	f000 fb1e 	bl	8011644 <USBD_CtlError>
      break;    
 8011008:	e000      	b.n	801100c <USBD_StdEPReq+0xb2>
      break;	
 801100a:	bf00      	nop
    break;
 801100c:	e07c      	b.n	8011108 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011014:	2b02      	cmp	r3, #2
 8011016:	d002      	beq.n	801101e <USBD_StdEPReq+0xc4>
 8011018:	2b03      	cmp	r3, #3
 801101a:	d00c      	beq.n	8011036 <USBD_StdEPReq+0xdc>
 801101c:	e024      	b.n	8011068 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 801101e:	7bbb      	ldrb	r3, [r7, #14]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d026      	beq.n	8011072 <USBD_StdEPReq+0x118>
 8011024:	7bbb      	ldrb	r3, [r7, #14]
 8011026:	2b80      	cmp	r3, #128	; 0x80
 8011028:	d023      	beq.n	8011072 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 801102a:	7bbb      	ldrb	r3, [r7, #14]
 801102c:	4619      	mov	r1, r3
 801102e:	6878      	ldr	r0, [r7, #4]
 8011030:	f7f1 ff60 	bl	8002ef4 <USBD_LL_StallEP>
      break;	
 8011034:	e01d      	b.n	8011072 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	885b      	ldrh	r3, [r3, #2]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d11b      	bne.n	8011076 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 801103e:	7bbb      	ldrb	r3, [r7, #14]
 8011040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011044:	2b00      	cmp	r3, #0
 8011046:	d00b      	beq.n	8011060 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8011048:	7bbb      	ldrb	r3, [r7, #14]
 801104a:	4619      	mov	r1, r3
 801104c:	6878      	ldr	r0, [r7, #4]
 801104e:	f7f1 ff64 	bl	8002f1a <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011058:	689b      	ldr	r3, [r3, #8]
 801105a:	6839      	ldr	r1, [r7, #0]
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8011060:	6878      	ldr	r0, [r7, #4]
 8011062:	f000 fb40 	bl	80116e6 <USBD_CtlSendStatus>
      break;
 8011066:	e006      	b.n	8011076 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8011068:	6839      	ldr	r1, [r7, #0]
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f000 faea 	bl	8011644 <USBD_CtlError>
      break;    
 8011070:	e002      	b.n	8011078 <USBD_StdEPReq+0x11e>
      break;	
 8011072:	bf00      	nop
 8011074:	e048      	b.n	8011108 <USBD_StdEPReq+0x1ae>
      break;
 8011076:	bf00      	nop
    break;
 8011078:	e046      	b.n	8011108 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011080:	2b02      	cmp	r3, #2
 8011082:	d002      	beq.n	801108a <USBD_StdEPReq+0x130>
 8011084:	2b03      	cmp	r3, #3
 8011086:	d00b      	beq.n	80110a0 <USBD_StdEPReq+0x146>
 8011088:	e036      	b.n	80110f8 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 801108a:	7bbb      	ldrb	r3, [r7, #14]
 801108c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011090:	2b00      	cmp	r3, #0
 8011092:	d036      	beq.n	8011102 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8011094:	7bbb      	ldrb	r3, [r7, #14]
 8011096:	4619      	mov	r1, r3
 8011098:	6878      	ldr	r0, [r7, #4]
 801109a:	f7f1 ff2b 	bl	8002ef4 <USBD_LL_StallEP>
      break;	
 801109e:	e030      	b.n	8011102 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80110a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	da08      	bge.n	80110ba <USBD_StdEPReq+0x160>
 80110a8:	7bbb      	ldrb	r3, [r7, #14]
 80110aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80110ae:	3301      	adds	r3, #1
 80110b0:	011b      	lsls	r3, r3, #4
 80110b2:	687a      	ldr	r2, [r7, #4]
 80110b4:	4413      	add	r3, r2
 80110b6:	3304      	adds	r3, #4
 80110b8:	e007      	b.n	80110ca <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 80110ba:	7bbb      	ldrb	r3, [r7, #14]
 80110bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80110c0:	3310      	adds	r3, #16
 80110c2:	011b      	lsls	r3, r3, #4
 80110c4:	687a      	ldr	r2, [r7, #4]
 80110c6:	4413      	add	r3, r2
 80110c8:	3304      	adds	r3, #4
 80110ca:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80110cc:	7bbb      	ldrb	r3, [r7, #14]
 80110ce:	4619      	mov	r1, r3
 80110d0:	6878      	ldr	r0, [r7, #4]
 80110d2:	f7f1 ff35 	bl	8002f40 <USBD_LL_IsStallEP>
 80110d6:	4603      	mov	r3, r0
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d003      	beq.n	80110e4 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 80110dc:	68bb      	ldr	r3, [r7, #8]
 80110de:	2201      	movs	r2, #1
 80110e0:	601a      	str	r2, [r3, #0]
 80110e2:	e002      	b.n	80110ea <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 80110e4:	68bb      	ldr	r3, [r7, #8]
 80110e6:	2200      	movs	r2, #0
 80110e8:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 80110ea:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 80110ec:	2202      	movs	r2, #2
 80110ee:	4619      	mov	r1, r3
 80110f0:	6878      	ldr	r0, [r7, #4]
 80110f2:	f000 fab8 	bl	8011666 <USBD_CtlSendData>
      break;
 80110f6:	e005      	b.n	8011104 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 80110f8:	6839      	ldr	r1, [r7, #0]
 80110fa:	6878      	ldr	r0, [r7, #4]
 80110fc:	f000 faa2 	bl	8011644 <USBD_CtlError>
      break;
 8011100:	e000      	b.n	8011104 <USBD_StdEPReq+0x1aa>
      break;	
 8011102:	bf00      	nop
    break;
 8011104:	e000      	b.n	8011108 <USBD_StdEPReq+0x1ae>
    break;
 8011106:	bf00      	nop
  }
  return ret;
 8011108:	7bfb      	ldrb	r3, [r7, #15]
}
 801110a:	4618      	mov	r0, r3
 801110c:	3710      	adds	r7, #16
 801110e:	46bd      	mov	sp, r7
 8011110:	bd80      	pop	{r7, pc}
	...

08011114 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b084      	sub	sp, #16
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 801111e:	683b      	ldr	r3, [r7, #0]
 8011120:	885b      	ldrh	r3, [r3, #2]
 8011122:	0a1b      	lsrs	r3, r3, #8
 8011124:	b29b      	uxth	r3, r3
 8011126:	3b01      	subs	r3, #1
 8011128:	2b06      	cmp	r3, #6
 801112a:	f200 80c9 	bhi.w	80112c0 <USBD_GetDescriptor+0x1ac>
 801112e:	a201      	add	r2, pc, #4	; (adr r2, 8011134 <USBD_GetDescriptor+0x20>)
 8011130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011134:	08011151 	.word	0x08011151
 8011138:	08011169 	.word	0x08011169
 801113c:	080111a9 	.word	0x080111a9
 8011140:	080112c1 	.word	0x080112c1
 8011144:	080112c1 	.word	0x080112c1
 8011148:	0801126d 	.word	0x0801126d
 801114c:	08011293 	.word	0x08011293
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	687a      	ldr	r2, [r7, #4]
 801115a:	7c12      	ldrb	r2, [r2, #16]
 801115c:	f107 010a 	add.w	r1, r7, #10
 8011160:	4610      	mov	r0, r2
 8011162:	4798      	blx	r3
 8011164:	60f8      	str	r0, [r7, #12]
    break;
 8011166:	e0b0      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	7c1b      	ldrb	r3, [r3, #16]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d10d      	bne.n	801118c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011178:	f107 020a 	add.w	r2, r7, #10
 801117c:	4610      	mov	r0, r2
 801117e:	4798      	blx	r3
 8011180:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	3301      	adds	r3, #1
 8011186:	2202      	movs	r2, #2
 8011188:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801118a:	e09e      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011194:	f107 020a 	add.w	r2, r7, #10
 8011198:	4610      	mov	r0, r2
 801119a:	4798      	blx	r3
 801119c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	3301      	adds	r3, #1
 80111a2:	2202      	movs	r2, #2
 80111a4:	701a      	strb	r2, [r3, #0]
    break;
 80111a6:	e090      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	885b      	ldrh	r3, [r3, #2]
 80111ac:	b2db      	uxtb	r3, r3
 80111ae:	2b05      	cmp	r3, #5
 80111b0:	d856      	bhi.n	8011260 <USBD_GetDescriptor+0x14c>
 80111b2:	a201      	add	r2, pc, #4	; (adr r2, 80111b8 <USBD_GetDescriptor+0xa4>)
 80111b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111b8:	080111d1 	.word	0x080111d1
 80111bc:	080111e9 	.word	0x080111e9
 80111c0:	08011201 	.word	0x08011201
 80111c4:	08011219 	.word	0x08011219
 80111c8:	08011231 	.word	0x08011231
 80111cc:	08011249 	.word	0x08011249
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80111d6:	685b      	ldr	r3, [r3, #4]
 80111d8:	687a      	ldr	r2, [r7, #4]
 80111da:	7c12      	ldrb	r2, [r2, #16]
 80111dc:	f107 010a 	add.w	r1, r7, #10
 80111e0:	4610      	mov	r0, r2
 80111e2:	4798      	blx	r3
 80111e4:	60f8      	str	r0, [r7, #12]
      break;
 80111e6:	e040      	b.n	801126a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80111ee:	689b      	ldr	r3, [r3, #8]
 80111f0:	687a      	ldr	r2, [r7, #4]
 80111f2:	7c12      	ldrb	r2, [r2, #16]
 80111f4:	f107 010a 	add.w	r1, r7, #10
 80111f8:	4610      	mov	r0, r2
 80111fa:	4798      	blx	r3
 80111fc:	60f8      	str	r0, [r7, #12]
      break;
 80111fe:	e034      	b.n	801126a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011206:	68db      	ldr	r3, [r3, #12]
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	7c12      	ldrb	r2, [r2, #16]
 801120c:	f107 010a 	add.w	r1, r7, #10
 8011210:	4610      	mov	r0, r2
 8011212:	4798      	blx	r3
 8011214:	60f8      	str	r0, [r7, #12]
      break;
 8011216:	e028      	b.n	801126a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801121e:	691b      	ldr	r3, [r3, #16]
 8011220:	687a      	ldr	r2, [r7, #4]
 8011222:	7c12      	ldrb	r2, [r2, #16]
 8011224:	f107 010a 	add.w	r1, r7, #10
 8011228:	4610      	mov	r0, r2
 801122a:	4798      	blx	r3
 801122c:	60f8      	str	r0, [r7, #12]
      break;
 801122e:	e01c      	b.n	801126a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011236:	695b      	ldr	r3, [r3, #20]
 8011238:	687a      	ldr	r2, [r7, #4]
 801123a:	7c12      	ldrb	r2, [r2, #16]
 801123c:	f107 010a 	add.w	r1, r7, #10
 8011240:	4610      	mov	r0, r2
 8011242:	4798      	blx	r3
 8011244:	60f8      	str	r0, [r7, #12]
      break;
 8011246:	e010      	b.n	801126a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801124e:	699b      	ldr	r3, [r3, #24]
 8011250:	687a      	ldr	r2, [r7, #4]
 8011252:	7c12      	ldrb	r2, [r2, #16]
 8011254:	f107 010a 	add.w	r1, r7, #10
 8011258:	4610      	mov	r0, r2
 801125a:	4798      	blx	r3
 801125c:	60f8      	str	r0, [r7, #12]
      break;
 801125e:	e004      	b.n	801126a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8011260:	6839      	ldr	r1, [r7, #0]
 8011262:	6878      	ldr	r0, [r7, #4]
 8011264:	f000 f9ee 	bl	8011644 <USBD_CtlError>
      return;
 8011268:	e044      	b.n	80112f4 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 801126a:	e02e      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	7c1b      	ldrb	r3, [r3, #16]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d109      	bne.n	8011288 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801127a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801127c:	f107 020a 	add.w	r2, r7, #10
 8011280:	4610      	mov	r0, r2
 8011282:	4798      	blx	r3
 8011284:	60f8      	str	r0, [r7, #12]
      break;
 8011286:	e020      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8011288:	6839      	ldr	r1, [r7, #0]
 801128a:	6878      	ldr	r0, [r7, #4]
 801128c:	f000 f9da 	bl	8011644 <USBD_CtlError>
      return;
 8011290:	e030      	b.n	80112f4 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	7c1b      	ldrb	r3, [r3, #16]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d10d      	bne.n	80112b6 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80112a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112a2:	f107 020a 	add.w	r2, r7, #10
 80112a6:	4610      	mov	r0, r2
 80112a8:	4798      	blx	r3
 80112aa:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	3301      	adds	r3, #1
 80112b0:	2207      	movs	r2, #7
 80112b2:	701a      	strb	r2, [r3, #0]
      break; 
 80112b4:	e009      	b.n	80112ca <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80112b6:	6839      	ldr	r1, [r7, #0]
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f000 f9c3 	bl	8011644 <USBD_CtlError>
      return;
 80112be:	e019      	b.n	80112f4 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 80112c0:	6839      	ldr	r1, [r7, #0]
 80112c2:	6878      	ldr	r0, [r7, #4]
 80112c4:	f000 f9be 	bl	8011644 <USBD_CtlError>
    return;
 80112c8:	e014      	b.n	80112f4 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 80112ca:	897b      	ldrh	r3, [r7, #10]
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d011      	beq.n	80112f4 <USBD_GetDescriptor+0x1e0>
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	88db      	ldrh	r3, [r3, #6]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d00d      	beq.n	80112f4 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 80112d8:	683b      	ldr	r3, [r7, #0]
 80112da:	88da      	ldrh	r2, [r3, #6]
 80112dc:	897b      	ldrh	r3, [r7, #10]
 80112de:	4293      	cmp	r3, r2
 80112e0:	bf28      	it	cs
 80112e2:	4613      	movcs	r3, r2
 80112e4:	b29b      	uxth	r3, r3
 80112e6:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 80112e8:	897b      	ldrh	r3, [r7, #10]
 80112ea:	461a      	mov	r2, r3
 80112ec:	68f9      	ldr	r1, [r7, #12]
 80112ee:	6878      	ldr	r0, [r7, #4]
 80112f0:	f000 f9b9 	bl	8011666 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 80112f4:	3710      	adds	r7, #16
 80112f6:	46bd      	mov	sp, r7
 80112f8:	bd80      	pop	{r7, pc}
 80112fa:	bf00      	nop

080112fc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b084      	sub	sp, #16
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	889b      	ldrh	r3, [r3, #4]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d12c      	bne.n	8011368 <USBD_SetAddress+0x6c>
 801130e:	683b      	ldr	r3, [r7, #0]
 8011310:	88db      	ldrh	r3, [r3, #6]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d128      	bne.n	8011368 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8011316:	683b      	ldr	r3, [r7, #0]
 8011318:	885b      	ldrh	r3, [r3, #2]
 801131a:	b2db      	uxtb	r3, r3
 801131c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011320:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011328:	2b03      	cmp	r3, #3
 801132a:	d104      	bne.n	8011336 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 801132c:	6839      	ldr	r1, [r7, #0]
 801132e:	6878      	ldr	r0, [r7, #4]
 8011330:	f000 f988 	bl	8011644 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8011334:	e01d      	b.n	8011372 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	7bfa      	ldrb	r2, [r7, #15]
 801133a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 801133e:	7bfb      	ldrb	r3, [r7, #15]
 8011340:	4619      	mov	r1, r3
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	f7f1 fe28 	bl	8002f98 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8011348:	6878      	ldr	r0, [r7, #4]
 801134a:	f000 f9cc 	bl	80116e6 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 801134e:	7bfb      	ldrb	r3, [r7, #15]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d004      	beq.n	801135e <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2202      	movs	r2, #2
 8011358:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801135c:	e009      	b.n	8011372 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	2201      	movs	r2, #1
 8011362:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8011366:	e004      	b.n	8011372 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8011368:	6839      	ldr	r1, [r7, #0]
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	f000 f96a 	bl	8011644 <USBD_CtlError>
  } 
}
 8011370:	bf00      	nop
 8011372:	bf00      	nop
 8011374:	3710      	adds	r7, #16
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}
	...

0801137c <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801137c:	b580      	push	{r7, lr}
 801137e:	b082      	sub	sp, #8
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
 8011384:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	885b      	ldrh	r3, [r3, #2]
 801138a:	b2da      	uxtb	r2, r3
 801138c:	4b3e      	ldr	r3, [pc, #248]	; (8011488 <USBD_SetConfig+0x10c>)
 801138e:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8011390:	4b3d      	ldr	r3, [pc, #244]	; (8011488 <USBD_SetConfig+0x10c>)
 8011392:	781b      	ldrb	r3, [r3, #0]
 8011394:	2b01      	cmp	r3, #1
 8011396:	d904      	bls.n	80113a2 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8011398:	6839      	ldr	r1, [r7, #0]
 801139a:	6878      	ldr	r0, [r7, #4]
 801139c:	f000 f952 	bl	8011644 <USBD_CtlError>
 80113a0:	e06f      	b.n	8011482 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80113a8:	2b02      	cmp	r3, #2
 80113aa:	d002      	beq.n	80113b2 <USBD_SetConfig+0x36>
 80113ac:	2b03      	cmp	r3, #3
 80113ae:	d023      	beq.n	80113f8 <USBD_SetConfig+0x7c>
 80113b0:	e062      	b.n	8011478 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 80113b2:	4b35      	ldr	r3, [pc, #212]	; (8011488 <USBD_SetConfig+0x10c>)
 80113b4:	781b      	ldrb	r3, [r3, #0]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d01a      	beq.n	80113f0 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 80113ba:	4b33      	ldr	r3, [pc, #204]	; (8011488 <USBD_SetConfig+0x10c>)
 80113bc:	781b      	ldrb	r3, [r3, #0]
 80113be:	461a      	mov	r2, r3
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	2203      	movs	r2, #3
 80113c8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80113cc:	4b2e      	ldr	r3, [pc, #184]	; (8011488 <USBD_SetConfig+0x10c>)
 80113ce:	781b      	ldrb	r3, [r3, #0]
 80113d0:	4619      	mov	r1, r3
 80113d2:	6878      	ldr	r0, [r7, #4]
 80113d4:	f7ff fb19 	bl	8010a0a <USBD_SetClassConfig>
 80113d8:	4603      	mov	r3, r0
 80113da:	2b02      	cmp	r3, #2
 80113dc:	d104      	bne.n	80113e8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 80113de:	6839      	ldr	r1, [r7, #0]
 80113e0:	6878      	ldr	r0, [r7, #4]
 80113e2:	f000 f92f 	bl	8011644 <USBD_CtlError>
          return;
 80113e6:	e04c      	b.n	8011482 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 80113e8:	6878      	ldr	r0, [r7, #4]
 80113ea:	f000 f97c 	bl	80116e6 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 80113ee:	e048      	b.n	8011482 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 80113f0:	6878      	ldr	r0, [r7, #4]
 80113f2:	f000 f978 	bl	80116e6 <USBD_CtlSendStatus>
      break;
 80113f6:	e044      	b.n	8011482 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 80113f8:	4b23      	ldr	r3, [pc, #140]	; (8011488 <USBD_SetConfig+0x10c>)
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d112      	bne.n	8011426 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2202      	movs	r2, #2
 8011404:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8011408:	4b1f      	ldr	r3, [pc, #124]	; (8011488 <USBD_SetConfig+0x10c>)
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	461a      	mov	r2, r3
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8011412:	4b1d      	ldr	r3, [pc, #116]	; (8011488 <USBD_SetConfig+0x10c>)
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	4619      	mov	r1, r3
 8011418:	6878      	ldr	r0, [r7, #4]
 801141a:	f7ff fb15 	bl	8010a48 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f000 f961 	bl	80116e6 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8011424:	e02d      	b.n	8011482 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8011426:	4b18      	ldr	r3, [pc, #96]	; (8011488 <USBD_SetConfig+0x10c>)
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	461a      	mov	r2, r3
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	685b      	ldr	r3, [r3, #4]
 8011430:	429a      	cmp	r2, r3
 8011432:	d01d      	beq.n	8011470 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	685b      	ldr	r3, [r3, #4]
 8011438:	b2db      	uxtb	r3, r3
 801143a:	4619      	mov	r1, r3
 801143c:	6878      	ldr	r0, [r7, #4]
 801143e:	f7ff fb03 	bl	8010a48 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011442:	4b11      	ldr	r3, [pc, #68]	; (8011488 <USBD_SetConfig+0x10c>)
 8011444:	781b      	ldrb	r3, [r3, #0]
 8011446:	461a      	mov	r2, r3
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 801144c:	4b0e      	ldr	r3, [pc, #56]	; (8011488 <USBD_SetConfig+0x10c>)
 801144e:	781b      	ldrb	r3, [r3, #0]
 8011450:	4619      	mov	r1, r3
 8011452:	6878      	ldr	r0, [r7, #4]
 8011454:	f7ff fad9 	bl	8010a0a <USBD_SetClassConfig>
 8011458:	4603      	mov	r3, r0
 801145a:	2b02      	cmp	r3, #2
 801145c:	d104      	bne.n	8011468 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 801145e:	6839      	ldr	r1, [r7, #0]
 8011460:	6878      	ldr	r0, [r7, #4]
 8011462:	f000 f8ef 	bl	8011644 <USBD_CtlError>
          return;
 8011466:	e00c      	b.n	8011482 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f000 f93c 	bl	80116e6 <USBD_CtlSendStatus>
      break;
 801146e:	e008      	b.n	8011482 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f000 f938 	bl	80116e6 <USBD_CtlSendStatus>
      break;
 8011476:	e004      	b.n	8011482 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8011478:	6839      	ldr	r1, [r7, #0]
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	f000 f8e2 	bl	8011644 <USBD_CtlError>
      break;
 8011480:	bf00      	nop
    }
  }
}
 8011482:	3708      	adds	r7, #8
 8011484:	46bd      	mov	sp, r7
 8011486:	bd80      	pop	{r7, pc}
 8011488:	20000614 	.word	0x20000614

0801148c <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b082      	sub	sp, #8
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
 8011494:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8011496:	683b      	ldr	r3, [r7, #0]
 8011498:	88db      	ldrh	r3, [r3, #6]
 801149a:	2b01      	cmp	r3, #1
 801149c:	d004      	beq.n	80114a8 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 801149e:	6839      	ldr	r1, [r7, #0]
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	f000 f8cf 	bl	8011644 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80114a6:	e01f      	b.n	80114e8 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80114ae:	2b02      	cmp	r3, #2
 80114b0:	d002      	beq.n	80114b8 <USBD_GetConfig+0x2c>
 80114b2:	2b03      	cmp	r3, #3
 80114b4:	d00b      	beq.n	80114ce <USBD_GetConfig+0x42>
 80114b6:	e012      	b.n	80114de <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	2200      	movs	r2, #0
 80114bc:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80114c2:	2201      	movs	r2, #1
 80114c4:	4619      	mov	r1, r3
 80114c6:	6878      	ldr	r0, [r7, #4]
 80114c8:	f000 f8cd 	bl	8011666 <USBD_CtlSendData>
      break;
 80114cc:	e00c      	b.n	80114e8 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80114d2:	2201      	movs	r2, #1
 80114d4:	4619      	mov	r1, r3
 80114d6:	6878      	ldr	r0, [r7, #4]
 80114d8:	f000 f8c5 	bl	8011666 <USBD_CtlSendData>
      break;
 80114dc:	e004      	b.n	80114e8 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 80114de:	6839      	ldr	r1, [r7, #0]
 80114e0:	6878      	ldr	r0, [r7, #4]
 80114e2:	f000 f8af 	bl	8011644 <USBD_CtlError>
      break;
 80114e6:	bf00      	nop
}
 80114e8:	bf00      	nop
 80114ea:	3708      	adds	r7, #8
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}

080114f0 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80114f0:	b580      	push	{r7, lr}
 80114f2:	b082      	sub	sp, #8
 80114f4:	af00      	add	r7, sp, #0
 80114f6:	6078      	str	r0, [r7, #4]
 80114f8:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8011500:	3b02      	subs	r3, #2
 8011502:	2b01      	cmp	r3, #1
 8011504:	d815      	bhi.n	8011532 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2201      	movs	r2, #1
 801150a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8011512:	2b00      	cmp	r3, #0
 8011514:	d005      	beq.n	8011522 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	68db      	ldr	r3, [r3, #12]
 801151a:	f043 0202 	orr.w	r2, r3, #2
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8011526:	2202      	movs	r2, #2
 8011528:	4619      	mov	r1, r3
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f000 f89b 	bl	8011666 <USBD_CtlSendData>
                      2);
    break;
 8011530:	e004      	b.n	801153c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8011532:	6839      	ldr	r1, [r7, #0]
 8011534:	6878      	ldr	r0, [r7, #4]
 8011536:	f000 f885 	bl	8011644 <USBD_CtlError>
    break;
 801153a:	bf00      	nop
  }
}
 801153c:	bf00      	nop
 801153e:	3708      	adds	r7, #8
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b082      	sub	sp, #8
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	885b      	ldrh	r3, [r3, #2]
 8011552:	2b01      	cmp	r3, #1
 8011554:	d10d      	bne.n	8011572 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	2201      	movs	r2, #1
 801155a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011564:	689b      	ldr	r3, [r3, #8]
 8011566:	6839      	ldr	r1, [r7, #0]
 8011568:	6878      	ldr	r0, [r7, #4]
 801156a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 801156c:	6878      	ldr	r0, [r7, #4]
 801156e:	f000 f8ba 	bl	80116e6 <USBD_CtlSendStatus>
  }

}
 8011572:	bf00      	nop
 8011574:	3708      	adds	r7, #8
 8011576:	46bd      	mov	sp, r7
 8011578:	bd80      	pop	{r7, pc}

0801157a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801157a:	b580      	push	{r7, lr}
 801157c:	b082      	sub	sp, #8
 801157e:	af00      	add	r7, sp, #0
 8011580:	6078      	str	r0, [r7, #4]
 8011582:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801158a:	3b02      	subs	r3, #2
 801158c:	2b01      	cmp	r3, #1
 801158e:	d812      	bhi.n	80115b6 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	885b      	ldrh	r3, [r3, #2]
 8011594:	2b01      	cmp	r3, #1
 8011596:	d113      	bne.n	80115c0 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2200      	movs	r2, #0
 801159c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80115a6:	689b      	ldr	r3, [r3, #8]
 80115a8:	6839      	ldr	r1, [r7, #0]
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80115ae:	6878      	ldr	r0, [r7, #4]
 80115b0:	f000 f899 	bl	80116e6 <USBD_CtlSendStatus>
    }
    break;
 80115b4:	e004      	b.n	80115c0 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80115b6:	6839      	ldr	r1, [r7, #0]
 80115b8:	6878      	ldr	r0, [r7, #4]
 80115ba:	f000 f843 	bl	8011644 <USBD_CtlError>
    break;
 80115be:	e000      	b.n	80115c2 <USBD_ClrFeature+0x48>
    break;
 80115c0:	bf00      	nop
  }
}
 80115c2:	bf00      	nop
 80115c4:	3708      	adds	r7, #8
 80115c6:	46bd      	mov	sp, r7
 80115c8:	bd80      	pop	{r7, pc}

080115ca <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80115ca:	b480      	push	{r7}
 80115cc:	b083      	sub	sp, #12
 80115ce:	af00      	add	r7, sp, #0
 80115d0:	6078      	str	r0, [r7, #4]
 80115d2:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80115d4:	683b      	ldr	r3, [r7, #0]
 80115d6:	781a      	ldrb	r2, [r3, #0]
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80115dc:	683b      	ldr	r3, [r7, #0]
 80115de:	785a      	ldrb	r2, [r3, #1]
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80115e4:	683b      	ldr	r3, [r7, #0]
 80115e6:	3302      	adds	r3, #2
 80115e8:	781b      	ldrb	r3, [r3, #0]
 80115ea:	b29a      	uxth	r2, r3
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	3303      	adds	r3, #3
 80115f0:	781b      	ldrb	r3, [r3, #0]
 80115f2:	b29b      	uxth	r3, r3
 80115f4:	021b      	lsls	r3, r3, #8
 80115f6:	b29b      	uxth	r3, r3
 80115f8:	4413      	add	r3, r2
 80115fa:	b29a      	uxth	r2, r3
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8011600:	683b      	ldr	r3, [r7, #0]
 8011602:	3304      	adds	r3, #4
 8011604:	781b      	ldrb	r3, [r3, #0]
 8011606:	b29a      	uxth	r2, r3
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	3305      	adds	r3, #5
 801160c:	781b      	ldrb	r3, [r3, #0]
 801160e:	b29b      	uxth	r3, r3
 8011610:	021b      	lsls	r3, r3, #8
 8011612:	b29b      	uxth	r3, r3
 8011614:	4413      	add	r3, r2
 8011616:	b29a      	uxth	r2, r3
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 801161c:	683b      	ldr	r3, [r7, #0]
 801161e:	3306      	adds	r3, #6
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	b29a      	uxth	r2, r3
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	3307      	adds	r3, #7
 8011628:	781b      	ldrb	r3, [r3, #0]
 801162a:	b29b      	uxth	r3, r3
 801162c:	021b      	lsls	r3, r3, #8
 801162e:	b29b      	uxth	r3, r3
 8011630:	4413      	add	r3, r2
 8011632:	b29a      	uxth	r2, r3
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	80da      	strh	r2, [r3, #6]

}
 8011638:	bf00      	nop
 801163a:	370c      	adds	r7, #12
 801163c:	46bd      	mov	sp, r7
 801163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011642:	4770      	bx	lr

08011644 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b082      	sub	sp, #8
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
 801164c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 801164e:	2180      	movs	r1, #128	; 0x80
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f7f1 fc4f 	bl	8002ef4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8011656:	2100      	movs	r1, #0
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f7f1 fc4b 	bl	8002ef4 <USBD_LL_StallEP>
}
 801165e:	bf00      	nop
 8011660:	3708      	adds	r7, #8
 8011662:	46bd      	mov	sp, r7
 8011664:	bd80      	pop	{r7, pc}

08011666 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8011666:	b580      	push	{r7, lr}
 8011668:	b084      	sub	sp, #16
 801166a:	af00      	add	r7, sp, #0
 801166c:	60f8      	str	r0, [r7, #12]
 801166e:	60b9      	str	r1, [r7, #8]
 8011670:	4613      	mov	r3, r2
 8011672:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	2202      	movs	r2, #2
 8011678:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 801167c:	88fa      	ldrh	r2, [r7, #6]
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8011682:	88fa      	ldrh	r2, [r7, #6]
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8011688:	88fb      	ldrh	r3, [r7, #6]
 801168a:	68ba      	ldr	r2, [r7, #8]
 801168c:	2100      	movs	r1, #0
 801168e:	68f8      	ldr	r0, [r7, #12]
 8011690:	f7f1 fc95 	bl	8002fbe <USBD_LL_Transmit>
  
  return USBD_OK;
 8011694:	2300      	movs	r3, #0
}
 8011696:	4618      	mov	r0, r3
 8011698:	3710      	adds	r7, #16
 801169a:	46bd      	mov	sp, r7
 801169c:	bd80      	pop	{r7, pc}

0801169e <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 801169e:	b580      	push	{r7, lr}
 80116a0:	b084      	sub	sp, #16
 80116a2:	af00      	add	r7, sp, #0
 80116a4:	60f8      	str	r0, [r7, #12]
 80116a6:	60b9      	str	r1, [r7, #8]
 80116a8:	4613      	mov	r3, r2
 80116aa:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 80116ac:	88fb      	ldrh	r3, [r7, #6]
 80116ae:	68ba      	ldr	r2, [r7, #8]
 80116b0:	2100      	movs	r1, #0
 80116b2:	68f8      	ldr	r0, [r7, #12]
 80116b4:	f7f1 fc83 	bl	8002fbe <USBD_LL_Transmit>
  
  return USBD_OK;
 80116b8:	2300      	movs	r3, #0
}
 80116ba:	4618      	mov	r0, r3
 80116bc:	3710      	adds	r7, #16
 80116be:	46bd      	mov	sp, r7
 80116c0:	bd80      	pop	{r7, pc}

080116c2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80116c2:	b580      	push	{r7, lr}
 80116c4:	b084      	sub	sp, #16
 80116c6:	af00      	add	r7, sp, #0
 80116c8:	60f8      	str	r0, [r7, #12]
 80116ca:	60b9      	str	r1, [r7, #8]
 80116cc:	4613      	mov	r3, r2
 80116ce:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 80116d0:	88fb      	ldrh	r3, [r7, #6]
 80116d2:	68ba      	ldr	r2, [r7, #8]
 80116d4:	2100      	movs	r1, #0
 80116d6:	68f8      	ldr	r0, [r7, #12]
 80116d8:	f7f1 fc88 	bl	8002fec <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 80116dc:	2300      	movs	r3, #0
}
 80116de:	4618      	mov	r0, r3
 80116e0:	3710      	adds	r7, #16
 80116e2:	46bd      	mov	sp, r7
 80116e4:	bd80      	pop	{r7, pc}

080116e6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80116e6:	b580      	push	{r7, lr}
 80116e8:	b082      	sub	sp, #8
 80116ea:	af00      	add	r7, sp, #0
 80116ec:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	2204      	movs	r2, #4
 80116f2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80116f6:	2300      	movs	r3, #0
 80116f8:	2200      	movs	r2, #0
 80116fa:	2100      	movs	r1, #0
 80116fc:	6878      	ldr	r0, [r7, #4]
 80116fe:	f7f1 fc5e 	bl	8002fbe <USBD_LL_Transmit>
  
  return USBD_OK;
 8011702:	2300      	movs	r3, #0
}
 8011704:	4618      	mov	r0, r3
 8011706:	3708      	adds	r7, #8
 8011708:	46bd      	mov	sp, r7
 801170a:	bd80      	pop	{r7, pc}

0801170c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	2205      	movs	r2, #5
 8011718:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 801171c:	2300      	movs	r3, #0
 801171e:	2200      	movs	r2, #0
 8011720:	2100      	movs	r1, #0
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f7f1 fc62 	bl	8002fec <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8011728:	2300      	movs	r3, #0
}
 801172a:	4618      	mov	r0, r3
 801172c:	3708      	adds	r7, #8
 801172e:	46bd      	mov	sp, r7
 8011730:	bd80      	pop	{r7, pc}
	...

08011734 <__libc_init_array>:
 8011734:	b570      	push	{r4, r5, r6, lr}
 8011736:	4d0d      	ldr	r5, [pc, #52]	; (801176c <__libc_init_array+0x38>)
 8011738:	4c0d      	ldr	r4, [pc, #52]	; (8011770 <__libc_init_array+0x3c>)
 801173a:	1b64      	subs	r4, r4, r5
 801173c:	10a4      	asrs	r4, r4, #2
 801173e:	2600      	movs	r6, #0
 8011740:	42a6      	cmp	r6, r4
 8011742:	d109      	bne.n	8011758 <__libc_init_array+0x24>
 8011744:	4d0b      	ldr	r5, [pc, #44]	; (8011774 <__libc_init_array+0x40>)
 8011746:	4c0c      	ldr	r4, [pc, #48]	; (8011778 <__libc_init_array+0x44>)
 8011748:	f002 ff1e 	bl	8014588 <_init>
 801174c:	1b64      	subs	r4, r4, r5
 801174e:	10a4      	asrs	r4, r4, #2
 8011750:	2600      	movs	r6, #0
 8011752:	42a6      	cmp	r6, r4
 8011754:	d105      	bne.n	8011762 <__libc_init_array+0x2e>
 8011756:	bd70      	pop	{r4, r5, r6, pc}
 8011758:	f855 3b04 	ldr.w	r3, [r5], #4
 801175c:	4798      	blx	r3
 801175e:	3601      	adds	r6, #1
 8011760:	e7ee      	b.n	8011740 <__libc_init_array+0xc>
 8011762:	f855 3b04 	ldr.w	r3, [r5], #4
 8011766:	4798      	blx	r3
 8011768:	3601      	adds	r6, #1
 801176a:	e7f2      	b.n	8011752 <__libc_init_array+0x1e>
 801176c:	08014e1c 	.word	0x08014e1c
 8011770:	08014e1c 	.word	0x08014e1c
 8011774:	08014e1c 	.word	0x08014e1c
 8011778:	08014e20 	.word	0x08014e20

0801177c <malloc>:
 801177c:	4b02      	ldr	r3, [pc, #8]	; (8011788 <malloc+0xc>)
 801177e:	4601      	mov	r1, r0
 8011780:	6818      	ldr	r0, [r3, #0]
 8011782:	f000 b869 	b.w	8011858 <_malloc_r>
 8011786:	bf00      	nop
 8011788:	20000290 	.word	0x20000290

0801178c <memcpy>:
 801178c:	440a      	add	r2, r1
 801178e:	4291      	cmp	r1, r2
 8011790:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011794:	d100      	bne.n	8011798 <memcpy+0xc>
 8011796:	4770      	bx	lr
 8011798:	b510      	push	{r4, lr}
 801179a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801179e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80117a2:	4291      	cmp	r1, r2
 80117a4:	d1f9      	bne.n	801179a <memcpy+0xe>
 80117a6:	bd10      	pop	{r4, pc}

080117a8 <memset>:
 80117a8:	4402      	add	r2, r0
 80117aa:	4603      	mov	r3, r0
 80117ac:	4293      	cmp	r3, r2
 80117ae:	d100      	bne.n	80117b2 <memset+0xa>
 80117b0:	4770      	bx	lr
 80117b2:	f803 1b01 	strb.w	r1, [r3], #1
 80117b6:	e7f9      	b.n	80117ac <memset+0x4>

080117b8 <_free_r>:
 80117b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80117ba:	2900      	cmp	r1, #0
 80117bc:	d048      	beq.n	8011850 <_free_r+0x98>
 80117be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117c2:	9001      	str	r0, [sp, #4]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	f1a1 0404 	sub.w	r4, r1, #4
 80117ca:	bfb8      	it	lt
 80117cc:	18e4      	addlt	r4, r4, r3
 80117ce:	f001 fbcf 	bl	8012f70 <__malloc_lock>
 80117d2:	4a20      	ldr	r2, [pc, #128]	; (8011854 <_free_r+0x9c>)
 80117d4:	9801      	ldr	r0, [sp, #4]
 80117d6:	6813      	ldr	r3, [r2, #0]
 80117d8:	4615      	mov	r5, r2
 80117da:	b933      	cbnz	r3, 80117ea <_free_r+0x32>
 80117dc:	6063      	str	r3, [r4, #4]
 80117de:	6014      	str	r4, [r2, #0]
 80117e0:	b003      	add	sp, #12
 80117e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80117e6:	f001 bbc9 	b.w	8012f7c <__malloc_unlock>
 80117ea:	42a3      	cmp	r3, r4
 80117ec:	d90b      	bls.n	8011806 <_free_r+0x4e>
 80117ee:	6821      	ldr	r1, [r4, #0]
 80117f0:	1862      	adds	r2, r4, r1
 80117f2:	4293      	cmp	r3, r2
 80117f4:	bf04      	itt	eq
 80117f6:	681a      	ldreq	r2, [r3, #0]
 80117f8:	685b      	ldreq	r3, [r3, #4]
 80117fa:	6063      	str	r3, [r4, #4]
 80117fc:	bf04      	itt	eq
 80117fe:	1852      	addeq	r2, r2, r1
 8011800:	6022      	streq	r2, [r4, #0]
 8011802:	602c      	str	r4, [r5, #0]
 8011804:	e7ec      	b.n	80117e0 <_free_r+0x28>
 8011806:	461a      	mov	r2, r3
 8011808:	685b      	ldr	r3, [r3, #4]
 801180a:	b10b      	cbz	r3, 8011810 <_free_r+0x58>
 801180c:	42a3      	cmp	r3, r4
 801180e:	d9fa      	bls.n	8011806 <_free_r+0x4e>
 8011810:	6811      	ldr	r1, [r2, #0]
 8011812:	1855      	adds	r5, r2, r1
 8011814:	42a5      	cmp	r5, r4
 8011816:	d10b      	bne.n	8011830 <_free_r+0x78>
 8011818:	6824      	ldr	r4, [r4, #0]
 801181a:	4421      	add	r1, r4
 801181c:	1854      	adds	r4, r2, r1
 801181e:	42a3      	cmp	r3, r4
 8011820:	6011      	str	r1, [r2, #0]
 8011822:	d1dd      	bne.n	80117e0 <_free_r+0x28>
 8011824:	681c      	ldr	r4, [r3, #0]
 8011826:	685b      	ldr	r3, [r3, #4]
 8011828:	6053      	str	r3, [r2, #4]
 801182a:	4421      	add	r1, r4
 801182c:	6011      	str	r1, [r2, #0]
 801182e:	e7d7      	b.n	80117e0 <_free_r+0x28>
 8011830:	d902      	bls.n	8011838 <_free_r+0x80>
 8011832:	230c      	movs	r3, #12
 8011834:	6003      	str	r3, [r0, #0]
 8011836:	e7d3      	b.n	80117e0 <_free_r+0x28>
 8011838:	6825      	ldr	r5, [r4, #0]
 801183a:	1961      	adds	r1, r4, r5
 801183c:	428b      	cmp	r3, r1
 801183e:	bf04      	itt	eq
 8011840:	6819      	ldreq	r1, [r3, #0]
 8011842:	685b      	ldreq	r3, [r3, #4]
 8011844:	6063      	str	r3, [r4, #4]
 8011846:	bf04      	itt	eq
 8011848:	1949      	addeq	r1, r1, r5
 801184a:	6021      	streq	r1, [r4, #0]
 801184c:	6054      	str	r4, [r2, #4]
 801184e:	e7c7      	b.n	80117e0 <_free_r+0x28>
 8011850:	b003      	add	sp, #12
 8011852:	bd30      	pop	{r4, r5, pc}
 8011854:	20000618 	.word	0x20000618

08011858 <_malloc_r>:
 8011858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801185a:	1ccd      	adds	r5, r1, #3
 801185c:	f025 0503 	bic.w	r5, r5, #3
 8011860:	3508      	adds	r5, #8
 8011862:	2d0c      	cmp	r5, #12
 8011864:	bf38      	it	cc
 8011866:	250c      	movcc	r5, #12
 8011868:	2d00      	cmp	r5, #0
 801186a:	4606      	mov	r6, r0
 801186c:	db01      	blt.n	8011872 <_malloc_r+0x1a>
 801186e:	42a9      	cmp	r1, r5
 8011870:	d903      	bls.n	801187a <_malloc_r+0x22>
 8011872:	230c      	movs	r3, #12
 8011874:	6033      	str	r3, [r6, #0]
 8011876:	2000      	movs	r0, #0
 8011878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801187a:	f001 fb79 	bl	8012f70 <__malloc_lock>
 801187e:	4921      	ldr	r1, [pc, #132]	; (8011904 <_malloc_r+0xac>)
 8011880:	680a      	ldr	r2, [r1, #0]
 8011882:	4614      	mov	r4, r2
 8011884:	b99c      	cbnz	r4, 80118ae <_malloc_r+0x56>
 8011886:	4f20      	ldr	r7, [pc, #128]	; (8011908 <_malloc_r+0xb0>)
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	b923      	cbnz	r3, 8011896 <_malloc_r+0x3e>
 801188c:	4621      	mov	r1, r4
 801188e:	4630      	mov	r0, r6
 8011890:	f000 fca6 	bl	80121e0 <_sbrk_r>
 8011894:	6038      	str	r0, [r7, #0]
 8011896:	4629      	mov	r1, r5
 8011898:	4630      	mov	r0, r6
 801189a:	f000 fca1 	bl	80121e0 <_sbrk_r>
 801189e:	1c43      	adds	r3, r0, #1
 80118a0:	d123      	bne.n	80118ea <_malloc_r+0x92>
 80118a2:	230c      	movs	r3, #12
 80118a4:	6033      	str	r3, [r6, #0]
 80118a6:	4630      	mov	r0, r6
 80118a8:	f001 fb68 	bl	8012f7c <__malloc_unlock>
 80118ac:	e7e3      	b.n	8011876 <_malloc_r+0x1e>
 80118ae:	6823      	ldr	r3, [r4, #0]
 80118b0:	1b5b      	subs	r3, r3, r5
 80118b2:	d417      	bmi.n	80118e4 <_malloc_r+0x8c>
 80118b4:	2b0b      	cmp	r3, #11
 80118b6:	d903      	bls.n	80118c0 <_malloc_r+0x68>
 80118b8:	6023      	str	r3, [r4, #0]
 80118ba:	441c      	add	r4, r3
 80118bc:	6025      	str	r5, [r4, #0]
 80118be:	e004      	b.n	80118ca <_malloc_r+0x72>
 80118c0:	6863      	ldr	r3, [r4, #4]
 80118c2:	42a2      	cmp	r2, r4
 80118c4:	bf0c      	ite	eq
 80118c6:	600b      	streq	r3, [r1, #0]
 80118c8:	6053      	strne	r3, [r2, #4]
 80118ca:	4630      	mov	r0, r6
 80118cc:	f001 fb56 	bl	8012f7c <__malloc_unlock>
 80118d0:	f104 000b 	add.w	r0, r4, #11
 80118d4:	1d23      	adds	r3, r4, #4
 80118d6:	f020 0007 	bic.w	r0, r0, #7
 80118da:	1ac2      	subs	r2, r0, r3
 80118dc:	d0cc      	beq.n	8011878 <_malloc_r+0x20>
 80118de:	1a1b      	subs	r3, r3, r0
 80118e0:	50a3      	str	r3, [r4, r2]
 80118e2:	e7c9      	b.n	8011878 <_malloc_r+0x20>
 80118e4:	4622      	mov	r2, r4
 80118e6:	6864      	ldr	r4, [r4, #4]
 80118e8:	e7cc      	b.n	8011884 <_malloc_r+0x2c>
 80118ea:	1cc4      	adds	r4, r0, #3
 80118ec:	f024 0403 	bic.w	r4, r4, #3
 80118f0:	42a0      	cmp	r0, r4
 80118f2:	d0e3      	beq.n	80118bc <_malloc_r+0x64>
 80118f4:	1a21      	subs	r1, r4, r0
 80118f6:	4630      	mov	r0, r6
 80118f8:	f000 fc72 	bl	80121e0 <_sbrk_r>
 80118fc:	3001      	adds	r0, #1
 80118fe:	d1dd      	bne.n	80118bc <_malloc_r+0x64>
 8011900:	e7cf      	b.n	80118a2 <_malloc_r+0x4a>
 8011902:	bf00      	nop
 8011904:	20000618 	.word	0x20000618
 8011908:	2000061c 	.word	0x2000061c

0801190c <__cvt>:
 801190c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011910:	ec55 4b10 	vmov	r4, r5, d0
 8011914:	2d00      	cmp	r5, #0
 8011916:	460e      	mov	r6, r1
 8011918:	4619      	mov	r1, r3
 801191a:	462b      	mov	r3, r5
 801191c:	bfbb      	ittet	lt
 801191e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011922:	461d      	movlt	r5, r3
 8011924:	2300      	movge	r3, #0
 8011926:	232d      	movlt	r3, #45	; 0x2d
 8011928:	700b      	strb	r3, [r1, #0]
 801192a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801192c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011930:	4691      	mov	r9, r2
 8011932:	f023 0820 	bic.w	r8, r3, #32
 8011936:	bfbc      	itt	lt
 8011938:	4622      	movlt	r2, r4
 801193a:	4614      	movlt	r4, r2
 801193c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011940:	d005      	beq.n	801194e <__cvt+0x42>
 8011942:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011946:	d100      	bne.n	801194a <__cvt+0x3e>
 8011948:	3601      	adds	r6, #1
 801194a:	2102      	movs	r1, #2
 801194c:	e000      	b.n	8011950 <__cvt+0x44>
 801194e:	2103      	movs	r1, #3
 8011950:	ab03      	add	r3, sp, #12
 8011952:	9301      	str	r3, [sp, #4]
 8011954:	ab02      	add	r3, sp, #8
 8011956:	9300      	str	r3, [sp, #0]
 8011958:	ec45 4b10 	vmov	d0, r4, r5
 801195c:	4653      	mov	r3, sl
 801195e:	4632      	mov	r2, r6
 8011960:	f000 fd16 	bl	8012390 <_dtoa_r>
 8011964:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011968:	4607      	mov	r7, r0
 801196a:	d102      	bne.n	8011972 <__cvt+0x66>
 801196c:	f019 0f01 	tst.w	r9, #1
 8011970:	d022      	beq.n	80119b8 <__cvt+0xac>
 8011972:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011976:	eb07 0906 	add.w	r9, r7, r6
 801197a:	d110      	bne.n	801199e <__cvt+0x92>
 801197c:	783b      	ldrb	r3, [r7, #0]
 801197e:	2b30      	cmp	r3, #48	; 0x30
 8011980:	d10a      	bne.n	8011998 <__cvt+0x8c>
 8011982:	2200      	movs	r2, #0
 8011984:	2300      	movs	r3, #0
 8011986:	4620      	mov	r0, r4
 8011988:	4629      	mov	r1, r5
 801198a:	f7ef f8a5 	bl	8000ad8 <__aeabi_dcmpeq>
 801198e:	b918      	cbnz	r0, 8011998 <__cvt+0x8c>
 8011990:	f1c6 0601 	rsb	r6, r6, #1
 8011994:	f8ca 6000 	str.w	r6, [sl]
 8011998:	f8da 3000 	ldr.w	r3, [sl]
 801199c:	4499      	add	r9, r3
 801199e:	2200      	movs	r2, #0
 80119a0:	2300      	movs	r3, #0
 80119a2:	4620      	mov	r0, r4
 80119a4:	4629      	mov	r1, r5
 80119a6:	f7ef f897 	bl	8000ad8 <__aeabi_dcmpeq>
 80119aa:	b108      	cbz	r0, 80119b0 <__cvt+0xa4>
 80119ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80119b0:	2230      	movs	r2, #48	; 0x30
 80119b2:	9b03      	ldr	r3, [sp, #12]
 80119b4:	454b      	cmp	r3, r9
 80119b6:	d307      	bcc.n	80119c8 <__cvt+0xbc>
 80119b8:	9b03      	ldr	r3, [sp, #12]
 80119ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80119bc:	1bdb      	subs	r3, r3, r7
 80119be:	4638      	mov	r0, r7
 80119c0:	6013      	str	r3, [r2, #0]
 80119c2:	b004      	add	sp, #16
 80119c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119c8:	1c59      	adds	r1, r3, #1
 80119ca:	9103      	str	r1, [sp, #12]
 80119cc:	701a      	strb	r2, [r3, #0]
 80119ce:	e7f0      	b.n	80119b2 <__cvt+0xa6>

080119d0 <__exponent>:
 80119d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80119d2:	4603      	mov	r3, r0
 80119d4:	2900      	cmp	r1, #0
 80119d6:	bfb8      	it	lt
 80119d8:	4249      	neglt	r1, r1
 80119da:	f803 2b02 	strb.w	r2, [r3], #2
 80119de:	bfb4      	ite	lt
 80119e0:	222d      	movlt	r2, #45	; 0x2d
 80119e2:	222b      	movge	r2, #43	; 0x2b
 80119e4:	2909      	cmp	r1, #9
 80119e6:	7042      	strb	r2, [r0, #1]
 80119e8:	dd2a      	ble.n	8011a40 <__exponent+0x70>
 80119ea:	f10d 0407 	add.w	r4, sp, #7
 80119ee:	46a4      	mov	ip, r4
 80119f0:	270a      	movs	r7, #10
 80119f2:	46a6      	mov	lr, r4
 80119f4:	460a      	mov	r2, r1
 80119f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80119fa:	fb07 1516 	mls	r5, r7, r6, r1
 80119fe:	3530      	adds	r5, #48	; 0x30
 8011a00:	2a63      	cmp	r2, #99	; 0x63
 8011a02:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8011a06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011a0a:	4631      	mov	r1, r6
 8011a0c:	dcf1      	bgt.n	80119f2 <__exponent+0x22>
 8011a0e:	3130      	adds	r1, #48	; 0x30
 8011a10:	f1ae 0502 	sub.w	r5, lr, #2
 8011a14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011a18:	1c44      	adds	r4, r0, #1
 8011a1a:	4629      	mov	r1, r5
 8011a1c:	4561      	cmp	r1, ip
 8011a1e:	d30a      	bcc.n	8011a36 <__exponent+0x66>
 8011a20:	f10d 0209 	add.w	r2, sp, #9
 8011a24:	eba2 020e 	sub.w	r2, r2, lr
 8011a28:	4565      	cmp	r5, ip
 8011a2a:	bf88      	it	hi
 8011a2c:	2200      	movhi	r2, #0
 8011a2e:	4413      	add	r3, r2
 8011a30:	1a18      	subs	r0, r3, r0
 8011a32:	b003      	add	sp, #12
 8011a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011a3e:	e7ed      	b.n	8011a1c <__exponent+0x4c>
 8011a40:	2330      	movs	r3, #48	; 0x30
 8011a42:	3130      	adds	r1, #48	; 0x30
 8011a44:	7083      	strb	r3, [r0, #2]
 8011a46:	70c1      	strb	r1, [r0, #3]
 8011a48:	1d03      	adds	r3, r0, #4
 8011a4a:	e7f1      	b.n	8011a30 <__exponent+0x60>

08011a4c <_printf_float>:
 8011a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a50:	ed2d 8b02 	vpush	{d8}
 8011a54:	b08d      	sub	sp, #52	; 0x34
 8011a56:	460c      	mov	r4, r1
 8011a58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011a5c:	4616      	mov	r6, r2
 8011a5e:	461f      	mov	r7, r3
 8011a60:	4605      	mov	r5, r0
 8011a62:	f001 fa81 	bl	8012f68 <_localeconv_r>
 8011a66:	f8d0 a000 	ldr.w	sl, [r0]
 8011a6a:	4650      	mov	r0, sl
 8011a6c:	f7ee fbb8 	bl	80001e0 <strlen>
 8011a70:	2300      	movs	r3, #0
 8011a72:	930a      	str	r3, [sp, #40]	; 0x28
 8011a74:	6823      	ldr	r3, [r4, #0]
 8011a76:	9305      	str	r3, [sp, #20]
 8011a78:	f8d8 3000 	ldr.w	r3, [r8]
 8011a7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011a80:	3307      	adds	r3, #7
 8011a82:	f023 0307 	bic.w	r3, r3, #7
 8011a86:	f103 0208 	add.w	r2, r3, #8
 8011a8a:	f8c8 2000 	str.w	r2, [r8]
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011a96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011a9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011a9e:	9307      	str	r3, [sp, #28]
 8011aa0:	f8cd 8018 	str.w	r8, [sp, #24]
 8011aa4:	ee08 0a10 	vmov	s16, r0
 8011aa8:	4b9f      	ldr	r3, [pc, #636]	; (8011d28 <_printf_float+0x2dc>)
 8011aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011aae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011ab2:	f7ef f843 	bl	8000b3c <__aeabi_dcmpun>
 8011ab6:	bb88      	cbnz	r0, 8011b1c <_printf_float+0xd0>
 8011ab8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011abc:	4b9a      	ldr	r3, [pc, #616]	; (8011d28 <_printf_float+0x2dc>)
 8011abe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011ac2:	f7ef f81d 	bl	8000b00 <__aeabi_dcmple>
 8011ac6:	bb48      	cbnz	r0, 8011b1c <_printf_float+0xd0>
 8011ac8:	2200      	movs	r2, #0
 8011aca:	2300      	movs	r3, #0
 8011acc:	4640      	mov	r0, r8
 8011ace:	4649      	mov	r1, r9
 8011ad0:	f7ef f80c 	bl	8000aec <__aeabi_dcmplt>
 8011ad4:	b110      	cbz	r0, 8011adc <_printf_float+0x90>
 8011ad6:	232d      	movs	r3, #45	; 0x2d
 8011ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011adc:	4b93      	ldr	r3, [pc, #588]	; (8011d2c <_printf_float+0x2e0>)
 8011ade:	4894      	ldr	r0, [pc, #592]	; (8011d30 <_printf_float+0x2e4>)
 8011ae0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011ae4:	bf94      	ite	ls
 8011ae6:	4698      	movls	r8, r3
 8011ae8:	4680      	movhi	r8, r0
 8011aea:	2303      	movs	r3, #3
 8011aec:	6123      	str	r3, [r4, #16]
 8011aee:	9b05      	ldr	r3, [sp, #20]
 8011af0:	f023 0204 	bic.w	r2, r3, #4
 8011af4:	6022      	str	r2, [r4, #0]
 8011af6:	f04f 0900 	mov.w	r9, #0
 8011afa:	9700      	str	r7, [sp, #0]
 8011afc:	4633      	mov	r3, r6
 8011afe:	aa0b      	add	r2, sp, #44	; 0x2c
 8011b00:	4621      	mov	r1, r4
 8011b02:	4628      	mov	r0, r5
 8011b04:	f000 f9d8 	bl	8011eb8 <_printf_common>
 8011b08:	3001      	adds	r0, #1
 8011b0a:	f040 8090 	bne.w	8011c2e <_printf_float+0x1e2>
 8011b0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b12:	b00d      	add	sp, #52	; 0x34
 8011b14:	ecbd 8b02 	vpop	{d8}
 8011b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b1c:	4642      	mov	r2, r8
 8011b1e:	464b      	mov	r3, r9
 8011b20:	4640      	mov	r0, r8
 8011b22:	4649      	mov	r1, r9
 8011b24:	f7ef f80a 	bl	8000b3c <__aeabi_dcmpun>
 8011b28:	b140      	cbz	r0, 8011b3c <_printf_float+0xf0>
 8011b2a:	464b      	mov	r3, r9
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	bfbc      	itt	lt
 8011b30:	232d      	movlt	r3, #45	; 0x2d
 8011b32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011b36:	487f      	ldr	r0, [pc, #508]	; (8011d34 <_printf_float+0x2e8>)
 8011b38:	4b7f      	ldr	r3, [pc, #508]	; (8011d38 <_printf_float+0x2ec>)
 8011b3a:	e7d1      	b.n	8011ae0 <_printf_float+0x94>
 8011b3c:	6863      	ldr	r3, [r4, #4]
 8011b3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011b42:	9206      	str	r2, [sp, #24]
 8011b44:	1c5a      	adds	r2, r3, #1
 8011b46:	d13f      	bne.n	8011bc8 <_printf_float+0x17c>
 8011b48:	2306      	movs	r3, #6
 8011b4a:	6063      	str	r3, [r4, #4]
 8011b4c:	9b05      	ldr	r3, [sp, #20]
 8011b4e:	6861      	ldr	r1, [r4, #4]
 8011b50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011b54:	2300      	movs	r3, #0
 8011b56:	9303      	str	r3, [sp, #12]
 8011b58:	ab0a      	add	r3, sp, #40	; 0x28
 8011b5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011b5e:	ab09      	add	r3, sp, #36	; 0x24
 8011b60:	ec49 8b10 	vmov	d0, r8, r9
 8011b64:	9300      	str	r3, [sp, #0]
 8011b66:	6022      	str	r2, [r4, #0]
 8011b68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011b6c:	4628      	mov	r0, r5
 8011b6e:	f7ff fecd 	bl	801190c <__cvt>
 8011b72:	9b06      	ldr	r3, [sp, #24]
 8011b74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b76:	2b47      	cmp	r3, #71	; 0x47
 8011b78:	4680      	mov	r8, r0
 8011b7a:	d108      	bne.n	8011b8e <_printf_float+0x142>
 8011b7c:	1cc8      	adds	r0, r1, #3
 8011b7e:	db02      	blt.n	8011b86 <_printf_float+0x13a>
 8011b80:	6863      	ldr	r3, [r4, #4]
 8011b82:	4299      	cmp	r1, r3
 8011b84:	dd41      	ble.n	8011c0a <_printf_float+0x1be>
 8011b86:	f1ab 0b02 	sub.w	fp, fp, #2
 8011b8a:	fa5f fb8b 	uxtb.w	fp, fp
 8011b8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011b92:	d820      	bhi.n	8011bd6 <_printf_float+0x18a>
 8011b94:	3901      	subs	r1, #1
 8011b96:	465a      	mov	r2, fp
 8011b98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011b9c:	9109      	str	r1, [sp, #36]	; 0x24
 8011b9e:	f7ff ff17 	bl	80119d0 <__exponent>
 8011ba2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ba4:	1813      	adds	r3, r2, r0
 8011ba6:	2a01      	cmp	r2, #1
 8011ba8:	4681      	mov	r9, r0
 8011baa:	6123      	str	r3, [r4, #16]
 8011bac:	dc02      	bgt.n	8011bb4 <_printf_float+0x168>
 8011bae:	6822      	ldr	r2, [r4, #0]
 8011bb0:	07d2      	lsls	r2, r2, #31
 8011bb2:	d501      	bpl.n	8011bb8 <_printf_float+0x16c>
 8011bb4:	3301      	adds	r3, #1
 8011bb6:	6123      	str	r3, [r4, #16]
 8011bb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d09c      	beq.n	8011afa <_printf_float+0xae>
 8011bc0:	232d      	movs	r3, #45	; 0x2d
 8011bc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011bc6:	e798      	b.n	8011afa <_printf_float+0xae>
 8011bc8:	9a06      	ldr	r2, [sp, #24]
 8011bca:	2a47      	cmp	r2, #71	; 0x47
 8011bcc:	d1be      	bne.n	8011b4c <_printf_float+0x100>
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d1bc      	bne.n	8011b4c <_printf_float+0x100>
 8011bd2:	2301      	movs	r3, #1
 8011bd4:	e7b9      	b.n	8011b4a <_printf_float+0xfe>
 8011bd6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011bda:	d118      	bne.n	8011c0e <_printf_float+0x1c2>
 8011bdc:	2900      	cmp	r1, #0
 8011bde:	6863      	ldr	r3, [r4, #4]
 8011be0:	dd0b      	ble.n	8011bfa <_printf_float+0x1ae>
 8011be2:	6121      	str	r1, [r4, #16]
 8011be4:	b913      	cbnz	r3, 8011bec <_printf_float+0x1a0>
 8011be6:	6822      	ldr	r2, [r4, #0]
 8011be8:	07d0      	lsls	r0, r2, #31
 8011bea:	d502      	bpl.n	8011bf2 <_printf_float+0x1a6>
 8011bec:	3301      	adds	r3, #1
 8011bee:	440b      	add	r3, r1
 8011bf0:	6123      	str	r3, [r4, #16]
 8011bf2:	65a1      	str	r1, [r4, #88]	; 0x58
 8011bf4:	f04f 0900 	mov.w	r9, #0
 8011bf8:	e7de      	b.n	8011bb8 <_printf_float+0x16c>
 8011bfa:	b913      	cbnz	r3, 8011c02 <_printf_float+0x1b6>
 8011bfc:	6822      	ldr	r2, [r4, #0]
 8011bfe:	07d2      	lsls	r2, r2, #31
 8011c00:	d501      	bpl.n	8011c06 <_printf_float+0x1ba>
 8011c02:	3302      	adds	r3, #2
 8011c04:	e7f4      	b.n	8011bf0 <_printf_float+0x1a4>
 8011c06:	2301      	movs	r3, #1
 8011c08:	e7f2      	b.n	8011bf0 <_printf_float+0x1a4>
 8011c0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c10:	4299      	cmp	r1, r3
 8011c12:	db05      	blt.n	8011c20 <_printf_float+0x1d4>
 8011c14:	6823      	ldr	r3, [r4, #0]
 8011c16:	6121      	str	r1, [r4, #16]
 8011c18:	07d8      	lsls	r0, r3, #31
 8011c1a:	d5ea      	bpl.n	8011bf2 <_printf_float+0x1a6>
 8011c1c:	1c4b      	adds	r3, r1, #1
 8011c1e:	e7e7      	b.n	8011bf0 <_printf_float+0x1a4>
 8011c20:	2900      	cmp	r1, #0
 8011c22:	bfd4      	ite	le
 8011c24:	f1c1 0202 	rsble	r2, r1, #2
 8011c28:	2201      	movgt	r2, #1
 8011c2a:	4413      	add	r3, r2
 8011c2c:	e7e0      	b.n	8011bf0 <_printf_float+0x1a4>
 8011c2e:	6823      	ldr	r3, [r4, #0]
 8011c30:	055a      	lsls	r2, r3, #21
 8011c32:	d407      	bmi.n	8011c44 <_printf_float+0x1f8>
 8011c34:	6923      	ldr	r3, [r4, #16]
 8011c36:	4642      	mov	r2, r8
 8011c38:	4631      	mov	r1, r6
 8011c3a:	4628      	mov	r0, r5
 8011c3c:	47b8      	blx	r7
 8011c3e:	3001      	adds	r0, #1
 8011c40:	d12c      	bne.n	8011c9c <_printf_float+0x250>
 8011c42:	e764      	b.n	8011b0e <_printf_float+0xc2>
 8011c44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011c48:	f240 80e0 	bls.w	8011e0c <_printf_float+0x3c0>
 8011c4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011c50:	2200      	movs	r2, #0
 8011c52:	2300      	movs	r3, #0
 8011c54:	f7ee ff40 	bl	8000ad8 <__aeabi_dcmpeq>
 8011c58:	2800      	cmp	r0, #0
 8011c5a:	d034      	beq.n	8011cc6 <_printf_float+0x27a>
 8011c5c:	4a37      	ldr	r2, [pc, #220]	; (8011d3c <_printf_float+0x2f0>)
 8011c5e:	2301      	movs	r3, #1
 8011c60:	4631      	mov	r1, r6
 8011c62:	4628      	mov	r0, r5
 8011c64:	47b8      	blx	r7
 8011c66:	3001      	adds	r0, #1
 8011c68:	f43f af51 	beq.w	8011b0e <_printf_float+0xc2>
 8011c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011c70:	429a      	cmp	r2, r3
 8011c72:	db02      	blt.n	8011c7a <_printf_float+0x22e>
 8011c74:	6823      	ldr	r3, [r4, #0]
 8011c76:	07d8      	lsls	r0, r3, #31
 8011c78:	d510      	bpl.n	8011c9c <_printf_float+0x250>
 8011c7a:	ee18 3a10 	vmov	r3, s16
 8011c7e:	4652      	mov	r2, sl
 8011c80:	4631      	mov	r1, r6
 8011c82:	4628      	mov	r0, r5
 8011c84:	47b8      	blx	r7
 8011c86:	3001      	adds	r0, #1
 8011c88:	f43f af41 	beq.w	8011b0e <_printf_float+0xc2>
 8011c8c:	f04f 0800 	mov.w	r8, #0
 8011c90:	f104 091a 	add.w	r9, r4, #26
 8011c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c96:	3b01      	subs	r3, #1
 8011c98:	4543      	cmp	r3, r8
 8011c9a:	dc09      	bgt.n	8011cb0 <_printf_float+0x264>
 8011c9c:	6823      	ldr	r3, [r4, #0]
 8011c9e:	079b      	lsls	r3, r3, #30
 8011ca0:	f100 8105 	bmi.w	8011eae <_printf_float+0x462>
 8011ca4:	68e0      	ldr	r0, [r4, #12]
 8011ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ca8:	4298      	cmp	r0, r3
 8011caa:	bfb8      	it	lt
 8011cac:	4618      	movlt	r0, r3
 8011cae:	e730      	b.n	8011b12 <_printf_float+0xc6>
 8011cb0:	2301      	movs	r3, #1
 8011cb2:	464a      	mov	r2, r9
 8011cb4:	4631      	mov	r1, r6
 8011cb6:	4628      	mov	r0, r5
 8011cb8:	47b8      	blx	r7
 8011cba:	3001      	adds	r0, #1
 8011cbc:	f43f af27 	beq.w	8011b0e <_printf_float+0xc2>
 8011cc0:	f108 0801 	add.w	r8, r8, #1
 8011cc4:	e7e6      	b.n	8011c94 <_printf_float+0x248>
 8011cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	dc39      	bgt.n	8011d40 <_printf_float+0x2f4>
 8011ccc:	4a1b      	ldr	r2, [pc, #108]	; (8011d3c <_printf_float+0x2f0>)
 8011cce:	2301      	movs	r3, #1
 8011cd0:	4631      	mov	r1, r6
 8011cd2:	4628      	mov	r0, r5
 8011cd4:	47b8      	blx	r7
 8011cd6:	3001      	adds	r0, #1
 8011cd8:	f43f af19 	beq.w	8011b0e <_printf_float+0xc2>
 8011cdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ce0:	4313      	orrs	r3, r2
 8011ce2:	d102      	bne.n	8011cea <_printf_float+0x29e>
 8011ce4:	6823      	ldr	r3, [r4, #0]
 8011ce6:	07d9      	lsls	r1, r3, #31
 8011ce8:	d5d8      	bpl.n	8011c9c <_printf_float+0x250>
 8011cea:	ee18 3a10 	vmov	r3, s16
 8011cee:	4652      	mov	r2, sl
 8011cf0:	4631      	mov	r1, r6
 8011cf2:	4628      	mov	r0, r5
 8011cf4:	47b8      	blx	r7
 8011cf6:	3001      	adds	r0, #1
 8011cf8:	f43f af09 	beq.w	8011b0e <_printf_float+0xc2>
 8011cfc:	f04f 0900 	mov.w	r9, #0
 8011d00:	f104 0a1a 	add.w	sl, r4, #26
 8011d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d06:	425b      	negs	r3, r3
 8011d08:	454b      	cmp	r3, r9
 8011d0a:	dc01      	bgt.n	8011d10 <_printf_float+0x2c4>
 8011d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d0e:	e792      	b.n	8011c36 <_printf_float+0x1ea>
 8011d10:	2301      	movs	r3, #1
 8011d12:	4652      	mov	r2, sl
 8011d14:	4631      	mov	r1, r6
 8011d16:	4628      	mov	r0, r5
 8011d18:	47b8      	blx	r7
 8011d1a:	3001      	adds	r0, #1
 8011d1c:	f43f aef7 	beq.w	8011b0e <_printf_float+0xc2>
 8011d20:	f109 0901 	add.w	r9, r9, #1
 8011d24:	e7ee      	b.n	8011d04 <_printf_float+0x2b8>
 8011d26:	bf00      	nop
 8011d28:	7fefffff 	.word	0x7fefffff
 8011d2c:	08014a34 	.word	0x08014a34
 8011d30:	08014a38 	.word	0x08014a38
 8011d34:	08014a40 	.word	0x08014a40
 8011d38:	08014a3c 	.word	0x08014a3c
 8011d3c:	08014a44 	.word	0x08014a44
 8011d40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011d44:	429a      	cmp	r2, r3
 8011d46:	bfa8      	it	ge
 8011d48:	461a      	movge	r2, r3
 8011d4a:	2a00      	cmp	r2, #0
 8011d4c:	4691      	mov	r9, r2
 8011d4e:	dc37      	bgt.n	8011dc0 <_printf_float+0x374>
 8011d50:	f04f 0b00 	mov.w	fp, #0
 8011d54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011d58:	f104 021a 	add.w	r2, r4, #26
 8011d5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011d5e:	9305      	str	r3, [sp, #20]
 8011d60:	eba3 0309 	sub.w	r3, r3, r9
 8011d64:	455b      	cmp	r3, fp
 8011d66:	dc33      	bgt.n	8011dd0 <_printf_float+0x384>
 8011d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	db3b      	blt.n	8011de8 <_printf_float+0x39c>
 8011d70:	6823      	ldr	r3, [r4, #0]
 8011d72:	07da      	lsls	r2, r3, #31
 8011d74:	d438      	bmi.n	8011de8 <_printf_float+0x39c>
 8011d76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d78:	9b05      	ldr	r3, [sp, #20]
 8011d7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011d7c:	1ad3      	subs	r3, r2, r3
 8011d7e:	eba2 0901 	sub.w	r9, r2, r1
 8011d82:	4599      	cmp	r9, r3
 8011d84:	bfa8      	it	ge
 8011d86:	4699      	movge	r9, r3
 8011d88:	f1b9 0f00 	cmp.w	r9, #0
 8011d8c:	dc35      	bgt.n	8011dfa <_printf_float+0x3ae>
 8011d8e:	f04f 0800 	mov.w	r8, #0
 8011d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011d96:	f104 0a1a 	add.w	sl, r4, #26
 8011d9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011d9e:	1a9b      	subs	r3, r3, r2
 8011da0:	eba3 0309 	sub.w	r3, r3, r9
 8011da4:	4543      	cmp	r3, r8
 8011da6:	f77f af79 	ble.w	8011c9c <_printf_float+0x250>
 8011daa:	2301      	movs	r3, #1
 8011dac:	4652      	mov	r2, sl
 8011dae:	4631      	mov	r1, r6
 8011db0:	4628      	mov	r0, r5
 8011db2:	47b8      	blx	r7
 8011db4:	3001      	adds	r0, #1
 8011db6:	f43f aeaa 	beq.w	8011b0e <_printf_float+0xc2>
 8011dba:	f108 0801 	add.w	r8, r8, #1
 8011dbe:	e7ec      	b.n	8011d9a <_printf_float+0x34e>
 8011dc0:	4613      	mov	r3, r2
 8011dc2:	4631      	mov	r1, r6
 8011dc4:	4642      	mov	r2, r8
 8011dc6:	4628      	mov	r0, r5
 8011dc8:	47b8      	blx	r7
 8011dca:	3001      	adds	r0, #1
 8011dcc:	d1c0      	bne.n	8011d50 <_printf_float+0x304>
 8011dce:	e69e      	b.n	8011b0e <_printf_float+0xc2>
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	4631      	mov	r1, r6
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	9205      	str	r2, [sp, #20]
 8011dd8:	47b8      	blx	r7
 8011dda:	3001      	adds	r0, #1
 8011ddc:	f43f ae97 	beq.w	8011b0e <_printf_float+0xc2>
 8011de0:	9a05      	ldr	r2, [sp, #20]
 8011de2:	f10b 0b01 	add.w	fp, fp, #1
 8011de6:	e7b9      	b.n	8011d5c <_printf_float+0x310>
 8011de8:	ee18 3a10 	vmov	r3, s16
 8011dec:	4652      	mov	r2, sl
 8011dee:	4631      	mov	r1, r6
 8011df0:	4628      	mov	r0, r5
 8011df2:	47b8      	blx	r7
 8011df4:	3001      	adds	r0, #1
 8011df6:	d1be      	bne.n	8011d76 <_printf_float+0x32a>
 8011df8:	e689      	b.n	8011b0e <_printf_float+0xc2>
 8011dfa:	9a05      	ldr	r2, [sp, #20]
 8011dfc:	464b      	mov	r3, r9
 8011dfe:	4442      	add	r2, r8
 8011e00:	4631      	mov	r1, r6
 8011e02:	4628      	mov	r0, r5
 8011e04:	47b8      	blx	r7
 8011e06:	3001      	adds	r0, #1
 8011e08:	d1c1      	bne.n	8011d8e <_printf_float+0x342>
 8011e0a:	e680      	b.n	8011b0e <_printf_float+0xc2>
 8011e0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e0e:	2a01      	cmp	r2, #1
 8011e10:	dc01      	bgt.n	8011e16 <_printf_float+0x3ca>
 8011e12:	07db      	lsls	r3, r3, #31
 8011e14:	d538      	bpl.n	8011e88 <_printf_float+0x43c>
 8011e16:	2301      	movs	r3, #1
 8011e18:	4642      	mov	r2, r8
 8011e1a:	4631      	mov	r1, r6
 8011e1c:	4628      	mov	r0, r5
 8011e1e:	47b8      	blx	r7
 8011e20:	3001      	adds	r0, #1
 8011e22:	f43f ae74 	beq.w	8011b0e <_printf_float+0xc2>
 8011e26:	ee18 3a10 	vmov	r3, s16
 8011e2a:	4652      	mov	r2, sl
 8011e2c:	4631      	mov	r1, r6
 8011e2e:	4628      	mov	r0, r5
 8011e30:	47b8      	blx	r7
 8011e32:	3001      	adds	r0, #1
 8011e34:	f43f ae6b 	beq.w	8011b0e <_printf_float+0xc2>
 8011e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	2300      	movs	r3, #0
 8011e40:	f7ee fe4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8011e44:	b9d8      	cbnz	r0, 8011e7e <_printf_float+0x432>
 8011e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e48:	f108 0201 	add.w	r2, r8, #1
 8011e4c:	3b01      	subs	r3, #1
 8011e4e:	4631      	mov	r1, r6
 8011e50:	4628      	mov	r0, r5
 8011e52:	47b8      	blx	r7
 8011e54:	3001      	adds	r0, #1
 8011e56:	d10e      	bne.n	8011e76 <_printf_float+0x42a>
 8011e58:	e659      	b.n	8011b0e <_printf_float+0xc2>
 8011e5a:	2301      	movs	r3, #1
 8011e5c:	4652      	mov	r2, sl
 8011e5e:	4631      	mov	r1, r6
 8011e60:	4628      	mov	r0, r5
 8011e62:	47b8      	blx	r7
 8011e64:	3001      	adds	r0, #1
 8011e66:	f43f ae52 	beq.w	8011b0e <_printf_float+0xc2>
 8011e6a:	f108 0801 	add.w	r8, r8, #1
 8011e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e70:	3b01      	subs	r3, #1
 8011e72:	4543      	cmp	r3, r8
 8011e74:	dcf1      	bgt.n	8011e5a <_printf_float+0x40e>
 8011e76:	464b      	mov	r3, r9
 8011e78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011e7c:	e6dc      	b.n	8011c38 <_printf_float+0x1ec>
 8011e7e:	f04f 0800 	mov.w	r8, #0
 8011e82:	f104 0a1a 	add.w	sl, r4, #26
 8011e86:	e7f2      	b.n	8011e6e <_printf_float+0x422>
 8011e88:	2301      	movs	r3, #1
 8011e8a:	4642      	mov	r2, r8
 8011e8c:	e7df      	b.n	8011e4e <_printf_float+0x402>
 8011e8e:	2301      	movs	r3, #1
 8011e90:	464a      	mov	r2, r9
 8011e92:	4631      	mov	r1, r6
 8011e94:	4628      	mov	r0, r5
 8011e96:	47b8      	blx	r7
 8011e98:	3001      	adds	r0, #1
 8011e9a:	f43f ae38 	beq.w	8011b0e <_printf_float+0xc2>
 8011e9e:	f108 0801 	add.w	r8, r8, #1
 8011ea2:	68e3      	ldr	r3, [r4, #12]
 8011ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011ea6:	1a5b      	subs	r3, r3, r1
 8011ea8:	4543      	cmp	r3, r8
 8011eaa:	dcf0      	bgt.n	8011e8e <_printf_float+0x442>
 8011eac:	e6fa      	b.n	8011ca4 <_printf_float+0x258>
 8011eae:	f04f 0800 	mov.w	r8, #0
 8011eb2:	f104 0919 	add.w	r9, r4, #25
 8011eb6:	e7f4      	b.n	8011ea2 <_printf_float+0x456>

08011eb8 <_printf_common>:
 8011eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ebc:	4616      	mov	r6, r2
 8011ebe:	4699      	mov	r9, r3
 8011ec0:	688a      	ldr	r2, [r1, #8]
 8011ec2:	690b      	ldr	r3, [r1, #16]
 8011ec4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011ec8:	4293      	cmp	r3, r2
 8011eca:	bfb8      	it	lt
 8011ecc:	4613      	movlt	r3, r2
 8011ece:	6033      	str	r3, [r6, #0]
 8011ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011ed4:	4607      	mov	r7, r0
 8011ed6:	460c      	mov	r4, r1
 8011ed8:	b10a      	cbz	r2, 8011ede <_printf_common+0x26>
 8011eda:	3301      	adds	r3, #1
 8011edc:	6033      	str	r3, [r6, #0]
 8011ede:	6823      	ldr	r3, [r4, #0]
 8011ee0:	0699      	lsls	r1, r3, #26
 8011ee2:	bf42      	ittt	mi
 8011ee4:	6833      	ldrmi	r3, [r6, #0]
 8011ee6:	3302      	addmi	r3, #2
 8011ee8:	6033      	strmi	r3, [r6, #0]
 8011eea:	6825      	ldr	r5, [r4, #0]
 8011eec:	f015 0506 	ands.w	r5, r5, #6
 8011ef0:	d106      	bne.n	8011f00 <_printf_common+0x48>
 8011ef2:	f104 0a19 	add.w	sl, r4, #25
 8011ef6:	68e3      	ldr	r3, [r4, #12]
 8011ef8:	6832      	ldr	r2, [r6, #0]
 8011efa:	1a9b      	subs	r3, r3, r2
 8011efc:	42ab      	cmp	r3, r5
 8011efe:	dc26      	bgt.n	8011f4e <_printf_common+0x96>
 8011f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011f04:	1e13      	subs	r3, r2, #0
 8011f06:	6822      	ldr	r2, [r4, #0]
 8011f08:	bf18      	it	ne
 8011f0a:	2301      	movne	r3, #1
 8011f0c:	0692      	lsls	r2, r2, #26
 8011f0e:	d42b      	bmi.n	8011f68 <_printf_common+0xb0>
 8011f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011f14:	4649      	mov	r1, r9
 8011f16:	4638      	mov	r0, r7
 8011f18:	47c0      	blx	r8
 8011f1a:	3001      	adds	r0, #1
 8011f1c:	d01e      	beq.n	8011f5c <_printf_common+0xa4>
 8011f1e:	6823      	ldr	r3, [r4, #0]
 8011f20:	68e5      	ldr	r5, [r4, #12]
 8011f22:	6832      	ldr	r2, [r6, #0]
 8011f24:	f003 0306 	and.w	r3, r3, #6
 8011f28:	2b04      	cmp	r3, #4
 8011f2a:	bf08      	it	eq
 8011f2c:	1aad      	subeq	r5, r5, r2
 8011f2e:	68a3      	ldr	r3, [r4, #8]
 8011f30:	6922      	ldr	r2, [r4, #16]
 8011f32:	bf0c      	ite	eq
 8011f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011f38:	2500      	movne	r5, #0
 8011f3a:	4293      	cmp	r3, r2
 8011f3c:	bfc4      	itt	gt
 8011f3e:	1a9b      	subgt	r3, r3, r2
 8011f40:	18ed      	addgt	r5, r5, r3
 8011f42:	2600      	movs	r6, #0
 8011f44:	341a      	adds	r4, #26
 8011f46:	42b5      	cmp	r5, r6
 8011f48:	d11a      	bne.n	8011f80 <_printf_common+0xc8>
 8011f4a:	2000      	movs	r0, #0
 8011f4c:	e008      	b.n	8011f60 <_printf_common+0xa8>
 8011f4e:	2301      	movs	r3, #1
 8011f50:	4652      	mov	r2, sl
 8011f52:	4649      	mov	r1, r9
 8011f54:	4638      	mov	r0, r7
 8011f56:	47c0      	blx	r8
 8011f58:	3001      	adds	r0, #1
 8011f5a:	d103      	bne.n	8011f64 <_printf_common+0xac>
 8011f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f64:	3501      	adds	r5, #1
 8011f66:	e7c6      	b.n	8011ef6 <_printf_common+0x3e>
 8011f68:	18e1      	adds	r1, r4, r3
 8011f6a:	1c5a      	adds	r2, r3, #1
 8011f6c:	2030      	movs	r0, #48	; 0x30
 8011f6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011f72:	4422      	add	r2, r4
 8011f74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011f78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011f7c:	3302      	adds	r3, #2
 8011f7e:	e7c7      	b.n	8011f10 <_printf_common+0x58>
 8011f80:	2301      	movs	r3, #1
 8011f82:	4622      	mov	r2, r4
 8011f84:	4649      	mov	r1, r9
 8011f86:	4638      	mov	r0, r7
 8011f88:	47c0      	blx	r8
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	d0e6      	beq.n	8011f5c <_printf_common+0xa4>
 8011f8e:	3601      	adds	r6, #1
 8011f90:	e7d9      	b.n	8011f46 <_printf_common+0x8e>
	...

08011f94 <_printf_i>:
 8011f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011f98:	460c      	mov	r4, r1
 8011f9a:	4691      	mov	r9, r2
 8011f9c:	7e27      	ldrb	r7, [r4, #24]
 8011f9e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011fa0:	2f78      	cmp	r7, #120	; 0x78
 8011fa2:	4680      	mov	r8, r0
 8011fa4:	469a      	mov	sl, r3
 8011fa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011faa:	d807      	bhi.n	8011fbc <_printf_i+0x28>
 8011fac:	2f62      	cmp	r7, #98	; 0x62
 8011fae:	d80a      	bhi.n	8011fc6 <_printf_i+0x32>
 8011fb0:	2f00      	cmp	r7, #0
 8011fb2:	f000 80d8 	beq.w	8012166 <_printf_i+0x1d2>
 8011fb6:	2f58      	cmp	r7, #88	; 0x58
 8011fb8:	f000 80a3 	beq.w	8012102 <_printf_i+0x16e>
 8011fbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011fc4:	e03a      	b.n	801203c <_printf_i+0xa8>
 8011fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011fca:	2b15      	cmp	r3, #21
 8011fcc:	d8f6      	bhi.n	8011fbc <_printf_i+0x28>
 8011fce:	a001      	add	r0, pc, #4	; (adr r0, 8011fd4 <_printf_i+0x40>)
 8011fd0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011fd4:	0801202d 	.word	0x0801202d
 8011fd8:	08012041 	.word	0x08012041
 8011fdc:	08011fbd 	.word	0x08011fbd
 8011fe0:	08011fbd 	.word	0x08011fbd
 8011fe4:	08011fbd 	.word	0x08011fbd
 8011fe8:	08011fbd 	.word	0x08011fbd
 8011fec:	08012041 	.word	0x08012041
 8011ff0:	08011fbd 	.word	0x08011fbd
 8011ff4:	08011fbd 	.word	0x08011fbd
 8011ff8:	08011fbd 	.word	0x08011fbd
 8011ffc:	08011fbd 	.word	0x08011fbd
 8012000:	0801214d 	.word	0x0801214d
 8012004:	08012071 	.word	0x08012071
 8012008:	0801212f 	.word	0x0801212f
 801200c:	08011fbd 	.word	0x08011fbd
 8012010:	08011fbd 	.word	0x08011fbd
 8012014:	0801216f 	.word	0x0801216f
 8012018:	08011fbd 	.word	0x08011fbd
 801201c:	08012071 	.word	0x08012071
 8012020:	08011fbd 	.word	0x08011fbd
 8012024:	08011fbd 	.word	0x08011fbd
 8012028:	08012137 	.word	0x08012137
 801202c:	680b      	ldr	r3, [r1, #0]
 801202e:	1d1a      	adds	r2, r3, #4
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	600a      	str	r2, [r1, #0]
 8012034:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801203c:	2301      	movs	r3, #1
 801203e:	e0a3      	b.n	8012188 <_printf_i+0x1f4>
 8012040:	6825      	ldr	r5, [r4, #0]
 8012042:	6808      	ldr	r0, [r1, #0]
 8012044:	062e      	lsls	r6, r5, #24
 8012046:	f100 0304 	add.w	r3, r0, #4
 801204a:	d50a      	bpl.n	8012062 <_printf_i+0xce>
 801204c:	6805      	ldr	r5, [r0, #0]
 801204e:	600b      	str	r3, [r1, #0]
 8012050:	2d00      	cmp	r5, #0
 8012052:	da03      	bge.n	801205c <_printf_i+0xc8>
 8012054:	232d      	movs	r3, #45	; 0x2d
 8012056:	426d      	negs	r5, r5
 8012058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801205c:	485e      	ldr	r0, [pc, #376]	; (80121d8 <_printf_i+0x244>)
 801205e:	230a      	movs	r3, #10
 8012060:	e019      	b.n	8012096 <_printf_i+0x102>
 8012062:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012066:	6805      	ldr	r5, [r0, #0]
 8012068:	600b      	str	r3, [r1, #0]
 801206a:	bf18      	it	ne
 801206c:	b22d      	sxthne	r5, r5
 801206e:	e7ef      	b.n	8012050 <_printf_i+0xbc>
 8012070:	680b      	ldr	r3, [r1, #0]
 8012072:	6825      	ldr	r5, [r4, #0]
 8012074:	1d18      	adds	r0, r3, #4
 8012076:	6008      	str	r0, [r1, #0]
 8012078:	0628      	lsls	r0, r5, #24
 801207a:	d501      	bpl.n	8012080 <_printf_i+0xec>
 801207c:	681d      	ldr	r5, [r3, #0]
 801207e:	e002      	b.n	8012086 <_printf_i+0xf2>
 8012080:	0669      	lsls	r1, r5, #25
 8012082:	d5fb      	bpl.n	801207c <_printf_i+0xe8>
 8012084:	881d      	ldrh	r5, [r3, #0]
 8012086:	4854      	ldr	r0, [pc, #336]	; (80121d8 <_printf_i+0x244>)
 8012088:	2f6f      	cmp	r7, #111	; 0x6f
 801208a:	bf0c      	ite	eq
 801208c:	2308      	moveq	r3, #8
 801208e:	230a      	movne	r3, #10
 8012090:	2100      	movs	r1, #0
 8012092:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012096:	6866      	ldr	r6, [r4, #4]
 8012098:	60a6      	str	r6, [r4, #8]
 801209a:	2e00      	cmp	r6, #0
 801209c:	bfa2      	ittt	ge
 801209e:	6821      	ldrge	r1, [r4, #0]
 80120a0:	f021 0104 	bicge.w	r1, r1, #4
 80120a4:	6021      	strge	r1, [r4, #0]
 80120a6:	b90d      	cbnz	r5, 80120ac <_printf_i+0x118>
 80120a8:	2e00      	cmp	r6, #0
 80120aa:	d04d      	beq.n	8012148 <_printf_i+0x1b4>
 80120ac:	4616      	mov	r6, r2
 80120ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80120b2:	fb03 5711 	mls	r7, r3, r1, r5
 80120b6:	5dc7      	ldrb	r7, [r0, r7]
 80120b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80120bc:	462f      	mov	r7, r5
 80120be:	42bb      	cmp	r3, r7
 80120c0:	460d      	mov	r5, r1
 80120c2:	d9f4      	bls.n	80120ae <_printf_i+0x11a>
 80120c4:	2b08      	cmp	r3, #8
 80120c6:	d10b      	bne.n	80120e0 <_printf_i+0x14c>
 80120c8:	6823      	ldr	r3, [r4, #0]
 80120ca:	07df      	lsls	r7, r3, #31
 80120cc:	d508      	bpl.n	80120e0 <_printf_i+0x14c>
 80120ce:	6923      	ldr	r3, [r4, #16]
 80120d0:	6861      	ldr	r1, [r4, #4]
 80120d2:	4299      	cmp	r1, r3
 80120d4:	bfde      	ittt	le
 80120d6:	2330      	movle	r3, #48	; 0x30
 80120d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80120dc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80120e0:	1b92      	subs	r2, r2, r6
 80120e2:	6122      	str	r2, [r4, #16]
 80120e4:	f8cd a000 	str.w	sl, [sp]
 80120e8:	464b      	mov	r3, r9
 80120ea:	aa03      	add	r2, sp, #12
 80120ec:	4621      	mov	r1, r4
 80120ee:	4640      	mov	r0, r8
 80120f0:	f7ff fee2 	bl	8011eb8 <_printf_common>
 80120f4:	3001      	adds	r0, #1
 80120f6:	d14c      	bne.n	8012192 <_printf_i+0x1fe>
 80120f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80120fc:	b004      	add	sp, #16
 80120fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012102:	4835      	ldr	r0, [pc, #212]	; (80121d8 <_printf_i+0x244>)
 8012104:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012108:	6823      	ldr	r3, [r4, #0]
 801210a:	680e      	ldr	r6, [r1, #0]
 801210c:	061f      	lsls	r7, r3, #24
 801210e:	f856 5b04 	ldr.w	r5, [r6], #4
 8012112:	600e      	str	r6, [r1, #0]
 8012114:	d514      	bpl.n	8012140 <_printf_i+0x1ac>
 8012116:	07d9      	lsls	r1, r3, #31
 8012118:	bf44      	itt	mi
 801211a:	f043 0320 	orrmi.w	r3, r3, #32
 801211e:	6023      	strmi	r3, [r4, #0]
 8012120:	b91d      	cbnz	r5, 801212a <_printf_i+0x196>
 8012122:	6823      	ldr	r3, [r4, #0]
 8012124:	f023 0320 	bic.w	r3, r3, #32
 8012128:	6023      	str	r3, [r4, #0]
 801212a:	2310      	movs	r3, #16
 801212c:	e7b0      	b.n	8012090 <_printf_i+0xfc>
 801212e:	6823      	ldr	r3, [r4, #0]
 8012130:	f043 0320 	orr.w	r3, r3, #32
 8012134:	6023      	str	r3, [r4, #0]
 8012136:	2378      	movs	r3, #120	; 0x78
 8012138:	4828      	ldr	r0, [pc, #160]	; (80121dc <_printf_i+0x248>)
 801213a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801213e:	e7e3      	b.n	8012108 <_printf_i+0x174>
 8012140:	065e      	lsls	r6, r3, #25
 8012142:	bf48      	it	mi
 8012144:	b2ad      	uxthmi	r5, r5
 8012146:	e7e6      	b.n	8012116 <_printf_i+0x182>
 8012148:	4616      	mov	r6, r2
 801214a:	e7bb      	b.n	80120c4 <_printf_i+0x130>
 801214c:	680b      	ldr	r3, [r1, #0]
 801214e:	6826      	ldr	r6, [r4, #0]
 8012150:	6960      	ldr	r0, [r4, #20]
 8012152:	1d1d      	adds	r5, r3, #4
 8012154:	600d      	str	r5, [r1, #0]
 8012156:	0635      	lsls	r5, r6, #24
 8012158:	681b      	ldr	r3, [r3, #0]
 801215a:	d501      	bpl.n	8012160 <_printf_i+0x1cc>
 801215c:	6018      	str	r0, [r3, #0]
 801215e:	e002      	b.n	8012166 <_printf_i+0x1d2>
 8012160:	0671      	lsls	r1, r6, #25
 8012162:	d5fb      	bpl.n	801215c <_printf_i+0x1c8>
 8012164:	8018      	strh	r0, [r3, #0]
 8012166:	2300      	movs	r3, #0
 8012168:	6123      	str	r3, [r4, #16]
 801216a:	4616      	mov	r6, r2
 801216c:	e7ba      	b.n	80120e4 <_printf_i+0x150>
 801216e:	680b      	ldr	r3, [r1, #0]
 8012170:	1d1a      	adds	r2, r3, #4
 8012172:	600a      	str	r2, [r1, #0]
 8012174:	681e      	ldr	r6, [r3, #0]
 8012176:	6862      	ldr	r2, [r4, #4]
 8012178:	2100      	movs	r1, #0
 801217a:	4630      	mov	r0, r6
 801217c:	f7ee f838 	bl	80001f0 <memchr>
 8012180:	b108      	cbz	r0, 8012186 <_printf_i+0x1f2>
 8012182:	1b80      	subs	r0, r0, r6
 8012184:	6060      	str	r0, [r4, #4]
 8012186:	6863      	ldr	r3, [r4, #4]
 8012188:	6123      	str	r3, [r4, #16]
 801218a:	2300      	movs	r3, #0
 801218c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012190:	e7a8      	b.n	80120e4 <_printf_i+0x150>
 8012192:	6923      	ldr	r3, [r4, #16]
 8012194:	4632      	mov	r2, r6
 8012196:	4649      	mov	r1, r9
 8012198:	4640      	mov	r0, r8
 801219a:	47d0      	blx	sl
 801219c:	3001      	adds	r0, #1
 801219e:	d0ab      	beq.n	80120f8 <_printf_i+0x164>
 80121a0:	6823      	ldr	r3, [r4, #0]
 80121a2:	079b      	lsls	r3, r3, #30
 80121a4:	d413      	bmi.n	80121ce <_printf_i+0x23a>
 80121a6:	68e0      	ldr	r0, [r4, #12]
 80121a8:	9b03      	ldr	r3, [sp, #12]
 80121aa:	4298      	cmp	r0, r3
 80121ac:	bfb8      	it	lt
 80121ae:	4618      	movlt	r0, r3
 80121b0:	e7a4      	b.n	80120fc <_printf_i+0x168>
 80121b2:	2301      	movs	r3, #1
 80121b4:	4632      	mov	r2, r6
 80121b6:	4649      	mov	r1, r9
 80121b8:	4640      	mov	r0, r8
 80121ba:	47d0      	blx	sl
 80121bc:	3001      	adds	r0, #1
 80121be:	d09b      	beq.n	80120f8 <_printf_i+0x164>
 80121c0:	3501      	adds	r5, #1
 80121c2:	68e3      	ldr	r3, [r4, #12]
 80121c4:	9903      	ldr	r1, [sp, #12]
 80121c6:	1a5b      	subs	r3, r3, r1
 80121c8:	42ab      	cmp	r3, r5
 80121ca:	dcf2      	bgt.n	80121b2 <_printf_i+0x21e>
 80121cc:	e7eb      	b.n	80121a6 <_printf_i+0x212>
 80121ce:	2500      	movs	r5, #0
 80121d0:	f104 0619 	add.w	r6, r4, #25
 80121d4:	e7f5      	b.n	80121c2 <_printf_i+0x22e>
 80121d6:	bf00      	nop
 80121d8:	08014a46 	.word	0x08014a46
 80121dc:	08014a57 	.word	0x08014a57

080121e0 <_sbrk_r>:
 80121e0:	b538      	push	{r3, r4, r5, lr}
 80121e2:	4d06      	ldr	r5, [pc, #24]	; (80121fc <_sbrk_r+0x1c>)
 80121e4:	2300      	movs	r3, #0
 80121e6:	4604      	mov	r4, r0
 80121e8:	4608      	mov	r0, r1
 80121ea:	602b      	str	r3, [r5, #0]
 80121ec:	f002 f9b4 	bl	8014558 <_sbrk>
 80121f0:	1c43      	adds	r3, r0, #1
 80121f2:	d102      	bne.n	80121fa <_sbrk_r+0x1a>
 80121f4:	682b      	ldr	r3, [r5, #0]
 80121f6:	b103      	cbz	r3, 80121fa <_sbrk_r+0x1a>
 80121f8:	6023      	str	r3, [r4, #0]
 80121fa:	bd38      	pop	{r3, r4, r5, pc}
 80121fc:	20001234 	.word	0x20001234

08012200 <_vsniprintf_r>:
 8012200:	b530      	push	{r4, r5, lr}
 8012202:	1e14      	subs	r4, r2, #0
 8012204:	4605      	mov	r5, r0
 8012206:	b09b      	sub	sp, #108	; 0x6c
 8012208:	4618      	mov	r0, r3
 801220a:	da05      	bge.n	8012218 <_vsniprintf_r+0x18>
 801220c:	238b      	movs	r3, #139	; 0x8b
 801220e:	602b      	str	r3, [r5, #0]
 8012210:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012214:	b01b      	add	sp, #108	; 0x6c
 8012216:	bd30      	pop	{r4, r5, pc}
 8012218:	f44f 7302 	mov.w	r3, #520	; 0x208
 801221c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8012220:	bf14      	ite	ne
 8012222:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8012226:	4623      	moveq	r3, r4
 8012228:	9302      	str	r3, [sp, #8]
 801222a:	9305      	str	r3, [sp, #20]
 801222c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012230:	9100      	str	r1, [sp, #0]
 8012232:	9104      	str	r1, [sp, #16]
 8012234:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012238:	4602      	mov	r2, r0
 801223a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801223c:	4669      	mov	r1, sp
 801223e:	4628      	mov	r0, r5
 8012240:	f001 fa8a 	bl	8013758 <_svfiprintf_r>
 8012244:	1c43      	adds	r3, r0, #1
 8012246:	bfbc      	itt	lt
 8012248:	238b      	movlt	r3, #139	; 0x8b
 801224a:	602b      	strlt	r3, [r5, #0]
 801224c:	2c00      	cmp	r4, #0
 801224e:	d0e1      	beq.n	8012214 <_vsniprintf_r+0x14>
 8012250:	9b00      	ldr	r3, [sp, #0]
 8012252:	2200      	movs	r2, #0
 8012254:	701a      	strb	r2, [r3, #0]
 8012256:	e7dd      	b.n	8012214 <_vsniprintf_r+0x14>

08012258 <vsniprintf>:
 8012258:	b507      	push	{r0, r1, r2, lr}
 801225a:	9300      	str	r3, [sp, #0]
 801225c:	4613      	mov	r3, r2
 801225e:	460a      	mov	r2, r1
 8012260:	4601      	mov	r1, r0
 8012262:	4803      	ldr	r0, [pc, #12]	; (8012270 <vsniprintf+0x18>)
 8012264:	6800      	ldr	r0, [r0, #0]
 8012266:	f7ff ffcb 	bl	8012200 <_vsniprintf_r>
 801226a:	b003      	add	sp, #12
 801226c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012270:	20000290 	.word	0x20000290

08012274 <quorem>:
 8012274:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012278:	6903      	ldr	r3, [r0, #16]
 801227a:	690c      	ldr	r4, [r1, #16]
 801227c:	42a3      	cmp	r3, r4
 801227e:	4607      	mov	r7, r0
 8012280:	f2c0 8081 	blt.w	8012386 <quorem+0x112>
 8012284:	3c01      	subs	r4, #1
 8012286:	f101 0814 	add.w	r8, r1, #20
 801228a:	f100 0514 	add.w	r5, r0, #20
 801228e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012292:	9301      	str	r3, [sp, #4]
 8012294:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801229c:	3301      	adds	r3, #1
 801229e:	429a      	cmp	r2, r3
 80122a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80122a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80122a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80122ac:	d331      	bcc.n	8012312 <quorem+0x9e>
 80122ae:	f04f 0e00 	mov.w	lr, #0
 80122b2:	4640      	mov	r0, r8
 80122b4:	46ac      	mov	ip, r5
 80122b6:	46f2      	mov	sl, lr
 80122b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80122bc:	b293      	uxth	r3, r2
 80122be:	fb06 e303 	mla	r3, r6, r3, lr
 80122c2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80122c6:	b29b      	uxth	r3, r3
 80122c8:	ebaa 0303 	sub.w	r3, sl, r3
 80122cc:	0c12      	lsrs	r2, r2, #16
 80122ce:	f8dc a000 	ldr.w	sl, [ip]
 80122d2:	fb06 e202 	mla	r2, r6, r2, lr
 80122d6:	fa13 f38a 	uxtah	r3, r3, sl
 80122da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80122de:	fa1f fa82 	uxth.w	sl, r2
 80122e2:	f8dc 2000 	ldr.w	r2, [ip]
 80122e6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80122ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80122ee:	b29b      	uxth	r3, r3
 80122f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122f4:	4581      	cmp	r9, r0
 80122f6:	f84c 3b04 	str.w	r3, [ip], #4
 80122fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80122fe:	d2db      	bcs.n	80122b8 <quorem+0x44>
 8012300:	f855 300b 	ldr.w	r3, [r5, fp]
 8012304:	b92b      	cbnz	r3, 8012312 <quorem+0x9e>
 8012306:	9b01      	ldr	r3, [sp, #4]
 8012308:	3b04      	subs	r3, #4
 801230a:	429d      	cmp	r5, r3
 801230c:	461a      	mov	r2, r3
 801230e:	d32e      	bcc.n	801236e <quorem+0xfa>
 8012310:	613c      	str	r4, [r7, #16]
 8012312:	4638      	mov	r0, r7
 8012314:	f001 f8b6 	bl	8013484 <__mcmp>
 8012318:	2800      	cmp	r0, #0
 801231a:	db24      	blt.n	8012366 <quorem+0xf2>
 801231c:	3601      	adds	r6, #1
 801231e:	4628      	mov	r0, r5
 8012320:	f04f 0c00 	mov.w	ip, #0
 8012324:	f858 2b04 	ldr.w	r2, [r8], #4
 8012328:	f8d0 e000 	ldr.w	lr, [r0]
 801232c:	b293      	uxth	r3, r2
 801232e:	ebac 0303 	sub.w	r3, ip, r3
 8012332:	0c12      	lsrs	r2, r2, #16
 8012334:	fa13 f38e 	uxtah	r3, r3, lr
 8012338:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801233c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012340:	b29b      	uxth	r3, r3
 8012342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012346:	45c1      	cmp	r9, r8
 8012348:	f840 3b04 	str.w	r3, [r0], #4
 801234c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012350:	d2e8      	bcs.n	8012324 <quorem+0xb0>
 8012352:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012356:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801235a:	b922      	cbnz	r2, 8012366 <quorem+0xf2>
 801235c:	3b04      	subs	r3, #4
 801235e:	429d      	cmp	r5, r3
 8012360:	461a      	mov	r2, r3
 8012362:	d30a      	bcc.n	801237a <quorem+0x106>
 8012364:	613c      	str	r4, [r7, #16]
 8012366:	4630      	mov	r0, r6
 8012368:	b003      	add	sp, #12
 801236a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801236e:	6812      	ldr	r2, [r2, #0]
 8012370:	3b04      	subs	r3, #4
 8012372:	2a00      	cmp	r2, #0
 8012374:	d1cc      	bne.n	8012310 <quorem+0x9c>
 8012376:	3c01      	subs	r4, #1
 8012378:	e7c7      	b.n	801230a <quorem+0x96>
 801237a:	6812      	ldr	r2, [r2, #0]
 801237c:	3b04      	subs	r3, #4
 801237e:	2a00      	cmp	r2, #0
 8012380:	d1f0      	bne.n	8012364 <quorem+0xf0>
 8012382:	3c01      	subs	r4, #1
 8012384:	e7eb      	b.n	801235e <quorem+0xea>
 8012386:	2000      	movs	r0, #0
 8012388:	e7ee      	b.n	8012368 <quorem+0xf4>
 801238a:	0000      	movs	r0, r0
 801238c:	0000      	movs	r0, r0
	...

08012390 <_dtoa_r>:
 8012390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012394:	ed2d 8b02 	vpush	{d8}
 8012398:	ec57 6b10 	vmov	r6, r7, d0
 801239c:	b095      	sub	sp, #84	; 0x54
 801239e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80123a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80123a4:	9105      	str	r1, [sp, #20]
 80123a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80123aa:	4604      	mov	r4, r0
 80123ac:	9209      	str	r2, [sp, #36]	; 0x24
 80123ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80123b0:	b975      	cbnz	r5, 80123d0 <_dtoa_r+0x40>
 80123b2:	2010      	movs	r0, #16
 80123b4:	f7ff f9e2 	bl	801177c <malloc>
 80123b8:	4602      	mov	r2, r0
 80123ba:	6260      	str	r0, [r4, #36]	; 0x24
 80123bc:	b920      	cbnz	r0, 80123c8 <_dtoa_r+0x38>
 80123be:	4bb2      	ldr	r3, [pc, #712]	; (8012688 <_dtoa_r+0x2f8>)
 80123c0:	21ea      	movs	r1, #234	; 0xea
 80123c2:	48b2      	ldr	r0, [pc, #712]	; (801268c <_dtoa_r+0x2fc>)
 80123c4:	f001 fac8 	bl	8013958 <__assert_func>
 80123c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80123cc:	6005      	str	r5, [r0, #0]
 80123ce:	60c5      	str	r5, [r0, #12]
 80123d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123d2:	6819      	ldr	r1, [r3, #0]
 80123d4:	b151      	cbz	r1, 80123ec <_dtoa_r+0x5c>
 80123d6:	685a      	ldr	r2, [r3, #4]
 80123d8:	604a      	str	r2, [r1, #4]
 80123da:	2301      	movs	r3, #1
 80123dc:	4093      	lsls	r3, r2
 80123de:	608b      	str	r3, [r1, #8]
 80123e0:	4620      	mov	r0, r4
 80123e2:	f000 fe11 	bl	8013008 <_Bfree>
 80123e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123e8:	2200      	movs	r2, #0
 80123ea:	601a      	str	r2, [r3, #0]
 80123ec:	1e3b      	subs	r3, r7, #0
 80123ee:	bfb9      	ittee	lt
 80123f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80123f4:	9303      	strlt	r3, [sp, #12]
 80123f6:	2300      	movge	r3, #0
 80123f8:	f8c8 3000 	strge.w	r3, [r8]
 80123fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8012400:	4ba3      	ldr	r3, [pc, #652]	; (8012690 <_dtoa_r+0x300>)
 8012402:	bfbc      	itt	lt
 8012404:	2201      	movlt	r2, #1
 8012406:	f8c8 2000 	strlt.w	r2, [r8]
 801240a:	ea33 0309 	bics.w	r3, r3, r9
 801240e:	d11b      	bne.n	8012448 <_dtoa_r+0xb8>
 8012410:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012412:	f242 730f 	movw	r3, #9999	; 0x270f
 8012416:	6013      	str	r3, [r2, #0]
 8012418:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801241c:	4333      	orrs	r3, r6
 801241e:	f000 857a 	beq.w	8012f16 <_dtoa_r+0xb86>
 8012422:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012424:	b963      	cbnz	r3, 8012440 <_dtoa_r+0xb0>
 8012426:	4b9b      	ldr	r3, [pc, #620]	; (8012694 <_dtoa_r+0x304>)
 8012428:	e024      	b.n	8012474 <_dtoa_r+0xe4>
 801242a:	4b9b      	ldr	r3, [pc, #620]	; (8012698 <_dtoa_r+0x308>)
 801242c:	9300      	str	r3, [sp, #0]
 801242e:	3308      	adds	r3, #8
 8012430:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012432:	6013      	str	r3, [r2, #0]
 8012434:	9800      	ldr	r0, [sp, #0]
 8012436:	b015      	add	sp, #84	; 0x54
 8012438:	ecbd 8b02 	vpop	{d8}
 801243c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012440:	4b94      	ldr	r3, [pc, #592]	; (8012694 <_dtoa_r+0x304>)
 8012442:	9300      	str	r3, [sp, #0]
 8012444:	3303      	adds	r3, #3
 8012446:	e7f3      	b.n	8012430 <_dtoa_r+0xa0>
 8012448:	ed9d 7b02 	vldr	d7, [sp, #8]
 801244c:	2200      	movs	r2, #0
 801244e:	ec51 0b17 	vmov	r0, r1, d7
 8012452:	2300      	movs	r3, #0
 8012454:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8012458:	f7ee fb3e 	bl	8000ad8 <__aeabi_dcmpeq>
 801245c:	4680      	mov	r8, r0
 801245e:	b158      	cbz	r0, 8012478 <_dtoa_r+0xe8>
 8012460:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012462:	2301      	movs	r3, #1
 8012464:	6013      	str	r3, [r2, #0]
 8012466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012468:	2b00      	cmp	r3, #0
 801246a:	f000 8551 	beq.w	8012f10 <_dtoa_r+0xb80>
 801246e:	488b      	ldr	r0, [pc, #556]	; (801269c <_dtoa_r+0x30c>)
 8012470:	6018      	str	r0, [r3, #0]
 8012472:	1e43      	subs	r3, r0, #1
 8012474:	9300      	str	r3, [sp, #0]
 8012476:	e7dd      	b.n	8012434 <_dtoa_r+0xa4>
 8012478:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801247c:	aa12      	add	r2, sp, #72	; 0x48
 801247e:	a913      	add	r1, sp, #76	; 0x4c
 8012480:	4620      	mov	r0, r4
 8012482:	f001 f8a3 	bl	80135cc <__d2b>
 8012486:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801248a:	4683      	mov	fp, r0
 801248c:	2d00      	cmp	r5, #0
 801248e:	d07c      	beq.n	801258a <_dtoa_r+0x1fa>
 8012490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012492:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8012496:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801249a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801249e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80124a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80124a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80124aa:	4b7d      	ldr	r3, [pc, #500]	; (80126a0 <_dtoa_r+0x310>)
 80124ac:	2200      	movs	r2, #0
 80124ae:	4630      	mov	r0, r6
 80124b0:	4639      	mov	r1, r7
 80124b2:	f7ed fef1 	bl	8000298 <__aeabi_dsub>
 80124b6:	a36e      	add	r3, pc, #440	; (adr r3, 8012670 <_dtoa_r+0x2e0>)
 80124b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124bc:	f7ee f8a4 	bl	8000608 <__aeabi_dmul>
 80124c0:	a36d      	add	r3, pc, #436	; (adr r3, 8012678 <_dtoa_r+0x2e8>)
 80124c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c6:	f7ed fee9 	bl	800029c <__adddf3>
 80124ca:	4606      	mov	r6, r0
 80124cc:	4628      	mov	r0, r5
 80124ce:	460f      	mov	r7, r1
 80124d0:	f7ee f830 	bl	8000534 <__aeabi_i2d>
 80124d4:	a36a      	add	r3, pc, #424	; (adr r3, 8012680 <_dtoa_r+0x2f0>)
 80124d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124da:	f7ee f895 	bl	8000608 <__aeabi_dmul>
 80124de:	4602      	mov	r2, r0
 80124e0:	460b      	mov	r3, r1
 80124e2:	4630      	mov	r0, r6
 80124e4:	4639      	mov	r1, r7
 80124e6:	f7ed fed9 	bl	800029c <__adddf3>
 80124ea:	4606      	mov	r6, r0
 80124ec:	460f      	mov	r7, r1
 80124ee:	f7ee fb3b 	bl	8000b68 <__aeabi_d2iz>
 80124f2:	2200      	movs	r2, #0
 80124f4:	4682      	mov	sl, r0
 80124f6:	2300      	movs	r3, #0
 80124f8:	4630      	mov	r0, r6
 80124fa:	4639      	mov	r1, r7
 80124fc:	f7ee faf6 	bl	8000aec <__aeabi_dcmplt>
 8012500:	b148      	cbz	r0, 8012516 <_dtoa_r+0x186>
 8012502:	4650      	mov	r0, sl
 8012504:	f7ee f816 	bl	8000534 <__aeabi_i2d>
 8012508:	4632      	mov	r2, r6
 801250a:	463b      	mov	r3, r7
 801250c:	f7ee fae4 	bl	8000ad8 <__aeabi_dcmpeq>
 8012510:	b908      	cbnz	r0, 8012516 <_dtoa_r+0x186>
 8012512:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012516:	f1ba 0f16 	cmp.w	sl, #22
 801251a:	d854      	bhi.n	80125c6 <_dtoa_r+0x236>
 801251c:	4b61      	ldr	r3, [pc, #388]	; (80126a4 <_dtoa_r+0x314>)
 801251e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012526:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801252a:	f7ee fadf 	bl	8000aec <__aeabi_dcmplt>
 801252e:	2800      	cmp	r0, #0
 8012530:	d04b      	beq.n	80125ca <_dtoa_r+0x23a>
 8012532:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012536:	2300      	movs	r3, #0
 8012538:	930e      	str	r3, [sp, #56]	; 0x38
 801253a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801253c:	1b5d      	subs	r5, r3, r5
 801253e:	1e6b      	subs	r3, r5, #1
 8012540:	9304      	str	r3, [sp, #16]
 8012542:	bf43      	ittte	mi
 8012544:	2300      	movmi	r3, #0
 8012546:	f1c5 0801 	rsbmi	r8, r5, #1
 801254a:	9304      	strmi	r3, [sp, #16]
 801254c:	f04f 0800 	movpl.w	r8, #0
 8012550:	f1ba 0f00 	cmp.w	sl, #0
 8012554:	db3b      	blt.n	80125ce <_dtoa_r+0x23e>
 8012556:	9b04      	ldr	r3, [sp, #16]
 8012558:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801255c:	4453      	add	r3, sl
 801255e:	9304      	str	r3, [sp, #16]
 8012560:	2300      	movs	r3, #0
 8012562:	9306      	str	r3, [sp, #24]
 8012564:	9b05      	ldr	r3, [sp, #20]
 8012566:	2b09      	cmp	r3, #9
 8012568:	d869      	bhi.n	801263e <_dtoa_r+0x2ae>
 801256a:	2b05      	cmp	r3, #5
 801256c:	bfc4      	itt	gt
 801256e:	3b04      	subgt	r3, #4
 8012570:	9305      	strgt	r3, [sp, #20]
 8012572:	9b05      	ldr	r3, [sp, #20]
 8012574:	f1a3 0302 	sub.w	r3, r3, #2
 8012578:	bfcc      	ite	gt
 801257a:	2500      	movgt	r5, #0
 801257c:	2501      	movle	r5, #1
 801257e:	2b03      	cmp	r3, #3
 8012580:	d869      	bhi.n	8012656 <_dtoa_r+0x2c6>
 8012582:	e8df f003 	tbb	[pc, r3]
 8012586:	4e2c      	.short	0x4e2c
 8012588:	5a4c      	.short	0x5a4c
 801258a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801258e:	441d      	add	r5, r3
 8012590:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012594:	2b20      	cmp	r3, #32
 8012596:	bfc1      	itttt	gt
 8012598:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801259c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80125a0:	fa09 f303 	lslgt.w	r3, r9, r3
 80125a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80125a8:	bfda      	itte	le
 80125aa:	f1c3 0320 	rsble	r3, r3, #32
 80125ae:	fa06 f003 	lslle.w	r0, r6, r3
 80125b2:	4318      	orrgt	r0, r3
 80125b4:	f7ed ffae 	bl	8000514 <__aeabi_ui2d>
 80125b8:	2301      	movs	r3, #1
 80125ba:	4606      	mov	r6, r0
 80125bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80125c0:	3d01      	subs	r5, #1
 80125c2:	9310      	str	r3, [sp, #64]	; 0x40
 80125c4:	e771      	b.n	80124aa <_dtoa_r+0x11a>
 80125c6:	2301      	movs	r3, #1
 80125c8:	e7b6      	b.n	8012538 <_dtoa_r+0x1a8>
 80125ca:	900e      	str	r0, [sp, #56]	; 0x38
 80125cc:	e7b5      	b.n	801253a <_dtoa_r+0x1aa>
 80125ce:	f1ca 0300 	rsb	r3, sl, #0
 80125d2:	9306      	str	r3, [sp, #24]
 80125d4:	2300      	movs	r3, #0
 80125d6:	eba8 080a 	sub.w	r8, r8, sl
 80125da:	930d      	str	r3, [sp, #52]	; 0x34
 80125dc:	e7c2      	b.n	8012564 <_dtoa_r+0x1d4>
 80125de:	2300      	movs	r3, #0
 80125e0:	9308      	str	r3, [sp, #32]
 80125e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	dc39      	bgt.n	801265c <_dtoa_r+0x2cc>
 80125e8:	f04f 0901 	mov.w	r9, #1
 80125ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80125f0:	464b      	mov	r3, r9
 80125f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80125f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80125f8:	2200      	movs	r2, #0
 80125fa:	6042      	str	r2, [r0, #4]
 80125fc:	2204      	movs	r2, #4
 80125fe:	f102 0614 	add.w	r6, r2, #20
 8012602:	429e      	cmp	r6, r3
 8012604:	6841      	ldr	r1, [r0, #4]
 8012606:	d92f      	bls.n	8012668 <_dtoa_r+0x2d8>
 8012608:	4620      	mov	r0, r4
 801260a:	f000 fcbd 	bl	8012f88 <_Balloc>
 801260e:	9000      	str	r0, [sp, #0]
 8012610:	2800      	cmp	r0, #0
 8012612:	d14b      	bne.n	80126ac <_dtoa_r+0x31c>
 8012614:	4b24      	ldr	r3, [pc, #144]	; (80126a8 <_dtoa_r+0x318>)
 8012616:	4602      	mov	r2, r0
 8012618:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801261c:	e6d1      	b.n	80123c2 <_dtoa_r+0x32>
 801261e:	2301      	movs	r3, #1
 8012620:	e7de      	b.n	80125e0 <_dtoa_r+0x250>
 8012622:	2300      	movs	r3, #0
 8012624:	9308      	str	r3, [sp, #32]
 8012626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012628:	eb0a 0903 	add.w	r9, sl, r3
 801262c:	f109 0301 	add.w	r3, r9, #1
 8012630:	2b01      	cmp	r3, #1
 8012632:	9301      	str	r3, [sp, #4]
 8012634:	bfb8      	it	lt
 8012636:	2301      	movlt	r3, #1
 8012638:	e7dd      	b.n	80125f6 <_dtoa_r+0x266>
 801263a:	2301      	movs	r3, #1
 801263c:	e7f2      	b.n	8012624 <_dtoa_r+0x294>
 801263e:	2501      	movs	r5, #1
 8012640:	2300      	movs	r3, #0
 8012642:	9305      	str	r3, [sp, #20]
 8012644:	9508      	str	r5, [sp, #32]
 8012646:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 801264a:	2200      	movs	r2, #0
 801264c:	f8cd 9004 	str.w	r9, [sp, #4]
 8012650:	2312      	movs	r3, #18
 8012652:	9209      	str	r2, [sp, #36]	; 0x24
 8012654:	e7cf      	b.n	80125f6 <_dtoa_r+0x266>
 8012656:	2301      	movs	r3, #1
 8012658:	9308      	str	r3, [sp, #32]
 801265a:	e7f4      	b.n	8012646 <_dtoa_r+0x2b6>
 801265c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8012660:	f8cd 9004 	str.w	r9, [sp, #4]
 8012664:	464b      	mov	r3, r9
 8012666:	e7c6      	b.n	80125f6 <_dtoa_r+0x266>
 8012668:	3101      	adds	r1, #1
 801266a:	6041      	str	r1, [r0, #4]
 801266c:	0052      	lsls	r2, r2, #1
 801266e:	e7c6      	b.n	80125fe <_dtoa_r+0x26e>
 8012670:	636f4361 	.word	0x636f4361
 8012674:	3fd287a7 	.word	0x3fd287a7
 8012678:	8b60c8b3 	.word	0x8b60c8b3
 801267c:	3fc68a28 	.word	0x3fc68a28
 8012680:	509f79fb 	.word	0x509f79fb
 8012684:	3fd34413 	.word	0x3fd34413
 8012688:	08014a75 	.word	0x08014a75
 801268c:	08014a8c 	.word	0x08014a8c
 8012690:	7ff00000 	.word	0x7ff00000
 8012694:	08014a71 	.word	0x08014a71
 8012698:	08014a68 	.word	0x08014a68
 801269c:	08014a45 	.word	0x08014a45
 80126a0:	3ff80000 	.word	0x3ff80000
 80126a4:	08014b88 	.word	0x08014b88
 80126a8:	08014aeb 	.word	0x08014aeb
 80126ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126ae:	9a00      	ldr	r2, [sp, #0]
 80126b0:	601a      	str	r2, [r3, #0]
 80126b2:	9b01      	ldr	r3, [sp, #4]
 80126b4:	2b0e      	cmp	r3, #14
 80126b6:	f200 80ad 	bhi.w	8012814 <_dtoa_r+0x484>
 80126ba:	2d00      	cmp	r5, #0
 80126bc:	f000 80aa 	beq.w	8012814 <_dtoa_r+0x484>
 80126c0:	f1ba 0f00 	cmp.w	sl, #0
 80126c4:	dd36      	ble.n	8012734 <_dtoa_r+0x3a4>
 80126c6:	4ac3      	ldr	r2, [pc, #780]	; (80129d4 <_dtoa_r+0x644>)
 80126c8:	f00a 030f 	and.w	r3, sl, #15
 80126cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80126d0:	ed93 7b00 	vldr	d7, [r3]
 80126d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80126d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80126dc:	eeb0 8a47 	vmov.f32	s16, s14
 80126e0:	eef0 8a67 	vmov.f32	s17, s15
 80126e4:	d016      	beq.n	8012714 <_dtoa_r+0x384>
 80126e6:	4bbc      	ldr	r3, [pc, #752]	; (80129d8 <_dtoa_r+0x648>)
 80126e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80126ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80126f0:	f7ee f8b4 	bl	800085c <__aeabi_ddiv>
 80126f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126f8:	f007 070f 	and.w	r7, r7, #15
 80126fc:	2503      	movs	r5, #3
 80126fe:	4eb6      	ldr	r6, [pc, #728]	; (80129d8 <_dtoa_r+0x648>)
 8012700:	b957      	cbnz	r7, 8012718 <_dtoa_r+0x388>
 8012702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012706:	ec53 2b18 	vmov	r2, r3, d8
 801270a:	f7ee f8a7 	bl	800085c <__aeabi_ddiv>
 801270e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012712:	e029      	b.n	8012768 <_dtoa_r+0x3d8>
 8012714:	2502      	movs	r5, #2
 8012716:	e7f2      	b.n	80126fe <_dtoa_r+0x36e>
 8012718:	07f9      	lsls	r1, r7, #31
 801271a:	d508      	bpl.n	801272e <_dtoa_r+0x39e>
 801271c:	ec51 0b18 	vmov	r0, r1, d8
 8012720:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012724:	f7ed ff70 	bl	8000608 <__aeabi_dmul>
 8012728:	ec41 0b18 	vmov	d8, r0, r1
 801272c:	3501      	adds	r5, #1
 801272e:	107f      	asrs	r7, r7, #1
 8012730:	3608      	adds	r6, #8
 8012732:	e7e5      	b.n	8012700 <_dtoa_r+0x370>
 8012734:	f000 80a6 	beq.w	8012884 <_dtoa_r+0x4f4>
 8012738:	f1ca 0600 	rsb	r6, sl, #0
 801273c:	4ba5      	ldr	r3, [pc, #660]	; (80129d4 <_dtoa_r+0x644>)
 801273e:	4fa6      	ldr	r7, [pc, #664]	; (80129d8 <_dtoa_r+0x648>)
 8012740:	f006 020f 	and.w	r2, r6, #15
 8012744:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801274c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012750:	f7ed ff5a 	bl	8000608 <__aeabi_dmul>
 8012754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012758:	1136      	asrs	r6, r6, #4
 801275a:	2300      	movs	r3, #0
 801275c:	2502      	movs	r5, #2
 801275e:	2e00      	cmp	r6, #0
 8012760:	f040 8085 	bne.w	801286e <_dtoa_r+0x4de>
 8012764:	2b00      	cmp	r3, #0
 8012766:	d1d2      	bne.n	801270e <_dtoa_r+0x37e>
 8012768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801276a:	2b00      	cmp	r3, #0
 801276c:	f000 808c 	beq.w	8012888 <_dtoa_r+0x4f8>
 8012770:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012774:	4b99      	ldr	r3, [pc, #612]	; (80129dc <_dtoa_r+0x64c>)
 8012776:	2200      	movs	r2, #0
 8012778:	4630      	mov	r0, r6
 801277a:	4639      	mov	r1, r7
 801277c:	f7ee f9b6 	bl	8000aec <__aeabi_dcmplt>
 8012780:	2800      	cmp	r0, #0
 8012782:	f000 8081 	beq.w	8012888 <_dtoa_r+0x4f8>
 8012786:	9b01      	ldr	r3, [sp, #4]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d07d      	beq.n	8012888 <_dtoa_r+0x4f8>
 801278c:	f1b9 0f00 	cmp.w	r9, #0
 8012790:	dd3c      	ble.n	801280c <_dtoa_r+0x47c>
 8012792:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8012796:	9307      	str	r3, [sp, #28]
 8012798:	2200      	movs	r2, #0
 801279a:	4b91      	ldr	r3, [pc, #580]	; (80129e0 <_dtoa_r+0x650>)
 801279c:	4630      	mov	r0, r6
 801279e:	4639      	mov	r1, r7
 80127a0:	f7ed ff32 	bl	8000608 <__aeabi_dmul>
 80127a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127a8:	3501      	adds	r5, #1
 80127aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80127ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80127b2:	4628      	mov	r0, r5
 80127b4:	f7ed febe 	bl	8000534 <__aeabi_i2d>
 80127b8:	4632      	mov	r2, r6
 80127ba:	463b      	mov	r3, r7
 80127bc:	f7ed ff24 	bl	8000608 <__aeabi_dmul>
 80127c0:	4b88      	ldr	r3, [pc, #544]	; (80129e4 <_dtoa_r+0x654>)
 80127c2:	2200      	movs	r2, #0
 80127c4:	f7ed fd6a 	bl	800029c <__adddf3>
 80127c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80127cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127d0:	9303      	str	r3, [sp, #12]
 80127d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d15c      	bne.n	8012892 <_dtoa_r+0x502>
 80127d8:	4b83      	ldr	r3, [pc, #524]	; (80129e8 <_dtoa_r+0x658>)
 80127da:	2200      	movs	r2, #0
 80127dc:	4630      	mov	r0, r6
 80127de:	4639      	mov	r1, r7
 80127e0:	f7ed fd5a 	bl	8000298 <__aeabi_dsub>
 80127e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80127e8:	4606      	mov	r6, r0
 80127ea:	460f      	mov	r7, r1
 80127ec:	f7ee f99c 	bl	8000b28 <__aeabi_dcmpgt>
 80127f0:	2800      	cmp	r0, #0
 80127f2:	f040 8296 	bne.w	8012d22 <_dtoa_r+0x992>
 80127f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80127fa:	4630      	mov	r0, r6
 80127fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012800:	4639      	mov	r1, r7
 8012802:	f7ee f973 	bl	8000aec <__aeabi_dcmplt>
 8012806:	2800      	cmp	r0, #0
 8012808:	f040 8288 	bne.w	8012d1c <_dtoa_r+0x98c>
 801280c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012810:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012814:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012816:	2b00      	cmp	r3, #0
 8012818:	f2c0 8158 	blt.w	8012acc <_dtoa_r+0x73c>
 801281c:	f1ba 0f0e 	cmp.w	sl, #14
 8012820:	f300 8154 	bgt.w	8012acc <_dtoa_r+0x73c>
 8012824:	4b6b      	ldr	r3, [pc, #428]	; (80129d4 <_dtoa_r+0x644>)
 8012826:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801282a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801282e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012830:	2b00      	cmp	r3, #0
 8012832:	f280 80e3 	bge.w	80129fc <_dtoa_r+0x66c>
 8012836:	9b01      	ldr	r3, [sp, #4]
 8012838:	2b00      	cmp	r3, #0
 801283a:	f300 80df 	bgt.w	80129fc <_dtoa_r+0x66c>
 801283e:	f040 826d 	bne.w	8012d1c <_dtoa_r+0x98c>
 8012842:	4b69      	ldr	r3, [pc, #420]	; (80129e8 <_dtoa_r+0x658>)
 8012844:	2200      	movs	r2, #0
 8012846:	4640      	mov	r0, r8
 8012848:	4649      	mov	r1, r9
 801284a:	f7ed fedd 	bl	8000608 <__aeabi_dmul>
 801284e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012852:	f7ee f95f 	bl	8000b14 <__aeabi_dcmpge>
 8012856:	9e01      	ldr	r6, [sp, #4]
 8012858:	4637      	mov	r7, r6
 801285a:	2800      	cmp	r0, #0
 801285c:	f040 8243 	bne.w	8012ce6 <_dtoa_r+0x956>
 8012860:	9d00      	ldr	r5, [sp, #0]
 8012862:	2331      	movs	r3, #49	; 0x31
 8012864:	f805 3b01 	strb.w	r3, [r5], #1
 8012868:	f10a 0a01 	add.w	sl, sl, #1
 801286c:	e23f      	b.n	8012cee <_dtoa_r+0x95e>
 801286e:	07f2      	lsls	r2, r6, #31
 8012870:	d505      	bpl.n	801287e <_dtoa_r+0x4ee>
 8012872:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012876:	f7ed fec7 	bl	8000608 <__aeabi_dmul>
 801287a:	3501      	adds	r5, #1
 801287c:	2301      	movs	r3, #1
 801287e:	1076      	asrs	r6, r6, #1
 8012880:	3708      	adds	r7, #8
 8012882:	e76c      	b.n	801275e <_dtoa_r+0x3ce>
 8012884:	2502      	movs	r5, #2
 8012886:	e76f      	b.n	8012768 <_dtoa_r+0x3d8>
 8012888:	9b01      	ldr	r3, [sp, #4]
 801288a:	f8cd a01c 	str.w	sl, [sp, #28]
 801288e:	930c      	str	r3, [sp, #48]	; 0x30
 8012890:	e78d      	b.n	80127ae <_dtoa_r+0x41e>
 8012892:	9900      	ldr	r1, [sp, #0]
 8012894:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012896:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012898:	4b4e      	ldr	r3, [pc, #312]	; (80129d4 <_dtoa_r+0x644>)
 801289a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801289e:	4401      	add	r1, r0
 80128a0:	9102      	str	r1, [sp, #8]
 80128a2:	9908      	ldr	r1, [sp, #32]
 80128a4:	eeb0 8a47 	vmov.f32	s16, s14
 80128a8:	eef0 8a67 	vmov.f32	s17, s15
 80128ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80128b4:	2900      	cmp	r1, #0
 80128b6:	d045      	beq.n	8012944 <_dtoa_r+0x5b4>
 80128b8:	494c      	ldr	r1, [pc, #304]	; (80129ec <_dtoa_r+0x65c>)
 80128ba:	2000      	movs	r0, #0
 80128bc:	f7ed ffce 	bl	800085c <__aeabi_ddiv>
 80128c0:	ec53 2b18 	vmov	r2, r3, d8
 80128c4:	f7ed fce8 	bl	8000298 <__aeabi_dsub>
 80128c8:	9d00      	ldr	r5, [sp, #0]
 80128ca:	ec41 0b18 	vmov	d8, r0, r1
 80128ce:	4639      	mov	r1, r7
 80128d0:	4630      	mov	r0, r6
 80128d2:	f7ee f949 	bl	8000b68 <__aeabi_d2iz>
 80128d6:	900c      	str	r0, [sp, #48]	; 0x30
 80128d8:	f7ed fe2c 	bl	8000534 <__aeabi_i2d>
 80128dc:	4602      	mov	r2, r0
 80128de:	460b      	mov	r3, r1
 80128e0:	4630      	mov	r0, r6
 80128e2:	4639      	mov	r1, r7
 80128e4:	f7ed fcd8 	bl	8000298 <__aeabi_dsub>
 80128e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80128ea:	3330      	adds	r3, #48	; 0x30
 80128ec:	f805 3b01 	strb.w	r3, [r5], #1
 80128f0:	ec53 2b18 	vmov	r2, r3, d8
 80128f4:	4606      	mov	r6, r0
 80128f6:	460f      	mov	r7, r1
 80128f8:	f7ee f8f8 	bl	8000aec <__aeabi_dcmplt>
 80128fc:	2800      	cmp	r0, #0
 80128fe:	d165      	bne.n	80129cc <_dtoa_r+0x63c>
 8012900:	4632      	mov	r2, r6
 8012902:	463b      	mov	r3, r7
 8012904:	4935      	ldr	r1, [pc, #212]	; (80129dc <_dtoa_r+0x64c>)
 8012906:	2000      	movs	r0, #0
 8012908:	f7ed fcc6 	bl	8000298 <__aeabi_dsub>
 801290c:	ec53 2b18 	vmov	r2, r3, d8
 8012910:	f7ee f8ec 	bl	8000aec <__aeabi_dcmplt>
 8012914:	2800      	cmp	r0, #0
 8012916:	f040 80b9 	bne.w	8012a8c <_dtoa_r+0x6fc>
 801291a:	9b02      	ldr	r3, [sp, #8]
 801291c:	429d      	cmp	r5, r3
 801291e:	f43f af75 	beq.w	801280c <_dtoa_r+0x47c>
 8012922:	4b2f      	ldr	r3, [pc, #188]	; (80129e0 <_dtoa_r+0x650>)
 8012924:	ec51 0b18 	vmov	r0, r1, d8
 8012928:	2200      	movs	r2, #0
 801292a:	f7ed fe6d 	bl	8000608 <__aeabi_dmul>
 801292e:	4b2c      	ldr	r3, [pc, #176]	; (80129e0 <_dtoa_r+0x650>)
 8012930:	ec41 0b18 	vmov	d8, r0, r1
 8012934:	2200      	movs	r2, #0
 8012936:	4630      	mov	r0, r6
 8012938:	4639      	mov	r1, r7
 801293a:	f7ed fe65 	bl	8000608 <__aeabi_dmul>
 801293e:	4606      	mov	r6, r0
 8012940:	460f      	mov	r7, r1
 8012942:	e7c4      	b.n	80128ce <_dtoa_r+0x53e>
 8012944:	ec51 0b17 	vmov	r0, r1, d7
 8012948:	f7ed fe5e 	bl	8000608 <__aeabi_dmul>
 801294c:	9b02      	ldr	r3, [sp, #8]
 801294e:	9d00      	ldr	r5, [sp, #0]
 8012950:	930c      	str	r3, [sp, #48]	; 0x30
 8012952:	ec41 0b18 	vmov	d8, r0, r1
 8012956:	4639      	mov	r1, r7
 8012958:	4630      	mov	r0, r6
 801295a:	f7ee f905 	bl	8000b68 <__aeabi_d2iz>
 801295e:	9011      	str	r0, [sp, #68]	; 0x44
 8012960:	f7ed fde8 	bl	8000534 <__aeabi_i2d>
 8012964:	4602      	mov	r2, r0
 8012966:	460b      	mov	r3, r1
 8012968:	4630      	mov	r0, r6
 801296a:	4639      	mov	r1, r7
 801296c:	f7ed fc94 	bl	8000298 <__aeabi_dsub>
 8012970:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012972:	3330      	adds	r3, #48	; 0x30
 8012974:	f805 3b01 	strb.w	r3, [r5], #1
 8012978:	9b02      	ldr	r3, [sp, #8]
 801297a:	429d      	cmp	r5, r3
 801297c:	4606      	mov	r6, r0
 801297e:	460f      	mov	r7, r1
 8012980:	f04f 0200 	mov.w	r2, #0
 8012984:	d134      	bne.n	80129f0 <_dtoa_r+0x660>
 8012986:	4b19      	ldr	r3, [pc, #100]	; (80129ec <_dtoa_r+0x65c>)
 8012988:	ec51 0b18 	vmov	r0, r1, d8
 801298c:	f7ed fc86 	bl	800029c <__adddf3>
 8012990:	4602      	mov	r2, r0
 8012992:	460b      	mov	r3, r1
 8012994:	4630      	mov	r0, r6
 8012996:	4639      	mov	r1, r7
 8012998:	f7ee f8c6 	bl	8000b28 <__aeabi_dcmpgt>
 801299c:	2800      	cmp	r0, #0
 801299e:	d175      	bne.n	8012a8c <_dtoa_r+0x6fc>
 80129a0:	ec53 2b18 	vmov	r2, r3, d8
 80129a4:	4911      	ldr	r1, [pc, #68]	; (80129ec <_dtoa_r+0x65c>)
 80129a6:	2000      	movs	r0, #0
 80129a8:	f7ed fc76 	bl	8000298 <__aeabi_dsub>
 80129ac:	4602      	mov	r2, r0
 80129ae:	460b      	mov	r3, r1
 80129b0:	4630      	mov	r0, r6
 80129b2:	4639      	mov	r1, r7
 80129b4:	f7ee f89a 	bl	8000aec <__aeabi_dcmplt>
 80129b8:	2800      	cmp	r0, #0
 80129ba:	f43f af27 	beq.w	801280c <_dtoa_r+0x47c>
 80129be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80129c0:	1e6b      	subs	r3, r5, #1
 80129c2:	930c      	str	r3, [sp, #48]	; 0x30
 80129c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80129c8:	2b30      	cmp	r3, #48	; 0x30
 80129ca:	d0f8      	beq.n	80129be <_dtoa_r+0x62e>
 80129cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80129d0:	e04a      	b.n	8012a68 <_dtoa_r+0x6d8>
 80129d2:	bf00      	nop
 80129d4:	08014b88 	.word	0x08014b88
 80129d8:	08014b60 	.word	0x08014b60
 80129dc:	3ff00000 	.word	0x3ff00000
 80129e0:	40240000 	.word	0x40240000
 80129e4:	401c0000 	.word	0x401c0000
 80129e8:	40140000 	.word	0x40140000
 80129ec:	3fe00000 	.word	0x3fe00000
 80129f0:	4baf      	ldr	r3, [pc, #700]	; (8012cb0 <_dtoa_r+0x920>)
 80129f2:	f7ed fe09 	bl	8000608 <__aeabi_dmul>
 80129f6:	4606      	mov	r6, r0
 80129f8:	460f      	mov	r7, r1
 80129fa:	e7ac      	b.n	8012956 <_dtoa_r+0x5c6>
 80129fc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012a00:	9d00      	ldr	r5, [sp, #0]
 8012a02:	4642      	mov	r2, r8
 8012a04:	464b      	mov	r3, r9
 8012a06:	4630      	mov	r0, r6
 8012a08:	4639      	mov	r1, r7
 8012a0a:	f7ed ff27 	bl	800085c <__aeabi_ddiv>
 8012a0e:	f7ee f8ab 	bl	8000b68 <__aeabi_d2iz>
 8012a12:	9002      	str	r0, [sp, #8]
 8012a14:	f7ed fd8e 	bl	8000534 <__aeabi_i2d>
 8012a18:	4642      	mov	r2, r8
 8012a1a:	464b      	mov	r3, r9
 8012a1c:	f7ed fdf4 	bl	8000608 <__aeabi_dmul>
 8012a20:	4602      	mov	r2, r0
 8012a22:	460b      	mov	r3, r1
 8012a24:	4630      	mov	r0, r6
 8012a26:	4639      	mov	r1, r7
 8012a28:	f7ed fc36 	bl	8000298 <__aeabi_dsub>
 8012a2c:	9e02      	ldr	r6, [sp, #8]
 8012a2e:	9f01      	ldr	r7, [sp, #4]
 8012a30:	3630      	adds	r6, #48	; 0x30
 8012a32:	f805 6b01 	strb.w	r6, [r5], #1
 8012a36:	9e00      	ldr	r6, [sp, #0]
 8012a38:	1bae      	subs	r6, r5, r6
 8012a3a:	42b7      	cmp	r7, r6
 8012a3c:	4602      	mov	r2, r0
 8012a3e:	460b      	mov	r3, r1
 8012a40:	d137      	bne.n	8012ab2 <_dtoa_r+0x722>
 8012a42:	f7ed fc2b 	bl	800029c <__adddf3>
 8012a46:	4642      	mov	r2, r8
 8012a48:	464b      	mov	r3, r9
 8012a4a:	4606      	mov	r6, r0
 8012a4c:	460f      	mov	r7, r1
 8012a4e:	f7ee f86b 	bl	8000b28 <__aeabi_dcmpgt>
 8012a52:	b9c8      	cbnz	r0, 8012a88 <_dtoa_r+0x6f8>
 8012a54:	4642      	mov	r2, r8
 8012a56:	464b      	mov	r3, r9
 8012a58:	4630      	mov	r0, r6
 8012a5a:	4639      	mov	r1, r7
 8012a5c:	f7ee f83c 	bl	8000ad8 <__aeabi_dcmpeq>
 8012a60:	b110      	cbz	r0, 8012a68 <_dtoa_r+0x6d8>
 8012a62:	9b02      	ldr	r3, [sp, #8]
 8012a64:	07d9      	lsls	r1, r3, #31
 8012a66:	d40f      	bmi.n	8012a88 <_dtoa_r+0x6f8>
 8012a68:	4620      	mov	r0, r4
 8012a6a:	4659      	mov	r1, fp
 8012a6c:	f000 facc 	bl	8013008 <_Bfree>
 8012a70:	2300      	movs	r3, #0
 8012a72:	702b      	strb	r3, [r5, #0]
 8012a74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012a76:	f10a 0001 	add.w	r0, sl, #1
 8012a7a:	6018      	str	r0, [r3, #0]
 8012a7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	f43f acd8 	beq.w	8012434 <_dtoa_r+0xa4>
 8012a84:	601d      	str	r5, [r3, #0]
 8012a86:	e4d5      	b.n	8012434 <_dtoa_r+0xa4>
 8012a88:	f8cd a01c 	str.w	sl, [sp, #28]
 8012a8c:	462b      	mov	r3, r5
 8012a8e:	461d      	mov	r5, r3
 8012a90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012a94:	2a39      	cmp	r2, #57	; 0x39
 8012a96:	d108      	bne.n	8012aaa <_dtoa_r+0x71a>
 8012a98:	9a00      	ldr	r2, [sp, #0]
 8012a9a:	429a      	cmp	r2, r3
 8012a9c:	d1f7      	bne.n	8012a8e <_dtoa_r+0x6fe>
 8012a9e:	9a07      	ldr	r2, [sp, #28]
 8012aa0:	9900      	ldr	r1, [sp, #0]
 8012aa2:	3201      	adds	r2, #1
 8012aa4:	9207      	str	r2, [sp, #28]
 8012aa6:	2230      	movs	r2, #48	; 0x30
 8012aa8:	700a      	strb	r2, [r1, #0]
 8012aaa:	781a      	ldrb	r2, [r3, #0]
 8012aac:	3201      	adds	r2, #1
 8012aae:	701a      	strb	r2, [r3, #0]
 8012ab0:	e78c      	b.n	80129cc <_dtoa_r+0x63c>
 8012ab2:	4b7f      	ldr	r3, [pc, #508]	; (8012cb0 <_dtoa_r+0x920>)
 8012ab4:	2200      	movs	r2, #0
 8012ab6:	f7ed fda7 	bl	8000608 <__aeabi_dmul>
 8012aba:	2200      	movs	r2, #0
 8012abc:	2300      	movs	r3, #0
 8012abe:	4606      	mov	r6, r0
 8012ac0:	460f      	mov	r7, r1
 8012ac2:	f7ee f809 	bl	8000ad8 <__aeabi_dcmpeq>
 8012ac6:	2800      	cmp	r0, #0
 8012ac8:	d09b      	beq.n	8012a02 <_dtoa_r+0x672>
 8012aca:	e7cd      	b.n	8012a68 <_dtoa_r+0x6d8>
 8012acc:	9a08      	ldr	r2, [sp, #32]
 8012ace:	2a00      	cmp	r2, #0
 8012ad0:	f000 80c4 	beq.w	8012c5c <_dtoa_r+0x8cc>
 8012ad4:	9a05      	ldr	r2, [sp, #20]
 8012ad6:	2a01      	cmp	r2, #1
 8012ad8:	f300 80a8 	bgt.w	8012c2c <_dtoa_r+0x89c>
 8012adc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012ade:	2a00      	cmp	r2, #0
 8012ae0:	f000 80a0 	beq.w	8012c24 <_dtoa_r+0x894>
 8012ae4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012ae8:	9e06      	ldr	r6, [sp, #24]
 8012aea:	4645      	mov	r5, r8
 8012aec:	9a04      	ldr	r2, [sp, #16]
 8012aee:	2101      	movs	r1, #1
 8012af0:	441a      	add	r2, r3
 8012af2:	4620      	mov	r0, r4
 8012af4:	4498      	add	r8, r3
 8012af6:	9204      	str	r2, [sp, #16]
 8012af8:	f000 fb42 	bl	8013180 <__i2b>
 8012afc:	4607      	mov	r7, r0
 8012afe:	2d00      	cmp	r5, #0
 8012b00:	dd0b      	ble.n	8012b1a <_dtoa_r+0x78a>
 8012b02:	9b04      	ldr	r3, [sp, #16]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	dd08      	ble.n	8012b1a <_dtoa_r+0x78a>
 8012b08:	42ab      	cmp	r3, r5
 8012b0a:	9a04      	ldr	r2, [sp, #16]
 8012b0c:	bfa8      	it	ge
 8012b0e:	462b      	movge	r3, r5
 8012b10:	eba8 0803 	sub.w	r8, r8, r3
 8012b14:	1aed      	subs	r5, r5, r3
 8012b16:	1ad3      	subs	r3, r2, r3
 8012b18:	9304      	str	r3, [sp, #16]
 8012b1a:	9b06      	ldr	r3, [sp, #24]
 8012b1c:	b1fb      	cbz	r3, 8012b5e <_dtoa_r+0x7ce>
 8012b1e:	9b08      	ldr	r3, [sp, #32]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	f000 809f 	beq.w	8012c64 <_dtoa_r+0x8d4>
 8012b26:	2e00      	cmp	r6, #0
 8012b28:	dd11      	ble.n	8012b4e <_dtoa_r+0x7be>
 8012b2a:	4639      	mov	r1, r7
 8012b2c:	4632      	mov	r2, r6
 8012b2e:	4620      	mov	r0, r4
 8012b30:	f000 fbe2 	bl	80132f8 <__pow5mult>
 8012b34:	465a      	mov	r2, fp
 8012b36:	4601      	mov	r1, r0
 8012b38:	4607      	mov	r7, r0
 8012b3a:	4620      	mov	r0, r4
 8012b3c:	f000 fb36 	bl	80131ac <__multiply>
 8012b40:	4659      	mov	r1, fp
 8012b42:	9007      	str	r0, [sp, #28]
 8012b44:	4620      	mov	r0, r4
 8012b46:	f000 fa5f 	bl	8013008 <_Bfree>
 8012b4a:	9b07      	ldr	r3, [sp, #28]
 8012b4c:	469b      	mov	fp, r3
 8012b4e:	9b06      	ldr	r3, [sp, #24]
 8012b50:	1b9a      	subs	r2, r3, r6
 8012b52:	d004      	beq.n	8012b5e <_dtoa_r+0x7ce>
 8012b54:	4659      	mov	r1, fp
 8012b56:	4620      	mov	r0, r4
 8012b58:	f000 fbce 	bl	80132f8 <__pow5mult>
 8012b5c:	4683      	mov	fp, r0
 8012b5e:	2101      	movs	r1, #1
 8012b60:	4620      	mov	r0, r4
 8012b62:	f000 fb0d 	bl	8013180 <__i2b>
 8012b66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	4606      	mov	r6, r0
 8012b6c:	dd7c      	ble.n	8012c68 <_dtoa_r+0x8d8>
 8012b6e:	461a      	mov	r2, r3
 8012b70:	4601      	mov	r1, r0
 8012b72:	4620      	mov	r0, r4
 8012b74:	f000 fbc0 	bl	80132f8 <__pow5mult>
 8012b78:	9b05      	ldr	r3, [sp, #20]
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	4606      	mov	r6, r0
 8012b7e:	dd76      	ble.n	8012c6e <_dtoa_r+0x8de>
 8012b80:	2300      	movs	r3, #0
 8012b82:	9306      	str	r3, [sp, #24]
 8012b84:	6933      	ldr	r3, [r6, #16]
 8012b86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012b8a:	6918      	ldr	r0, [r3, #16]
 8012b8c:	f000 faa8 	bl	80130e0 <__hi0bits>
 8012b90:	f1c0 0020 	rsb	r0, r0, #32
 8012b94:	9b04      	ldr	r3, [sp, #16]
 8012b96:	4418      	add	r0, r3
 8012b98:	f010 001f 	ands.w	r0, r0, #31
 8012b9c:	f000 8086 	beq.w	8012cac <_dtoa_r+0x91c>
 8012ba0:	f1c0 0320 	rsb	r3, r0, #32
 8012ba4:	2b04      	cmp	r3, #4
 8012ba6:	dd7f      	ble.n	8012ca8 <_dtoa_r+0x918>
 8012ba8:	f1c0 001c 	rsb	r0, r0, #28
 8012bac:	9b04      	ldr	r3, [sp, #16]
 8012bae:	4403      	add	r3, r0
 8012bb0:	4480      	add	r8, r0
 8012bb2:	4405      	add	r5, r0
 8012bb4:	9304      	str	r3, [sp, #16]
 8012bb6:	f1b8 0f00 	cmp.w	r8, #0
 8012bba:	dd05      	ble.n	8012bc8 <_dtoa_r+0x838>
 8012bbc:	4659      	mov	r1, fp
 8012bbe:	4642      	mov	r2, r8
 8012bc0:	4620      	mov	r0, r4
 8012bc2:	f000 fbf3 	bl	80133ac <__lshift>
 8012bc6:	4683      	mov	fp, r0
 8012bc8:	9b04      	ldr	r3, [sp, #16]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	dd05      	ble.n	8012bda <_dtoa_r+0x84a>
 8012bce:	4631      	mov	r1, r6
 8012bd0:	461a      	mov	r2, r3
 8012bd2:	4620      	mov	r0, r4
 8012bd4:	f000 fbea 	bl	80133ac <__lshift>
 8012bd8:	4606      	mov	r6, r0
 8012bda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d069      	beq.n	8012cb4 <_dtoa_r+0x924>
 8012be0:	4631      	mov	r1, r6
 8012be2:	4658      	mov	r0, fp
 8012be4:	f000 fc4e 	bl	8013484 <__mcmp>
 8012be8:	2800      	cmp	r0, #0
 8012bea:	da63      	bge.n	8012cb4 <_dtoa_r+0x924>
 8012bec:	2300      	movs	r3, #0
 8012bee:	4659      	mov	r1, fp
 8012bf0:	220a      	movs	r2, #10
 8012bf2:	4620      	mov	r0, r4
 8012bf4:	f000 fa2a 	bl	801304c <__multadd>
 8012bf8:	9b08      	ldr	r3, [sp, #32]
 8012bfa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012bfe:	4683      	mov	fp, r0
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	f000 818f 	beq.w	8012f24 <_dtoa_r+0xb94>
 8012c06:	4639      	mov	r1, r7
 8012c08:	2300      	movs	r3, #0
 8012c0a:	220a      	movs	r2, #10
 8012c0c:	4620      	mov	r0, r4
 8012c0e:	f000 fa1d 	bl	801304c <__multadd>
 8012c12:	f1b9 0f00 	cmp.w	r9, #0
 8012c16:	4607      	mov	r7, r0
 8012c18:	f300 808e 	bgt.w	8012d38 <_dtoa_r+0x9a8>
 8012c1c:	9b05      	ldr	r3, [sp, #20]
 8012c1e:	2b02      	cmp	r3, #2
 8012c20:	dc50      	bgt.n	8012cc4 <_dtoa_r+0x934>
 8012c22:	e089      	b.n	8012d38 <_dtoa_r+0x9a8>
 8012c24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012c26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012c2a:	e75d      	b.n	8012ae8 <_dtoa_r+0x758>
 8012c2c:	9b01      	ldr	r3, [sp, #4]
 8012c2e:	1e5e      	subs	r6, r3, #1
 8012c30:	9b06      	ldr	r3, [sp, #24]
 8012c32:	42b3      	cmp	r3, r6
 8012c34:	bfbf      	itttt	lt
 8012c36:	9b06      	ldrlt	r3, [sp, #24]
 8012c38:	9606      	strlt	r6, [sp, #24]
 8012c3a:	1af2      	sublt	r2, r6, r3
 8012c3c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8012c3e:	bfb6      	itet	lt
 8012c40:	189b      	addlt	r3, r3, r2
 8012c42:	1b9e      	subge	r6, r3, r6
 8012c44:	930d      	strlt	r3, [sp, #52]	; 0x34
 8012c46:	9b01      	ldr	r3, [sp, #4]
 8012c48:	bfb8      	it	lt
 8012c4a:	2600      	movlt	r6, #0
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	bfb5      	itete	lt
 8012c50:	eba8 0503 	sublt.w	r5, r8, r3
 8012c54:	9b01      	ldrge	r3, [sp, #4]
 8012c56:	2300      	movlt	r3, #0
 8012c58:	4645      	movge	r5, r8
 8012c5a:	e747      	b.n	8012aec <_dtoa_r+0x75c>
 8012c5c:	9e06      	ldr	r6, [sp, #24]
 8012c5e:	9f08      	ldr	r7, [sp, #32]
 8012c60:	4645      	mov	r5, r8
 8012c62:	e74c      	b.n	8012afe <_dtoa_r+0x76e>
 8012c64:	9a06      	ldr	r2, [sp, #24]
 8012c66:	e775      	b.n	8012b54 <_dtoa_r+0x7c4>
 8012c68:	9b05      	ldr	r3, [sp, #20]
 8012c6a:	2b01      	cmp	r3, #1
 8012c6c:	dc18      	bgt.n	8012ca0 <_dtoa_r+0x910>
 8012c6e:	9b02      	ldr	r3, [sp, #8]
 8012c70:	b9b3      	cbnz	r3, 8012ca0 <_dtoa_r+0x910>
 8012c72:	9b03      	ldr	r3, [sp, #12]
 8012c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c78:	b9a3      	cbnz	r3, 8012ca4 <_dtoa_r+0x914>
 8012c7a:	9b03      	ldr	r3, [sp, #12]
 8012c7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012c80:	0d1b      	lsrs	r3, r3, #20
 8012c82:	051b      	lsls	r3, r3, #20
 8012c84:	b12b      	cbz	r3, 8012c92 <_dtoa_r+0x902>
 8012c86:	9b04      	ldr	r3, [sp, #16]
 8012c88:	3301      	adds	r3, #1
 8012c8a:	9304      	str	r3, [sp, #16]
 8012c8c:	f108 0801 	add.w	r8, r8, #1
 8012c90:	2301      	movs	r3, #1
 8012c92:	9306      	str	r3, [sp, #24]
 8012c94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	f47f af74 	bne.w	8012b84 <_dtoa_r+0x7f4>
 8012c9c:	2001      	movs	r0, #1
 8012c9e:	e779      	b.n	8012b94 <_dtoa_r+0x804>
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	e7f6      	b.n	8012c92 <_dtoa_r+0x902>
 8012ca4:	9b02      	ldr	r3, [sp, #8]
 8012ca6:	e7f4      	b.n	8012c92 <_dtoa_r+0x902>
 8012ca8:	d085      	beq.n	8012bb6 <_dtoa_r+0x826>
 8012caa:	4618      	mov	r0, r3
 8012cac:	301c      	adds	r0, #28
 8012cae:	e77d      	b.n	8012bac <_dtoa_r+0x81c>
 8012cb0:	40240000 	.word	0x40240000
 8012cb4:	9b01      	ldr	r3, [sp, #4]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	dc38      	bgt.n	8012d2c <_dtoa_r+0x99c>
 8012cba:	9b05      	ldr	r3, [sp, #20]
 8012cbc:	2b02      	cmp	r3, #2
 8012cbe:	dd35      	ble.n	8012d2c <_dtoa_r+0x99c>
 8012cc0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012cc4:	f1b9 0f00 	cmp.w	r9, #0
 8012cc8:	d10d      	bne.n	8012ce6 <_dtoa_r+0x956>
 8012cca:	4631      	mov	r1, r6
 8012ccc:	464b      	mov	r3, r9
 8012cce:	2205      	movs	r2, #5
 8012cd0:	4620      	mov	r0, r4
 8012cd2:	f000 f9bb 	bl	801304c <__multadd>
 8012cd6:	4601      	mov	r1, r0
 8012cd8:	4606      	mov	r6, r0
 8012cda:	4658      	mov	r0, fp
 8012cdc:	f000 fbd2 	bl	8013484 <__mcmp>
 8012ce0:	2800      	cmp	r0, #0
 8012ce2:	f73f adbd 	bgt.w	8012860 <_dtoa_r+0x4d0>
 8012ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ce8:	9d00      	ldr	r5, [sp, #0]
 8012cea:	ea6f 0a03 	mvn.w	sl, r3
 8012cee:	f04f 0800 	mov.w	r8, #0
 8012cf2:	4631      	mov	r1, r6
 8012cf4:	4620      	mov	r0, r4
 8012cf6:	f000 f987 	bl	8013008 <_Bfree>
 8012cfa:	2f00      	cmp	r7, #0
 8012cfc:	f43f aeb4 	beq.w	8012a68 <_dtoa_r+0x6d8>
 8012d00:	f1b8 0f00 	cmp.w	r8, #0
 8012d04:	d005      	beq.n	8012d12 <_dtoa_r+0x982>
 8012d06:	45b8      	cmp	r8, r7
 8012d08:	d003      	beq.n	8012d12 <_dtoa_r+0x982>
 8012d0a:	4641      	mov	r1, r8
 8012d0c:	4620      	mov	r0, r4
 8012d0e:	f000 f97b 	bl	8013008 <_Bfree>
 8012d12:	4639      	mov	r1, r7
 8012d14:	4620      	mov	r0, r4
 8012d16:	f000 f977 	bl	8013008 <_Bfree>
 8012d1a:	e6a5      	b.n	8012a68 <_dtoa_r+0x6d8>
 8012d1c:	2600      	movs	r6, #0
 8012d1e:	4637      	mov	r7, r6
 8012d20:	e7e1      	b.n	8012ce6 <_dtoa_r+0x956>
 8012d22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012d24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012d28:	4637      	mov	r7, r6
 8012d2a:	e599      	b.n	8012860 <_dtoa_r+0x4d0>
 8012d2c:	9b08      	ldr	r3, [sp, #32]
 8012d2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	f000 80fd 	beq.w	8012f32 <_dtoa_r+0xba2>
 8012d38:	2d00      	cmp	r5, #0
 8012d3a:	dd05      	ble.n	8012d48 <_dtoa_r+0x9b8>
 8012d3c:	4639      	mov	r1, r7
 8012d3e:	462a      	mov	r2, r5
 8012d40:	4620      	mov	r0, r4
 8012d42:	f000 fb33 	bl	80133ac <__lshift>
 8012d46:	4607      	mov	r7, r0
 8012d48:	9b06      	ldr	r3, [sp, #24]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d05c      	beq.n	8012e08 <_dtoa_r+0xa78>
 8012d4e:	6879      	ldr	r1, [r7, #4]
 8012d50:	4620      	mov	r0, r4
 8012d52:	f000 f919 	bl	8012f88 <_Balloc>
 8012d56:	4605      	mov	r5, r0
 8012d58:	b928      	cbnz	r0, 8012d66 <_dtoa_r+0x9d6>
 8012d5a:	4b80      	ldr	r3, [pc, #512]	; (8012f5c <_dtoa_r+0xbcc>)
 8012d5c:	4602      	mov	r2, r0
 8012d5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012d62:	f7ff bb2e 	b.w	80123c2 <_dtoa_r+0x32>
 8012d66:	693a      	ldr	r2, [r7, #16]
 8012d68:	3202      	adds	r2, #2
 8012d6a:	0092      	lsls	r2, r2, #2
 8012d6c:	f107 010c 	add.w	r1, r7, #12
 8012d70:	300c      	adds	r0, #12
 8012d72:	f7fe fd0b 	bl	801178c <memcpy>
 8012d76:	2201      	movs	r2, #1
 8012d78:	4629      	mov	r1, r5
 8012d7a:	4620      	mov	r0, r4
 8012d7c:	f000 fb16 	bl	80133ac <__lshift>
 8012d80:	9b00      	ldr	r3, [sp, #0]
 8012d82:	3301      	adds	r3, #1
 8012d84:	9301      	str	r3, [sp, #4]
 8012d86:	9b00      	ldr	r3, [sp, #0]
 8012d88:	444b      	add	r3, r9
 8012d8a:	9307      	str	r3, [sp, #28]
 8012d8c:	9b02      	ldr	r3, [sp, #8]
 8012d8e:	f003 0301 	and.w	r3, r3, #1
 8012d92:	46b8      	mov	r8, r7
 8012d94:	9306      	str	r3, [sp, #24]
 8012d96:	4607      	mov	r7, r0
 8012d98:	9b01      	ldr	r3, [sp, #4]
 8012d9a:	4631      	mov	r1, r6
 8012d9c:	3b01      	subs	r3, #1
 8012d9e:	4658      	mov	r0, fp
 8012da0:	9302      	str	r3, [sp, #8]
 8012da2:	f7ff fa67 	bl	8012274 <quorem>
 8012da6:	4603      	mov	r3, r0
 8012da8:	3330      	adds	r3, #48	; 0x30
 8012daa:	9004      	str	r0, [sp, #16]
 8012dac:	4641      	mov	r1, r8
 8012dae:	4658      	mov	r0, fp
 8012db0:	9308      	str	r3, [sp, #32]
 8012db2:	f000 fb67 	bl	8013484 <__mcmp>
 8012db6:	463a      	mov	r2, r7
 8012db8:	4681      	mov	r9, r0
 8012dba:	4631      	mov	r1, r6
 8012dbc:	4620      	mov	r0, r4
 8012dbe:	f000 fb7d 	bl	80134bc <__mdiff>
 8012dc2:	68c2      	ldr	r2, [r0, #12]
 8012dc4:	9b08      	ldr	r3, [sp, #32]
 8012dc6:	4605      	mov	r5, r0
 8012dc8:	bb02      	cbnz	r2, 8012e0c <_dtoa_r+0xa7c>
 8012dca:	4601      	mov	r1, r0
 8012dcc:	4658      	mov	r0, fp
 8012dce:	f000 fb59 	bl	8013484 <__mcmp>
 8012dd2:	9b08      	ldr	r3, [sp, #32]
 8012dd4:	4602      	mov	r2, r0
 8012dd6:	4629      	mov	r1, r5
 8012dd8:	4620      	mov	r0, r4
 8012dda:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8012dde:	f000 f913 	bl	8013008 <_Bfree>
 8012de2:	9b05      	ldr	r3, [sp, #20]
 8012de4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012de6:	9d01      	ldr	r5, [sp, #4]
 8012de8:	ea43 0102 	orr.w	r1, r3, r2
 8012dec:	9b06      	ldr	r3, [sp, #24]
 8012dee:	430b      	orrs	r3, r1
 8012df0:	9b08      	ldr	r3, [sp, #32]
 8012df2:	d10d      	bne.n	8012e10 <_dtoa_r+0xa80>
 8012df4:	2b39      	cmp	r3, #57	; 0x39
 8012df6:	d029      	beq.n	8012e4c <_dtoa_r+0xabc>
 8012df8:	f1b9 0f00 	cmp.w	r9, #0
 8012dfc:	dd01      	ble.n	8012e02 <_dtoa_r+0xa72>
 8012dfe:	9b04      	ldr	r3, [sp, #16]
 8012e00:	3331      	adds	r3, #49	; 0x31
 8012e02:	9a02      	ldr	r2, [sp, #8]
 8012e04:	7013      	strb	r3, [r2, #0]
 8012e06:	e774      	b.n	8012cf2 <_dtoa_r+0x962>
 8012e08:	4638      	mov	r0, r7
 8012e0a:	e7b9      	b.n	8012d80 <_dtoa_r+0x9f0>
 8012e0c:	2201      	movs	r2, #1
 8012e0e:	e7e2      	b.n	8012dd6 <_dtoa_r+0xa46>
 8012e10:	f1b9 0f00 	cmp.w	r9, #0
 8012e14:	db06      	blt.n	8012e24 <_dtoa_r+0xa94>
 8012e16:	9905      	ldr	r1, [sp, #20]
 8012e18:	ea41 0909 	orr.w	r9, r1, r9
 8012e1c:	9906      	ldr	r1, [sp, #24]
 8012e1e:	ea59 0101 	orrs.w	r1, r9, r1
 8012e22:	d120      	bne.n	8012e66 <_dtoa_r+0xad6>
 8012e24:	2a00      	cmp	r2, #0
 8012e26:	ddec      	ble.n	8012e02 <_dtoa_r+0xa72>
 8012e28:	4659      	mov	r1, fp
 8012e2a:	2201      	movs	r2, #1
 8012e2c:	4620      	mov	r0, r4
 8012e2e:	9301      	str	r3, [sp, #4]
 8012e30:	f000 fabc 	bl	80133ac <__lshift>
 8012e34:	4631      	mov	r1, r6
 8012e36:	4683      	mov	fp, r0
 8012e38:	f000 fb24 	bl	8013484 <__mcmp>
 8012e3c:	2800      	cmp	r0, #0
 8012e3e:	9b01      	ldr	r3, [sp, #4]
 8012e40:	dc02      	bgt.n	8012e48 <_dtoa_r+0xab8>
 8012e42:	d1de      	bne.n	8012e02 <_dtoa_r+0xa72>
 8012e44:	07da      	lsls	r2, r3, #31
 8012e46:	d5dc      	bpl.n	8012e02 <_dtoa_r+0xa72>
 8012e48:	2b39      	cmp	r3, #57	; 0x39
 8012e4a:	d1d8      	bne.n	8012dfe <_dtoa_r+0xa6e>
 8012e4c:	9a02      	ldr	r2, [sp, #8]
 8012e4e:	2339      	movs	r3, #57	; 0x39
 8012e50:	7013      	strb	r3, [r2, #0]
 8012e52:	462b      	mov	r3, r5
 8012e54:	461d      	mov	r5, r3
 8012e56:	3b01      	subs	r3, #1
 8012e58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012e5c:	2a39      	cmp	r2, #57	; 0x39
 8012e5e:	d050      	beq.n	8012f02 <_dtoa_r+0xb72>
 8012e60:	3201      	adds	r2, #1
 8012e62:	701a      	strb	r2, [r3, #0]
 8012e64:	e745      	b.n	8012cf2 <_dtoa_r+0x962>
 8012e66:	2a00      	cmp	r2, #0
 8012e68:	dd03      	ble.n	8012e72 <_dtoa_r+0xae2>
 8012e6a:	2b39      	cmp	r3, #57	; 0x39
 8012e6c:	d0ee      	beq.n	8012e4c <_dtoa_r+0xabc>
 8012e6e:	3301      	adds	r3, #1
 8012e70:	e7c7      	b.n	8012e02 <_dtoa_r+0xa72>
 8012e72:	9a01      	ldr	r2, [sp, #4]
 8012e74:	9907      	ldr	r1, [sp, #28]
 8012e76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012e7a:	428a      	cmp	r2, r1
 8012e7c:	d02a      	beq.n	8012ed4 <_dtoa_r+0xb44>
 8012e7e:	4659      	mov	r1, fp
 8012e80:	2300      	movs	r3, #0
 8012e82:	220a      	movs	r2, #10
 8012e84:	4620      	mov	r0, r4
 8012e86:	f000 f8e1 	bl	801304c <__multadd>
 8012e8a:	45b8      	cmp	r8, r7
 8012e8c:	4683      	mov	fp, r0
 8012e8e:	f04f 0300 	mov.w	r3, #0
 8012e92:	f04f 020a 	mov.w	r2, #10
 8012e96:	4641      	mov	r1, r8
 8012e98:	4620      	mov	r0, r4
 8012e9a:	d107      	bne.n	8012eac <_dtoa_r+0xb1c>
 8012e9c:	f000 f8d6 	bl	801304c <__multadd>
 8012ea0:	4680      	mov	r8, r0
 8012ea2:	4607      	mov	r7, r0
 8012ea4:	9b01      	ldr	r3, [sp, #4]
 8012ea6:	3301      	adds	r3, #1
 8012ea8:	9301      	str	r3, [sp, #4]
 8012eaa:	e775      	b.n	8012d98 <_dtoa_r+0xa08>
 8012eac:	f000 f8ce 	bl	801304c <__multadd>
 8012eb0:	4639      	mov	r1, r7
 8012eb2:	4680      	mov	r8, r0
 8012eb4:	2300      	movs	r3, #0
 8012eb6:	220a      	movs	r2, #10
 8012eb8:	4620      	mov	r0, r4
 8012eba:	f000 f8c7 	bl	801304c <__multadd>
 8012ebe:	4607      	mov	r7, r0
 8012ec0:	e7f0      	b.n	8012ea4 <_dtoa_r+0xb14>
 8012ec2:	f1b9 0f00 	cmp.w	r9, #0
 8012ec6:	9a00      	ldr	r2, [sp, #0]
 8012ec8:	bfcc      	ite	gt
 8012eca:	464d      	movgt	r5, r9
 8012ecc:	2501      	movle	r5, #1
 8012ece:	4415      	add	r5, r2
 8012ed0:	f04f 0800 	mov.w	r8, #0
 8012ed4:	4659      	mov	r1, fp
 8012ed6:	2201      	movs	r2, #1
 8012ed8:	4620      	mov	r0, r4
 8012eda:	9301      	str	r3, [sp, #4]
 8012edc:	f000 fa66 	bl	80133ac <__lshift>
 8012ee0:	4631      	mov	r1, r6
 8012ee2:	4683      	mov	fp, r0
 8012ee4:	f000 face 	bl	8013484 <__mcmp>
 8012ee8:	2800      	cmp	r0, #0
 8012eea:	dcb2      	bgt.n	8012e52 <_dtoa_r+0xac2>
 8012eec:	d102      	bne.n	8012ef4 <_dtoa_r+0xb64>
 8012eee:	9b01      	ldr	r3, [sp, #4]
 8012ef0:	07db      	lsls	r3, r3, #31
 8012ef2:	d4ae      	bmi.n	8012e52 <_dtoa_r+0xac2>
 8012ef4:	462b      	mov	r3, r5
 8012ef6:	461d      	mov	r5, r3
 8012ef8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012efc:	2a30      	cmp	r2, #48	; 0x30
 8012efe:	d0fa      	beq.n	8012ef6 <_dtoa_r+0xb66>
 8012f00:	e6f7      	b.n	8012cf2 <_dtoa_r+0x962>
 8012f02:	9a00      	ldr	r2, [sp, #0]
 8012f04:	429a      	cmp	r2, r3
 8012f06:	d1a5      	bne.n	8012e54 <_dtoa_r+0xac4>
 8012f08:	f10a 0a01 	add.w	sl, sl, #1
 8012f0c:	2331      	movs	r3, #49	; 0x31
 8012f0e:	e779      	b.n	8012e04 <_dtoa_r+0xa74>
 8012f10:	4b13      	ldr	r3, [pc, #76]	; (8012f60 <_dtoa_r+0xbd0>)
 8012f12:	f7ff baaf 	b.w	8012474 <_dtoa_r+0xe4>
 8012f16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	f47f aa86 	bne.w	801242a <_dtoa_r+0x9a>
 8012f1e:	4b11      	ldr	r3, [pc, #68]	; (8012f64 <_dtoa_r+0xbd4>)
 8012f20:	f7ff baa8 	b.w	8012474 <_dtoa_r+0xe4>
 8012f24:	f1b9 0f00 	cmp.w	r9, #0
 8012f28:	dc03      	bgt.n	8012f32 <_dtoa_r+0xba2>
 8012f2a:	9b05      	ldr	r3, [sp, #20]
 8012f2c:	2b02      	cmp	r3, #2
 8012f2e:	f73f aec9 	bgt.w	8012cc4 <_dtoa_r+0x934>
 8012f32:	9d00      	ldr	r5, [sp, #0]
 8012f34:	4631      	mov	r1, r6
 8012f36:	4658      	mov	r0, fp
 8012f38:	f7ff f99c 	bl	8012274 <quorem>
 8012f3c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012f40:	f805 3b01 	strb.w	r3, [r5], #1
 8012f44:	9a00      	ldr	r2, [sp, #0]
 8012f46:	1aaa      	subs	r2, r5, r2
 8012f48:	4591      	cmp	r9, r2
 8012f4a:	ddba      	ble.n	8012ec2 <_dtoa_r+0xb32>
 8012f4c:	4659      	mov	r1, fp
 8012f4e:	2300      	movs	r3, #0
 8012f50:	220a      	movs	r2, #10
 8012f52:	4620      	mov	r0, r4
 8012f54:	f000 f87a 	bl	801304c <__multadd>
 8012f58:	4683      	mov	fp, r0
 8012f5a:	e7eb      	b.n	8012f34 <_dtoa_r+0xba4>
 8012f5c:	08014aeb 	.word	0x08014aeb
 8012f60:	08014a44 	.word	0x08014a44
 8012f64:	08014a68 	.word	0x08014a68

08012f68 <_localeconv_r>:
 8012f68:	4800      	ldr	r0, [pc, #0]	; (8012f6c <_localeconv_r+0x4>)
 8012f6a:	4770      	bx	lr
 8012f6c:	200003e4 	.word	0x200003e4

08012f70 <__malloc_lock>:
 8012f70:	4801      	ldr	r0, [pc, #4]	; (8012f78 <__malloc_lock+0x8>)
 8012f72:	f000 bd22 	b.w	80139ba <__retarget_lock_acquire_recursive>
 8012f76:	bf00      	nop
 8012f78:	2000123c 	.word	0x2000123c

08012f7c <__malloc_unlock>:
 8012f7c:	4801      	ldr	r0, [pc, #4]	; (8012f84 <__malloc_unlock+0x8>)
 8012f7e:	f000 bd1d 	b.w	80139bc <__retarget_lock_release_recursive>
 8012f82:	bf00      	nop
 8012f84:	2000123c 	.word	0x2000123c

08012f88 <_Balloc>:
 8012f88:	b570      	push	{r4, r5, r6, lr}
 8012f8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012f8c:	4604      	mov	r4, r0
 8012f8e:	460d      	mov	r5, r1
 8012f90:	b976      	cbnz	r6, 8012fb0 <_Balloc+0x28>
 8012f92:	2010      	movs	r0, #16
 8012f94:	f7fe fbf2 	bl	801177c <malloc>
 8012f98:	4602      	mov	r2, r0
 8012f9a:	6260      	str	r0, [r4, #36]	; 0x24
 8012f9c:	b920      	cbnz	r0, 8012fa8 <_Balloc+0x20>
 8012f9e:	4b18      	ldr	r3, [pc, #96]	; (8013000 <_Balloc+0x78>)
 8012fa0:	4818      	ldr	r0, [pc, #96]	; (8013004 <_Balloc+0x7c>)
 8012fa2:	2166      	movs	r1, #102	; 0x66
 8012fa4:	f000 fcd8 	bl	8013958 <__assert_func>
 8012fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012fac:	6006      	str	r6, [r0, #0]
 8012fae:	60c6      	str	r6, [r0, #12]
 8012fb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012fb2:	68f3      	ldr	r3, [r6, #12]
 8012fb4:	b183      	cbz	r3, 8012fd8 <_Balloc+0x50>
 8012fb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012fb8:	68db      	ldr	r3, [r3, #12]
 8012fba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012fbe:	b9b8      	cbnz	r0, 8012ff0 <_Balloc+0x68>
 8012fc0:	2101      	movs	r1, #1
 8012fc2:	fa01 f605 	lsl.w	r6, r1, r5
 8012fc6:	1d72      	adds	r2, r6, #5
 8012fc8:	0092      	lsls	r2, r2, #2
 8012fca:	4620      	mov	r0, r4
 8012fcc:	f000 fb5a 	bl	8013684 <_calloc_r>
 8012fd0:	b160      	cbz	r0, 8012fec <_Balloc+0x64>
 8012fd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012fd6:	e00e      	b.n	8012ff6 <_Balloc+0x6e>
 8012fd8:	2221      	movs	r2, #33	; 0x21
 8012fda:	2104      	movs	r1, #4
 8012fdc:	4620      	mov	r0, r4
 8012fde:	f000 fb51 	bl	8013684 <_calloc_r>
 8012fe2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012fe4:	60f0      	str	r0, [r6, #12]
 8012fe6:	68db      	ldr	r3, [r3, #12]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d1e4      	bne.n	8012fb6 <_Balloc+0x2e>
 8012fec:	2000      	movs	r0, #0
 8012fee:	bd70      	pop	{r4, r5, r6, pc}
 8012ff0:	6802      	ldr	r2, [r0, #0]
 8012ff2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012ffc:	e7f7      	b.n	8012fee <_Balloc+0x66>
 8012ffe:	bf00      	nop
 8013000:	08014a75 	.word	0x08014a75
 8013004:	08014afc 	.word	0x08014afc

08013008 <_Bfree>:
 8013008:	b570      	push	{r4, r5, r6, lr}
 801300a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801300c:	4605      	mov	r5, r0
 801300e:	460c      	mov	r4, r1
 8013010:	b976      	cbnz	r6, 8013030 <_Bfree+0x28>
 8013012:	2010      	movs	r0, #16
 8013014:	f7fe fbb2 	bl	801177c <malloc>
 8013018:	4602      	mov	r2, r0
 801301a:	6268      	str	r0, [r5, #36]	; 0x24
 801301c:	b920      	cbnz	r0, 8013028 <_Bfree+0x20>
 801301e:	4b09      	ldr	r3, [pc, #36]	; (8013044 <_Bfree+0x3c>)
 8013020:	4809      	ldr	r0, [pc, #36]	; (8013048 <_Bfree+0x40>)
 8013022:	218a      	movs	r1, #138	; 0x8a
 8013024:	f000 fc98 	bl	8013958 <__assert_func>
 8013028:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801302c:	6006      	str	r6, [r0, #0]
 801302e:	60c6      	str	r6, [r0, #12]
 8013030:	b13c      	cbz	r4, 8013042 <_Bfree+0x3a>
 8013032:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013034:	6862      	ldr	r2, [r4, #4]
 8013036:	68db      	ldr	r3, [r3, #12]
 8013038:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801303c:	6021      	str	r1, [r4, #0]
 801303e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013042:	bd70      	pop	{r4, r5, r6, pc}
 8013044:	08014a75 	.word	0x08014a75
 8013048:	08014afc 	.word	0x08014afc

0801304c <__multadd>:
 801304c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013050:	690e      	ldr	r6, [r1, #16]
 8013052:	4607      	mov	r7, r0
 8013054:	4698      	mov	r8, r3
 8013056:	460c      	mov	r4, r1
 8013058:	f101 0014 	add.w	r0, r1, #20
 801305c:	2300      	movs	r3, #0
 801305e:	6805      	ldr	r5, [r0, #0]
 8013060:	b2a9      	uxth	r1, r5
 8013062:	fb02 8101 	mla	r1, r2, r1, r8
 8013066:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801306a:	0c2d      	lsrs	r5, r5, #16
 801306c:	fb02 c505 	mla	r5, r2, r5, ip
 8013070:	b289      	uxth	r1, r1
 8013072:	3301      	adds	r3, #1
 8013074:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013078:	429e      	cmp	r6, r3
 801307a:	f840 1b04 	str.w	r1, [r0], #4
 801307e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013082:	dcec      	bgt.n	801305e <__multadd+0x12>
 8013084:	f1b8 0f00 	cmp.w	r8, #0
 8013088:	d022      	beq.n	80130d0 <__multadd+0x84>
 801308a:	68a3      	ldr	r3, [r4, #8]
 801308c:	42b3      	cmp	r3, r6
 801308e:	dc19      	bgt.n	80130c4 <__multadd+0x78>
 8013090:	6861      	ldr	r1, [r4, #4]
 8013092:	4638      	mov	r0, r7
 8013094:	3101      	adds	r1, #1
 8013096:	f7ff ff77 	bl	8012f88 <_Balloc>
 801309a:	4605      	mov	r5, r0
 801309c:	b928      	cbnz	r0, 80130aa <__multadd+0x5e>
 801309e:	4602      	mov	r2, r0
 80130a0:	4b0d      	ldr	r3, [pc, #52]	; (80130d8 <__multadd+0x8c>)
 80130a2:	480e      	ldr	r0, [pc, #56]	; (80130dc <__multadd+0x90>)
 80130a4:	21b5      	movs	r1, #181	; 0xb5
 80130a6:	f000 fc57 	bl	8013958 <__assert_func>
 80130aa:	6922      	ldr	r2, [r4, #16]
 80130ac:	3202      	adds	r2, #2
 80130ae:	f104 010c 	add.w	r1, r4, #12
 80130b2:	0092      	lsls	r2, r2, #2
 80130b4:	300c      	adds	r0, #12
 80130b6:	f7fe fb69 	bl	801178c <memcpy>
 80130ba:	4621      	mov	r1, r4
 80130bc:	4638      	mov	r0, r7
 80130be:	f7ff ffa3 	bl	8013008 <_Bfree>
 80130c2:	462c      	mov	r4, r5
 80130c4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80130c8:	3601      	adds	r6, #1
 80130ca:	f8c3 8014 	str.w	r8, [r3, #20]
 80130ce:	6126      	str	r6, [r4, #16]
 80130d0:	4620      	mov	r0, r4
 80130d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130d6:	bf00      	nop
 80130d8:	08014aeb 	.word	0x08014aeb
 80130dc:	08014afc 	.word	0x08014afc

080130e0 <__hi0bits>:
 80130e0:	0c03      	lsrs	r3, r0, #16
 80130e2:	041b      	lsls	r3, r3, #16
 80130e4:	b9d3      	cbnz	r3, 801311c <__hi0bits+0x3c>
 80130e6:	0400      	lsls	r0, r0, #16
 80130e8:	2310      	movs	r3, #16
 80130ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80130ee:	bf04      	itt	eq
 80130f0:	0200      	lsleq	r0, r0, #8
 80130f2:	3308      	addeq	r3, #8
 80130f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80130f8:	bf04      	itt	eq
 80130fa:	0100      	lsleq	r0, r0, #4
 80130fc:	3304      	addeq	r3, #4
 80130fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013102:	bf04      	itt	eq
 8013104:	0080      	lsleq	r0, r0, #2
 8013106:	3302      	addeq	r3, #2
 8013108:	2800      	cmp	r0, #0
 801310a:	db05      	blt.n	8013118 <__hi0bits+0x38>
 801310c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013110:	f103 0301 	add.w	r3, r3, #1
 8013114:	bf08      	it	eq
 8013116:	2320      	moveq	r3, #32
 8013118:	4618      	mov	r0, r3
 801311a:	4770      	bx	lr
 801311c:	2300      	movs	r3, #0
 801311e:	e7e4      	b.n	80130ea <__hi0bits+0xa>

08013120 <__lo0bits>:
 8013120:	6803      	ldr	r3, [r0, #0]
 8013122:	f013 0207 	ands.w	r2, r3, #7
 8013126:	4601      	mov	r1, r0
 8013128:	d00b      	beq.n	8013142 <__lo0bits+0x22>
 801312a:	07da      	lsls	r2, r3, #31
 801312c:	d424      	bmi.n	8013178 <__lo0bits+0x58>
 801312e:	0798      	lsls	r0, r3, #30
 8013130:	bf49      	itett	mi
 8013132:	085b      	lsrmi	r3, r3, #1
 8013134:	089b      	lsrpl	r3, r3, #2
 8013136:	2001      	movmi	r0, #1
 8013138:	600b      	strmi	r3, [r1, #0]
 801313a:	bf5c      	itt	pl
 801313c:	600b      	strpl	r3, [r1, #0]
 801313e:	2002      	movpl	r0, #2
 8013140:	4770      	bx	lr
 8013142:	b298      	uxth	r0, r3
 8013144:	b9b0      	cbnz	r0, 8013174 <__lo0bits+0x54>
 8013146:	0c1b      	lsrs	r3, r3, #16
 8013148:	2010      	movs	r0, #16
 801314a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801314e:	bf04      	itt	eq
 8013150:	0a1b      	lsreq	r3, r3, #8
 8013152:	3008      	addeq	r0, #8
 8013154:	071a      	lsls	r2, r3, #28
 8013156:	bf04      	itt	eq
 8013158:	091b      	lsreq	r3, r3, #4
 801315a:	3004      	addeq	r0, #4
 801315c:	079a      	lsls	r2, r3, #30
 801315e:	bf04      	itt	eq
 8013160:	089b      	lsreq	r3, r3, #2
 8013162:	3002      	addeq	r0, #2
 8013164:	07da      	lsls	r2, r3, #31
 8013166:	d403      	bmi.n	8013170 <__lo0bits+0x50>
 8013168:	085b      	lsrs	r3, r3, #1
 801316a:	f100 0001 	add.w	r0, r0, #1
 801316e:	d005      	beq.n	801317c <__lo0bits+0x5c>
 8013170:	600b      	str	r3, [r1, #0]
 8013172:	4770      	bx	lr
 8013174:	4610      	mov	r0, r2
 8013176:	e7e8      	b.n	801314a <__lo0bits+0x2a>
 8013178:	2000      	movs	r0, #0
 801317a:	4770      	bx	lr
 801317c:	2020      	movs	r0, #32
 801317e:	4770      	bx	lr

08013180 <__i2b>:
 8013180:	b510      	push	{r4, lr}
 8013182:	460c      	mov	r4, r1
 8013184:	2101      	movs	r1, #1
 8013186:	f7ff feff 	bl	8012f88 <_Balloc>
 801318a:	4602      	mov	r2, r0
 801318c:	b928      	cbnz	r0, 801319a <__i2b+0x1a>
 801318e:	4b05      	ldr	r3, [pc, #20]	; (80131a4 <__i2b+0x24>)
 8013190:	4805      	ldr	r0, [pc, #20]	; (80131a8 <__i2b+0x28>)
 8013192:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013196:	f000 fbdf 	bl	8013958 <__assert_func>
 801319a:	2301      	movs	r3, #1
 801319c:	6144      	str	r4, [r0, #20]
 801319e:	6103      	str	r3, [r0, #16]
 80131a0:	bd10      	pop	{r4, pc}
 80131a2:	bf00      	nop
 80131a4:	08014aeb 	.word	0x08014aeb
 80131a8:	08014afc 	.word	0x08014afc

080131ac <__multiply>:
 80131ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131b0:	4614      	mov	r4, r2
 80131b2:	690a      	ldr	r2, [r1, #16]
 80131b4:	6923      	ldr	r3, [r4, #16]
 80131b6:	429a      	cmp	r2, r3
 80131b8:	bfb8      	it	lt
 80131ba:	460b      	movlt	r3, r1
 80131bc:	460d      	mov	r5, r1
 80131be:	bfbc      	itt	lt
 80131c0:	4625      	movlt	r5, r4
 80131c2:	461c      	movlt	r4, r3
 80131c4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80131c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80131cc:	68ab      	ldr	r3, [r5, #8]
 80131ce:	6869      	ldr	r1, [r5, #4]
 80131d0:	eb0a 0709 	add.w	r7, sl, r9
 80131d4:	42bb      	cmp	r3, r7
 80131d6:	b085      	sub	sp, #20
 80131d8:	bfb8      	it	lt
 80131da:	3101      	addlt	r1, #1
 80131dc:	f7ff fed4 	bl	8012f88 <_Balloc>
 80131e0:	b930      	cbnz	r0, 80131f0 <__multiply+0x44>
 80131e2:	4602      	mov	r2, r0
 80131e4:	4b42      	ldr	r3, [pc, #264]	; (80132f0 <__multiply+0x144>)
 80131e6:	4843      	ldr	r0, [pc, #268]	; (80132f4 <__multiply+0x148>)
 80131e8:	f240 115d 	movw	r1, #349	; 0x15d
 80131ec:	f000 fbb4 	bl	8013958 <__assert_func>
 80131f0:	f100 0614 	add.w	r6, r0, #20
 80131f4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80131f8:	4633      	mov	r3, r6
 80131fa:	2200      	movs	r2, #0
 80131fc:	4543      	cmp	r3, r8
 80131fe:	d31e      	bcc.n	801323e <__multiply+0x92>
 8013200:	f105 0c14 	add.w	ip, r5, #20
 8013204:	f104 0314 	add.w	r3, r4, #20
 8013208:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801320c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8013210:	9202      	str	r2, [sp, #8]
 8013212:	ebac 0205 	sub.w	r2, ip, r5
 8013216:	3a15      	subs	r2, #21
 8013218:	f022 0203 	bic.w	r2, r2, #3
 801321c:	3204      	adds	r2, #4
 801321e:	f105 0115 	add.w	r1, r5, #21
 8013222:	458c      	cmp	ip, r1
 8013224:	bf38      	it	cc
 8013226:	2204      	movcc	r2, #4
 8013228:	9201      	str	r2, [sp, #4]
 801322a:	9a02      	ldr	r2, [sp, #8]
 801322c:	9303      	str	r3, [sp, #12]
 801322e:	429a      	cmp	r2, r3
 8013230:	d808      	bhi.n	8013244 <__multiply+0x98>
 8013232:	2f00      	cmp	r7, #0
 8013234:	dc55      	bgt.n	80132e2 <__multiply+0x136>
 8013236:	6107      	str	r7, [r0, #16]
 8013238:	b005      	add	sp, #20
 801323a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801323e:	f843 2b04 	str.w	r2, [r3], #4
 8013242:	e7db      	b.n	80131fc <__multiply+0x50>
 8013244:	f8b3 a000 	ldrh.w	sl, [r3]
 8013248:	f1ba 0f00 	cmp.w	sl, #0
 801324c:	d020      	beq.n	8013290 <__multiply+0xe4>
 801324e:	f105 0e14 	add.w	lr, r5, #20
 8013252:	46b1      	mov	r9, r6
 8013254:	2200      	movs	r2, #0
 8013256:	f85e 4b04 	ldr.w	r4, [lr], #4
 801325a:	f8d9 b000 	ldr.w	fp, [r9]
 801325e:	b2a1      	uxth	r1, r4
 8013260:	fa1f fb8b 	uxth.w	fp, fp
 8013264:	fb0a b101 	mla	r1, sl, r1, fp
 8013268:	4411      	add	r1, r2
 801326a:	f8d9 2000 	ldr.w	r2, [r9]
 801326e:	0c24      	lsrs	r4, r4, #16
 8013270:	0c12      	lsrs	r2, r2, #16
 8013272:	fb0a 2404 	mla	r4, sl, r4, r2
 8013276:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801327a:	b289      	uxth	r1, r1
 801327c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013280:	45f4      	cmp	ip, lr
 8013282:	f849 1b04 	str.w	r1, [r9], #4
 8013286:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801328a:	d8e4      	bhi.n	8013256 <__multiply+0xaa>
 801328c:	9901      	ldr	r1, [sp, #4]
 801328e:	5072      	str	r2, [r6, r1]
 8013290:	9a03      	ldr	r2, [sp, #12]
 8013292:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013296:	3304      	adds	r3, #4
 8013298:	f1b9 0f00 	cmp.w	r9, #0
 801329c:	d01f      	beq.n	80132de <__multiply+0x132>
 801329e:	6834      	ldr	r4, [r6, #0]
 80132a0:	f105 0114 	add.w	r1, r5, #20
 80132a4:	46b6      	mov	lr, r6
 80132a6:	f04f 0a00 	mov.w	sl, #0
 80132aa:	880a      	ldrh	r2, [r1, #0]
 80132ac:	f8be b002 	ldrh.w	fp, [lr, #2]
 80132b0:	fb09 b202 	mla	r2, r9, r2, fp
 80132b4:	4492      	add	sl, r2
 80132b6:	b2a4      	uxth	r4, r4
 80132b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80132bc:	f84e 4b04 	str.w	r4, [lr], #4
 80132c0:	f851 4b04 	ldr.w	r4, [r1], #4
 80132c4:	f8be 2000 	ldrh.w	r2, [lr]
 80132c8:	0c24      	lsrs	r4, r4, #16
 80132ca:	fb09 2404 	mla	r4, r9, r4, r2
 80132ce:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80132d2:	458c      	cmp	ip, r1
 80132d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80132d8:	d8e7      	bhi.n	80132aa <__multiply+0xfe>
 80132da:	9a01      	ldr	r2, [sp, #4]
 80132dc:	50b4      	str	r4, [r6, r2]
 80132de:	3604      	adds	r6, #4
 80132e0:	e7a3      	b.n	801322a <__multiply+0x7e>
 80132e2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d1a5      	bne.n	8013236 <__multiply+0x8a>
 80132ea:	3f01      	subs	r7, #1
 80132ec:	e7a1      	b.n	8013232 <__multiply+0x86>
 80132ee:	bf00      	nop
 80132f0:	08014aeb 	.word	0x08014aeb
 80132f4:	08014afc 	.word	0x08014afc

080132f8 <__pow5mult>:
 80132f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132fc:	4615      	mov	r5, r2
 80132fe:	f012 0203 	ands.w	r2, r2, #3
 8013302:	4606      	mov	r6, r0
 8013304:	460f      	mov	r7, r1
 8013306:	d007      	beq.n	8013318 <__pow5mult+0x20>
 8013308:	4c25      	ldr	r4, [pc, #148]	; (80133a0 <__pow5mult+0xa8>)
 801330a:	3a01      	subs	r2, #1
 801330c:	2300      	movs	r3, #0
 801330e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013312:	f7ff fe9b 	bl	801304c <__multadd>
 8013316:	4607      	mov	r7, r0
 8013318:	10ad      	asrs	r5, r5, #2
 801331a:	d03d      	beq.n	8013398 <__pow5mult+0xa0>
 801331c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801331e:	b97c      	cbnz	r4, 8013340 <__pow5mult+0x48>
 8013320:	2010      	movs	r0, #16
 8013322:	f7fe fa2b 	bl	801177c <malloc>
 8013326:	4602      	mov	r2, r0
 8013328:	6270      	str	r0, [r6, #36]	; 0x24
 801332a:	b928      	cbnz	r0, 8013338 <__pow5mult+0x40>
 801332c:	4b1d      	ldr	r3, [pc, #116]	; (80133a4 <__pow5mult+0xac>)
 801332e:	481e      	ldr	r0, [pc, #120]	; (80133a8 <__pow5mult+0xb0>)
 8013330:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013334:	f000 fb10 	bl	8013958 <__assert_func>
 8013338:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801333c:	6004      	str	r4, [r0, #0]
 801333e:	60c4      	str	r4, [r0, #12]
 8013340:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013344:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013348:	b94c      	cbnz	r4, 801335e <__pow5mult+0x66>
 801334a:	f240 2171 	movw	r1, #625	; 0x271
 801334e:	4630      	mov	r0, r6
 8013350:	f7ff ff16 	bl	8013180 <__i2b>
 8013354:	2300      	movs	r3, #0
 8013356:	f8c8 0008 	str.w	r0, [r8, #8]
 801335a:	4604      	mov	r4, r0
 801335c:	6003      	str	r3, [r0, #0]
 801335e:	f04f 0900 	mov.w	r9, #0
 8013362:	07eb      	lsls	r3, r5, #31
 8013364:	d50a      	bpl.n	801337c <__pow5mult+0x84>
 8013366:	4639      	mov	r1, r7
 8013368:	4622      	mov	r2, r4
 801336a:	4630      	mov	r0, r6
 801336c:	f7ff ff1e 	bl	80131ac <__multiply>
 8013370:	4639      	mov	r1, r7
 8013372:	4680      	mov	r8, r0
 8013374:	4630      	mov	r0, r6
 8013376:	f7ff fe47 	bl	8013008 <_Bfree>
 801337a:	4647      	mov	r7, r8
 801337c:	106d      	asrs	r5, r5, #1
 801337e:	d00b      	beq.n	8013398 <__pow5mult+0xa0>
 8013380:	6820      	ldr	r0, [r4, #0]
 8013382:	b938      	cbnz	r0, 8013394 <__pow5mult+0x9c>
 8013384:	4622      	mov	r2, r4
 8013386:	4621      	mov	r1, r4
 8013388:	4630      	mov	r0, r6
 801338a:	f7ff ff0f 	bl	80131ac <__multiply>
 801338e:	6020      	str	r0, [r4, #0]
 8013390:	f8c0 9000 	str.w	r9, [r0]
 8013394:	4604      	mov	r4, r0
 8013396:	e7e4      	b.n	8013362 <__pow5mult+0x6a>
 8013398:	4638      	mov	r0, r7
 801339a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801339e:	bf00      	nop
 80133a0:	08014c50 	.word	0x08014c50
 80133a4:	08014a75 	.word	0x08014a75
 80133a8:	08014afc 	.word	0x08014afc

080133ac <__lshift>:
 80133ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133b0:	460c      	mov	r4, r1
 80133b2:	6849      	ldr	r1, [r1, #4]
 80133b4:	6923      	ldr	r3, [r4, #16]
 80133b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133ba:	68a3      	ldr	r3, [r4, #8]
 80133bc:	4607      	mov	r7, r0
 80133be:	4691      	mov	r9, r2
 80133c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133c4:	f108 0601 	add.w	r6, r8, #1
 80133c8:	42b3      	cmp	r3, r6
 80133ca:	db0b      	blt.n	80133e4 <__lshift+0x38>
 80133cc:	4638      	mov	r0, r7
 80133ce:	f7ff fddb 	bl	8012f88 <_Balloc>
 80133d2:	4605      	mov	r5, r0
 80133d4:	b948      	cbnz	r0, 80133ea <__lshift+0x3e>
 80133d6:	4602      	mov	r2, r0
 80133d8:	4b28      	ldr	r3, [pc, #160]	; (801347c <__lshift+0xd0>)
 80133da:	4829      	ldr	r0, [pc, #164]	; (8013480 <__lshift+0xd4>)
 80133dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80133e0:	f000 faba 	bl	8013958 <__assert_func>
 80133e4:	3101      	adds	r1, #1
 80133e6:	005b      	lsls	r3, r3, #1
 80133e8:	e7ee      	b.n	80133c8 <__lshift+0x1c>
 80133ea:	2300      	movs	r3, #0
 80133ec:	f100 0114 	add.w	r1, r0, #20
 80133f0:	f100 0210 	add.w	r2, r0, #16
 80133f4:	4618      	mov	r0, r3
 80133f6:	4553      	cmp	r3, sl
 80133f8:	db33      	blt.n	8013462 <__lshift+0xb6>
 80133fa:	6920      	ldr	r0, [r4, #16]
 80133fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013400:	f104 0314 	add.w	r3, r4, #20
 8013404:	f019 091f 	ands.w	r9, r9, #31
 8013408:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801340c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013410:	d02b      	beq.n	801346a <__lshift+0xbe>
 8013412:	f1c9 0e20 	rsb	lr, r9, #32
 8013416:	468a      	mov	sl, r1
 8013418:	2200      	movs	r2, #0
 801341a:	6818      	ldr	r0, [r3, #0]
 801341c:	fa00 f009 	lsl.w	r0, r0, r9
 8013420:	4302      	orrs	r2, r0
 8013422:	f84a 2b04 	str.w	r2, [sl], #4
 8013426:	f853 2b04 	ldr.w	r2, [r3], #4
 801342a:	459c      	cmp	ip, r3
 801342c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013430:	d8f3      	bhi.n	801341a <__lshift+0x6e>
 8013432:	ebac 0304 	sub.w	r3, ip, r4
 8013436:	3b15      	subs	r3, #21
 8013438:	f023 0303 	bic.w	r3, r3, #3
 801343c:	3304      	adds	r3, #4
 801343e:	f104 0015 	add.w	r0, r4, #21
 8013442:	4584      	cmp	ip, r0
 8013444:	bf38      	it	cc
 8013446:	2304      	movcc	r3, #4
 8013448:	50ca      	str	r2, [r1, r3]
 801344a:	b10a      	cbz	r2, 8013450 <__lshift+0xa4>
 801344c:	f108 0602 	add.w	r6, r8, #2
 8013450:	3e01      	subs	r6, #1
 8013452:	4638      	mov	r0, r7
 8013454:	612e      	str	r6, [r5, #16]
 8013456:	4621      	mov	r1, r4
 8013458:	f7ff fdd6 	bl	8013008 <_Bfree>
 801345c:	4628      	mov	r0, r5
 801345e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013462:	f842 0f04 	str.w	r0, [r2, #4]!
 8013466:	3301      	adds	r3, #1
 8013468:	e7c5      	b.n	80133f6 <__lshift+0x4a>
 801346a:	3904      	subs	r1, #4
 801346c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013470:	f841 2f04 	str.w	r2, [r1, #4]!
 8013474:	459c      	cmp	ip, r3
 8013476:	d8f9      	bhi.n	801346c <__lshift+0xc0>
 8013478:	e7ea      	b.n	8013450 <__lshift+0xa4>
 801347a:	bf00      	nop
 801347c:	08014aeb 	.word	0x08014aeb
 8013480:	08014afc 	.word	0x08014afc

08013484 <__mcmp>:
 8013484:	b530      	push	{r4, r5, lr}
 8013486:	6902      	ldr	r2, [r0, #16]
 8013488:	690c      	ldr	r4, [r1, #16]
 801348a:	1b12      	subs	r2, r2, r4
 801348c:	d10e      	bne.n	80134ac <__mcmp+0x28>
 801348e:	f100 0314 	add.w	r3, r0, #20
 8013492:	3114      	adds	r1, #20
 8013494:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013498:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801349c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80134a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80134a4:	42a5      	cmp	r5, r4
 80134a6:	d003      	beq.n	80134b0 <__mcmp+0x2c>
 80134a8:	d305      	bcc.n	80134b6 <__mcmp+0x32>
 80134aa:	2201      	movs	r2, #1
 80134ac:	4610      	mov	r0, r2
 80134ae:	bd30      	pop	{r4, r5, pc}
 80134b0:	4283      	cmp	r3, r0
 80134b2:	d3f3      	bcc.n	801349c <__mcmp+0x18>
 80134b4:	e7fa      	b.n	80134ac <__mcmp+0x28>
 80134b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80134ba:	e7f7      	b.n	80134ac <__mcmp+0x28>

080134bc <__mdiff>:
 80134bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134c0:	460c      	mov	r4, r1
 80134c2:	4606      	mov	r6, r0
 80134c4:	4611      	mov	r1, r2
 80134c6:	4620      	mov	r0, r4
 80134c8:	4617      	mov	r7, r2
 80134ca:	f7ff ffdb 	bl	8013484 <__mcmp>
 80134ce:	1e05      	subs	r5, r0, #0
 80134d0:	d110      	bne.n	80134f4 <__mdiff+0x38>
 80134d2:	4629      	mov	r1, r5
 80134d4:	4630      	mov	r0, r6
 80134d6:	f7ff fd57 	bl	8012f88 <_Balloc>
 80134da:	b930      	cbnz	r0, 80134ea <__mdiff+0x2e>
 80134dc:	4b39      	ldr	r3, [pc, #228]	; (80135c4 <__mdiff+0x108>)
 80134de:	4602      	mov	r2, r0
 80134e0:	f240 2132 	movw	r1, #562	; 0x232
 80134e4:	4838      	ldr	r0, [pc, #224]	; (80135c8 <__mdiff+0x10c>)
 80134e6:	f000 fa37 	bl	8013958 <__assert_func>
 80134ea:	2301      	movs	r3, #1
 80134ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80134f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134f4:	bfa4      	itt	ge
 80134f6:	463b      	movge	r3, r7
 80134f8:	4627      	movge	r7, r4
 80134fa:	4630      	mov	r0, r6
 80134fc:	6879      	ldr	r1, [r7, #4]
 80134fe:	bfa6      	itte	ge
 8013500:	461c      	movge	r4, r3
 8013502:	2500      	movge	r5, #0
 8013504:	2501      	movlt	r5, #1
 8013506:	f7ff fd3f 	bl	8012f88 <_Balloc>
 801350a:	b920      	cbnz	r0, 8013516 <__mdiff+0x5a>
 801350c:	4b2d      	ldr	r3, [pc, #180]	; (80135c4 <__mdiff+0x108>)
 801350e:	4602      	mov	r2, r0
 8013510:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013514:	e7e6      	b.n	80134e4 <__mdiff+0x28>
 8013516:	693e      	ldr	r6, [r7, #16]
 8013518:	60c5      	str	r5, [r0, #12]
 801351a:	6925      	ldr	r5, [r4, #16]
 801351c:	f107 0114 	add.w	r1, r7, #20
 8013520:	f104 0914 	add.w	r9, r4, #20
 8013524:	f100 0e14 	add.w	lr, r0, #20
 8013528:	f107 0210 	add.w	r2, r7, #16
 801352c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013530:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013534:	46f2      	mov	sl, lr
 8013536:	2700      	movs	r7, #0
 8013538:	f859 3b04 	ldr.w	r3, [r9], #4
 801353c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013540:	fa1f f883 	uxth.w	r8, r3
 8013544:	fa17 f78b 	uxtah	r7, r7, fp
 8013548:	0c1b      	lsrs	r3, r3, #16
 801354a:	eba7 0808 	sub.w	r8, r7, r8
 801354e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013552:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013556:	fa1f f888 	uxth.w	r8, r8
 801355a:	141f      	asrs	r7, r3, #16
 801355c:	454d      	cmp	r5, r9
 801355e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013562:	f84a 3b04 	str.w	r3, [sl], #4
 8013566:	d8e7      	bhi.n	8013538 <__mdiff+0x7c>
 8013568:	1b2b      	subs	r3, r5, r4
 801356a:	3b15      	subs	r3, #21
 801356c:	f023 0303 	bic.w	r3, r3, #3
 8013570:	3304      	adds	r3, #4
 8013572:	3415      	adds	r4, #21
 8013574:	42a5      	cmp	r5, r4
 8013576:	bf38      	it	cc
 8013578:	2304      	movcc	r3, #4
 801357a:	4419      	add	r1, r3
 801357c:	4473      	add	r3, lr
 801357e:	469e      	mov	lr, r3
 8013580:	460d      	mov	r5, r1
 8013582:	4565      	cmp	r5, ip
 8013584:	d30e      	bcc.n	80135a4 <__mdiff+0xe8>
 8013586:	f10c 0203 	add.w	r2, ip, #3
 801358a:	1a52      	subs	r2, r2, r1
 801358c:	f022 0203 	bic.w	r2, r2, #3
 8013590:	3903      	subs	r1, #3
 8013592:	458c      	cmp	ip, r1
 8013594:	bf38      	it	cc
 8013596:	2200      	movcc	r2, #0
 8013598:	441a      	add	r2, r3
 801359a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801359e:	b17b      	cbz	r3, 80135c0 <__mdiff+0x104>
 80135a0:	6106      	str	r6, [r0, #16]
 80135a2:	e7a5      	b.n	80134f0 <__mdiff+0x34>
 80135a4:	f855 8b04 	ldr.w	r8, [r5], #4
 80135a8:	fa17 f488 	uxtah	r4, r7, r8
 80135ac:	1422      	asrs	r2, r4, #16
 80135ae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80135b2:	b2a4      	uxth	r4, r4
 80135b4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80135b8:	f84e 4b04 	str.w	r4, [lr], #4
 80135bc:	1417      	asrs	r7, r2, #16
 80135be:	e7e0      	b.n	8013582 <__mdiff+0xc6>
 80135c0:	3e01      	subs	r6, #1
 80135c2:	e7ea      	b.n	801359a <__mdiff+0xde>
 80135c4:	08014aeb 	.word	0x08014aeb
 80135c8:	08014afc 	.word	0x08014afc

080135cc <__d2b>:
 80135cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80135d0:	4689      	mov	r9, r1
 80135d2:	2101      	movs	r1, #1
 80135d4:	ec57 6b10 	vmov	r6, r7, d0
 80135d8:	4690      	mov	r8, r2
 80135da:	f7ff fcd5 	bl	8012f88 <_Balloc>
 80135de:	4604      	mov	r4, r0
 80135e0:	b930      	cbnz	r0, 80135f0 <__d2b+0x24>
 80135e2:	4602      	mov	r2, r0
 80135e4:	4b25      	ldr	r3, [pc, #148]	; (801367c <__d2b+0xb0>)
 80135e6:	4826      	ldr	r0, [pc, #152]	; (8013680 <__d2b+0xb4>)
 80135e8:	f240 310a 	movw	r1, #778	; 0x30a
 80135ec:	f000 f9b4 	bl	8013958 <__assert_func>
 80135f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80135f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80135f8:	bb35      	cbnz	r5, 8013648 <__d2b+0x7c>
 80135fa:	2e00      	cmp	r6, #0
 80135fc:	9301      	str	r3, [sp, #4]
 80135fe:	d028      	beq.n	8013652 <__d2b+0x86>
 8013600:	4668      	mov	r0, sp
 8013602:	9600      	str	r6, [sp, #0]
 8013604:	f7ff fd8c 	bl	8013120 <__lo0bits>
 8013608:	9900      	ldr	r1, [sp, #0]
 801360a:	b300      	cbz	r0, 801364e <__d2b+0x82>
 801360c:	9a01      	ldr	r2, [sp, #4]
 801360e:	f1c0 0320 	rsb	r3, r0, #32
 8013612:	fa02 f303 	lsl.w	r3, r2, r3
 8013616:	430b      	orrs	r3, r1
 8013618:	40c2      	lsrs	r2, r0
 801361a:	6163      	str	r3, [r4, #20]
 801361c:	9201      	str	r2, [sp, #4]
 801361e:	9b01      	ldr	r3, [sp, #4]
 8013620:	61a3      	str	r3, [r4, #24]
 8013622:	2b00      	cmp	r3, #0
 8013624:	bf14      	ite	ne
 8013626:	2202      	movne	r2, #2
 8013628:	2201      	moveq	r2, #1
 801362a:	6122      	str	r2, [r4, #16]
 801362c:	b1d5      	cbz	r5, 8013664 <__d2b+0x98>
 801362e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013632:	4405      	add	r5, r0
 8013634:	f8c9 5000 	str.w	r5, [r9]
 8013638:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801363c:	f8c8 0000 	str.w	r0, [r8]
 8013640:	4620      	mov	r0, r4
 8013642:	b003      	add	sp, #12
 8013644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801364c:	e7d5      	b.n	80135fa <__d2b+0x2e>
 801364e:	6161      	str	r1, [r4, #20]
 8013650:	e7e5      	b.n	801361e <__d2b+0x52>
 8013652:	a801      	add	r0, sp, #4
 8013654:	f7ff fd64 	bl	8013120 <__lo0bits>
 8013658:	9b01      	ldr	r3, [sp, #4]
 801365a:	6163      	str	r3, [r4, #20]
 801365c:	2201      	movs	r2, #1
 801365e:	6122      	str	r2, [r4, #16]
 8013660:	3020      	adds	r0, #32
 8013662:	e7e3      	b.n	801362c <__d2b+0x60>
 8013664:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013668:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801366c:	f8c9 0000 	str.w	r0, [r9]
 8013670:	6918      	ldr	r0, [r3, #16]
 8013672:	f7ff fd35 	bl	80130e0 <__hi0bits>
 8013676:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801367a:	e7df      	b.n	801363c <__d2b+0x70>
 801367c:	08014aeb 	.word	0x08014aeb
 8013680:	08014afc 	.word	0x08014afc

08013684 <_calloc_r>:
 8013684:	b513      	push	{r0, r1, r4, lr}
 8013686:	434a      	muls	r2, r1
 8013688:	4611      	mov	r1, r2
 801368a:	9201      	str	r2, [sp, #4]
 801368c:	f7fe f8e4 	bl	8011858 <_malloc_r>
 8013690:	4604      	mov	r4, r0
 8013692:	b118      	cbz	r0, 801369c <_calloc_r+0x18>
 8013694:	9a01      	ldr	r2, [sp, #4]
 8013696:	2100      	movs	r1, #0
 8013698:	f7fe f886 	bl	80117a8 <memset>
 801369c:	4620      	mov	r0, r4
 801369e:	b002      	add	sp, #8
 80136a0:	bd10      	pop	{r4, pc}

080136a2 <__ssputs_r>:
 80136a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136a6:	688e      	ldr	r6, [r1, #8]
 80136a8:	429e      	cmp	r6, r3
 80136aa:	4682      	mov	sl, r0
 80136ac:	460c      	mov	r4, r1
 80136ae:	4690      	mov	r8, r2
 80136b0:	461f      	mov	r7, r3
 80136b2:	d838      	bhi.n	8013726 <__ssputs_r+0x84>
 80136b4:	898a      	ldrh	r2, [r1, #12]
 80136b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80136ba:	d032      	beq.n	8013722 <__ssputs_r+0x80>
 80136bc:	6825      	ldr	r5, [r4, #0]
 80136be:	6909      	ldr	r1, [r1, #16]
 80136c0:	eba5 0901 	sub.w	r9, r5, r1
 80136c4:	6965      	ldr	r5, [r4, #20]
 80136c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80136ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80136ce:	3301      	adds	r3, #1
 80136d0:	444b      	add	r3, r9
 80136d2:	106d      	asrs	r5, r5, #1
 80136d4:	429d      	cmp	r5, r3
 80136d6:	bf38      	it	cc
 80136d8:	461d      	movcc	r5, r3
 80136da:	0553      	lsls	r3, r2, #21
 80136dc:	d531      	bpl.n	8013742 <__ssputs_r+0xa0>
 80136de:	4629      	mov	r1, r5
 80136e0:	f7fe f8ba 	bl	8011858 <_malloc_r>
 80136e4:	4606      	mov	r6, r0
 80136e6:	b950      	cbnz	r0, 80136fe <__ssputs_r+0x5c>
 80136e8:	230c      	movs	r3, #12
 80136ea:	f8ca 3000 	str.w	r3, [sl]
 80136ee:	89a3      	ldrh	r3, [r4, #12]
 80136f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136f4:	81a3      	strh	r3, [r4, #12]
 80136f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80136fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136fe:	6921      	ldr	r1, [r4, #16]
 8013700:	464a      	mov	r2, r9
 8013702:	f7fe f843 	bl	801178c <memcpy>
 8013706:	89a3      	ldrh	r3, [r4, #12]
 8013708:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801370c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013710:	81a3      	strh	r3, [r4, #12]
 8013712:	6126      	str	r6, [r4, #16]
 8013714:	6165      	str	r5, [r4, #20]
 8013716:	444e      	add	r6, r9
 8013718:	eba5 0509 	sub.w	r5, r5, r9
 801371c:	6026      	str	r6, [r4, #0]
 801371e:	60a5      	str	r5, [r4, #8]
 8013720:	463e      	mov	r6, r7
 8013722:	42be      	cmp	r6, r7
 8013724:	d900      	bls.n	8013728 <__ssputs_r+0x86>
 8013726:	463e      	mov	r6, r7
 8013728:	4632      	mov	r2, r6
 801372a:	6820      	ldr	r0, [r4, #0]
 801372c:	4641      	mov	r1, r8
 801372e:	f000 f958 	bl	80139e2 <memmove>
 8013732:	68a3      	ldr	r3, [r4, #8]
 8013734:	6822      	ldr	r2, [r4, #0]
 8013736:	1b9b      	subs	r3, r3, r6
 8013738:	4432      	add	r2, r6
 801373a:	60a3      	str	r3, [r4, #8]
 801373c:	6022      	str	r2, [r4, #0]
 801373e:	2000      	movs	r0, #0
 8013740:	e7db      	b.n	80136fa <__ssputs_r+0x58>
 8013742:	462a      	mov	r2, r5
 8013744:	f000 f967 	bl	8013a16 <_realloc_r>
 8013748:	4606      	mov	r6, r0
 801374a:	2800      	cmp	r0, #0
 801374c:	d1e1      	bne.n	8013712 <__ssputs_r+0x70>
 801374e:	6921      	ldr	r1, [r4, #16]
 8013750:	4650      	mov	r0, sl
 8013752:	f7fe f831 	bl	80117b8 <_free_r>
 8013756:	e7c7      	b.n	80136e8 <__ssputs_r+0x46>

08013758 <_svfiprintf_r>:
 8013758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801375c:	4698      	mov	r8, r3
 801375e:	898b      	ldrh	r3, [r1, #12]
 8013760:	061b      	lsls	r3, r3, #24
 8013762:	b09d      	sub	sp, #116	; 0x74
 8013764:	4607      	mov	r7, r0
 8013766:	460d      	mov	r5, r1
 8013768:	4614      	mov	r4, r2
 801376a:	d50e      	bpl.n	801378a <_svfiprintf_r+0x32>
 801376c:	690b      	ldr	r3, [r1, #16]
 801376e:	b963      	cbnz	r3, 801378a <_svfiprintf_r+0x32>
 8013770:	2140      	movs	r1, #64	; 0x40
 8013772:	f7fe f871 	bl	8011858 <_malloc_r>
 8013776:	6028      	str	r0, [r5, #0]
 8013778:	6128      	str	r0, [r5, #16]
 801377a:	b920      	cbnz	r0, 8013786 <_svfiprintf_r+0x2e>
 801377c:	230c      	movs	r3, #12
 801377e:	603b      	str	r3, [r7, #0]
 8013780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013784:	e0d1      	b.n	801392a <_svfiprintf_r+0x1d2>
 8013786:	2340      	movs	r3, #64	; 0x40
 8013788:	616b      	str	r3, [r5, #20]
 801378a:	2300      	movs	r3, #0
 801378c:	9309      	str	r3, [sp, #36]	; 0x24
 801378e:	2320      	movs	r3, #32
 8013790:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013794:	f8cd 800c 	str.w	r8, [sp, #12]
 8013798:	2330      	movs	r3, #48	; 0x30
 801379a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013944 <_svfiprintf_r+0x1ec>
 801379e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80137a2:	f04f 0901 	mov.w	r9, #1
 80137a6:	4623      	mov	r3, r4
 80137a8:	469a      	mov	sl, r3
 80137aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80137ae:	b10a      	cbz	r2, 80137b4 <_svfiprintf_r+0x5c>
 80137b0:	2a25      	cmp	r2, #37	; 0x25
 80137b2:	d1f9      	bne.n	80137a8 <_svfiprintf_r+0x50>
 80137b4:	ebba 0b04 	subs.w	fp, sl, r4
 80137b8:	d00b      	beq.n	80137d2 <_svfiprintf_r+0x7a>
 80137ba:	465b      	mov	r3, fp
 80137bc:	4622      	mov	r2, r4
 80137be:	4629      	mov	r1, r5
 80137c0:	4638      	mov	r0, r7
 80137c2:	f7ff ff6e 	bl	80136a2 <__ssputs_r>
 80137c6:	3001      	adds	r0, #1
 80137c8:	f000 80aa 	beq.w	8013920 <_svfiprintf_r+0x1c8>
 80137cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80137ce:	445a      	add	r2, fp
 80137d0:	9209      	str	r2, [sp, #36]	; 0x24
 80137d2:	f89a 3000 	ldrb.w	r3, [sl]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	f000 80a2 	beq.w	8013920 <_svfiprintf_r+0x1c8>
 80137dc:	2300      	movs	r3, #0
 80137de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80137e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80137e6:	f10a 0a01 	add.w	sl, sl, #1
 80137ea:	9304      	str	r3, [sp, #16]
 80137ec:	9307      	str	r3, [sp, #28]
 80137ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80137f2:	931a      	str	r3, [sp, #104]	; 0x68
 80137f4:	4654      	mov	r4, sl
 80137f6:	2205      	movs	r2, #5
 80137f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137fc:	4851      	ldr	r0, [pc, #324]	; (8013944 <_svfiprintf_r+0x1ec>)
 80137fe:	f7ec fcf7 	bl	80001f0 <memchr>
 8013802:	9a04      	ldr	r2, [sp, #16]
 8013804:	b9d8      	cbnz	r0, 801383e <_svfiprintf_r+0xe6>
 8013806:	06d0      	lsls	r0, r2, #27
 8013808:	bf44      	itt	mi
 801380a:	2320      	movmi	r3, #32
 801380c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013810:	0711      	lsls	r1, r2, #28
 8013812:	bf44      	itt	mi
 8013814:	232b      	movmi	r3, #43	; 0x2b
 8013816:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801381a:	f89a 3000 	ldrb.w	r3, [sl]
 801381e:	2b2a      	cmp	r3, #42	; 0x2a
 8013820:	d015      	beq.n	801384e <_svfiprintf_r+0xf6>
 8013822:	9a07      	ldr	r2, [sp, #28]
 8013824:	4654      	mov	r4, sl
 8013826:	2000      	movs	r0, #0
 8013828:	f04f 0c0a 	mov.w	ip, #10
 801382c:	4621      	mov	r1, r4
 801382e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013832:	3b30      	subs	r3, #48	; 0x30
 8013834:	2b09      	cmp	r3, #9
 8013836:	d94e      	bls.n	80138d6 <_svfiprintf_r+0x17e>
 8013838:	b1b0      	cbz	r0, 8013868 <_svfiprintf_r+0x110>
 801383a:	9207      	str	r2, [sp, #28]
 801383c:	e014      	b.n	8013868 <_svfiprintf_r+0x110>
 801383e:	eba0 0308 	sub.w	r3, r0, r8
 8013842:	fa09 f303 	lsl.w	r3, r9, r3
 8013846:	4313      	orrs	r3, r2
 8013848:	9304      	str	r3, [sp, #16]
 801384a:	46a2      	mov	sl, r4
 801384c:	e7d2      	b.n	80137f4 <_svfiprintf_r+0x9c>
 801384e:	9b03      	ldr	r3, [sp, #12]
 8013850:	1d19      	adds	r1, r3, #4
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	9103      	str	r1, [sp, #12]
 8013856:	2b00      	cmp	r3, #0
 8013858:	bfbb      	ittet	lt
 801385a:	425b      	neglt	r3, r3
 801385c:	f042 0202 	orrlt.w	r2, r2, #2
 8013860:	9307      	strge	r3, [sp, #28]
 8013862:	9307      	strlt	r3, [sp, #28]
 8013864:	bfb8      	it	lt
 8013866:	9204      	strlt	r2, [sp, #16]
 8013868:	7823      	ldrb	r3, [r4, #0]
 801386a:	2b2e      	cmp	r3, #46	; 0x2e
 801386c:	d10c      	bne.n	8013888 <_svfiprintf_r+0x130>
 801386e:	7863      	ldrb	r3, [r4, #1]
 8013870:	2b2a      	cmp	r3, #42	; 0x2a
 8013872:	d135      	bne.n	80138e0 <_svfiprintf_r+0x188>
 8013874:	9b03      	ldr	r3, [sp, #12]
 8013876:	1d1a      	adds	r2, r3, #4
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	9203      	str	r2, [sp, #12]
 801387c:	2b00      	cmp	r3, #0
 801387e:	bfb8      	it	lt
 8013880:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013884:	3402      	adds	r4, #2
 8013886:	9305      	str	r3, [sp, #20]
 8013888:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013954 <_svfiprintf_r+0x1fc>
 801388c:	7821      	ldrb	r1, [r4, #0]
 801388e:	2203      	movs	r2, #3
 8013890:	4650      	mov	r0, sl
 8013892:	f7ec fcad 	bl	80001f0 <memchr>
 8013896:	b140      	cbz	r0, 80138aa <_svfiprintf_r+0x152>
 8013898:	2340      	movs	r3, #64	; 0x40
 801389a:	eba0 000a 	sub.w	r0, r0, sl
 801389e:	fa03 f000 	lsl.w	r0, r3, r0
 80138a2:	9b04      	ldr	r3, [sp, #16]
 80138a4:	4303      	orrs	r3, r0
 80138a6:	3401      	adds	r4, #1
 80138a8:	9304      	str	r3, [sp, #16]
 80138aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138ae:	4826      	ldr	r0, [pc, #152]	; (8013948 <_svfiprintf_r+0x1f0>)
 80138b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80138b4:	2206      	movs	r2, #6
 80138b6:	f7ec fc9b 	bl	80001f0 <memchr>
 80138ba:	2800      	cmp	r0, #0
 80138bc:	d038      	beq.n	8013930 <_svfiprintf_r+0x1d8>
 80138be:	4b23      	ldr	r3, [pc, #140]	; (801394c <_svfiprintf_r+0x1f4>)
 80138c0:	bb1b      	cbnz	r3, 801390a <_svfiprintf_r+0x1b2>
 80138c2:	9b03      	ldr	r3, [sp, #12]
 80138c4:	3307      	adds	r3, #7
 80138c6:	f023 0307 	bic.w	r3, r3, #7
 80138ca:	3308      	adds	r3, #8
 80138cc:	9303      	str	r3, [sp, #12]
 80138ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138d0:	4433      	add	r3, r6
 80138d2:	9309      	str	r3, [sp, #36]	; 0x24
 80138d4:	e767      	b.n	80137a6 <_svfiprintf_r+0x4e>
 80138d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80138da:	460c      	mov	r4, r1
 80138dc:	2001      	movs	r0, #1
 80138de:	e7a5      	b.n	801382c <_svfiprintf_r+0xd4>
 80138e0:	2300      	movs	r3, #0
 80138e2:	3401      	adds	r4, #1
 80138e4:	9305      	str	r3, [sp, #20]
 80138e6:	4619      	mov	r1, r3
 80138e8:	f04f 0c0a 	mov.w	ip, #10
 80138ec:	4620      	mov	r0, r4
 80138ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80138f2:	3a30      	subs	r2, #48	; 0x30
 80138f4:	2a09      	cmp	r2, #9
 80138f6:	d903      	bls.n	8013900 <_svfiprintf_r+0x1a8>
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d0c5      	beq.n	8013888 <_svfiprintf_r+0x130>
 80138fc:	9105      	str	r1, [sp, #20]
 80138fe:	e7c3      	b.n	8013888 <_svfiprintf_r+0x130>
 8013900:	fb0c 2101 	mla	r1, ip, r1, r2
 8013904:	4604      	mov	r4, r0
 8013906:	2301      	movs	r3, #1
 8013908:	e7f0      	b.n	80138ec <_svfiprintf_r+0x194>
 801390a:	ab03      	add	r3, sp, #12
 801390c:	9300      	str	r3, [sp, #0]
 801390e:	462a      	mov	r2, r5
 8013910:	4b0f      	ldr	r3, [pc, #60]	; (8013950 <_svfiprintf_r+0x1f8>)
 8013912:	a904      	add	r1, sp, #16
 8013914:	4638      	mov	r0, r7
 8013916:	f7fe f899 	bl	8011a4c <_printf_float>
 801391a:	1c42      	adds	r2, r0, #1
 801391c:	4606      	mov	r6, r0
 801391e:	d1d6      	bne.n	80138ce <_svfiprintf_r+0x176>
 8013920:	89ab      	ldrh	r3, [r5, #12]
 8013922:	065b      	lsls	r3, r3, #25
 8013924:	f53f af2c 	bmi.w	8013780 <_svfiprintf_r+0x28>
 8013928:	9809      	ldr	r0, [sp, #36]	; 0x24
 801392a:	b01d      	add	sp, #116	; 0x74
 801392c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013930:	ab03      	add	r3, sp, #12
 8013932:	9300      	str	r3, [sp, #0]
 8013934:	462a      	mov	r2, r5
 8013936:	4b06      	ldr	r3, [pc, #24]	; (8013950 <_svfiprintf_r+0x1f8>)
 8013938:	a904      	add	r1, sp, #16
 801393a:	4638      	mov	r0, r7
 801393c:	f7fe fb2a 	bl	8011f94 <_printf_i>
 8013940:	e7eb      	b.n	801391a <_svfiprintf_r+0x1c2>
 8013942:	bf00      	nop
 8013944:	08014c5c 	.word	0x08014c5c
 8013948:	08014c66 	.word	0x08014c66
 801394c:	08011a4d 	.word	0x08011a4d
 8013950:	080136a3 	.word	0x080136a3
 8013954:	08014c62 	.word	0x08014c62

08013958 <__assert_func>:
 8013958:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801395a:	4614      	mov	r4, r2
 801395c:	461a      	mov	r2, r3
 801395e:	4b09      	ldr	r3, [pc, #36]	; (8013984 <__assert_func+0x2c>)
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	4605      	mov	r5, r0
 8013964:	68d8      	ldr	r0, [r3, #12]
 8013966:	b14c      	cbz	r4, 801397c <__assert_func+0x24>
 8013968:	4b07      	ldr	r3, [pc, #28]	; (8013988 <__assert_func+0x30>)
 801396a:	9100      	str	r1, [sp, #0]
 801396c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013970:	4906      	ldr	r1, [pc, #24]	; (801398c <__assert_func+0x34>)
 8013972:	462b      	mov	r3, r5
 8013974:	f000 f80e 	bl	8013994 <fiprintf>
 8013978:	f000 fa9a 	bl	8013eb0 <abort>
 801397c:	4b04      	ldr	r3, [pc, #16]	; (8013990 <__assert_func+0x38>)
 801397e:	461c      	mov	r4, r3
 8013980:	e7f3      	b.n	801396a <__assert_func+0x12>
 8013982:	bf00      	nop
 8013984:	20000290 	.word	0x20000290
 8013988:	08014c6d 	.word	0x08014c6d
 801398c:	08014c7a 	.word	0x08014c7a
 8013990:	08014ca8 	.word	0x08014ca8

08013994 <fiprintf>:
 8013994:	b40e      	push	{r1, r2, r3}
 8013996:	b503      	push	{r0, r1, lr}
 8013998:	4601      	mov	r1, r0
 801399a:	ab03      	add	r3, sp, #12
 801399c:	4805      	ldr	r0, [pc, #20]	; (80139b4 <fiprintf+0x20>)
 801399e:	f853 2b04 	ldr.w	r2, [r3], #4
 80139a2:	6800      	ldr	r0, [r0, #0]
 80139a4:	9301      	str	r3, [sp, #4]
 80139a6:	f000 f885 	bl	8013ab4 <_vfiprintf_r>
 80139aa:	b002      	add	sp, #8
 80139ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80139b0:	b003      	add	sp, #12
 80139b2:	4770      	bx	lr
 80139b4:	20000290 	.word	0x20000290

080139b8 <__retarget_lock_init_recursive>:
 80139b8:	4770      	bx	lr

080139ba <__retarget_lock_acquire_recursive>:
 80139ba:	4770      	bx	lr

080139bc <__retarget_lock_release_recursive>:
 80139bc:	4770      	bx	lr

080139be <__ascii_mbtowc>:
 80139be:	b082      	sub	sp, #8
 80139c0:	b901      	cbnz	r1, 80139c4 <__ascii_mbtowc+0x6>
 80139c2:	a901      	add	r1, sp, #4
 80139c4:	b142      	cbz	r2, 80139d8 <__ascii_mbtowc+0x1a>
 80139c6:	b14b      	cbz	r3, 80139dc <__ascii_mbtowc+0x1e>
 80139c8:	7813      	ldrb	r3, [r2, #0]
 80139ca:	600b      	str	r3, [r1, #0]
 80139cc:	7812      	ldrb	r2, [r2, #0]
 80139ce:	1e10      	subs	r0, r2, #0
 80139d0:	bf18      	it	ne
 80139d2:	2001      	movne	r0, #1
 80139d4:	b002      	add	sp, #8
 80139d6:	4770      	bx	lr
 80139d8:	4610      	mov	r0, r2
 80139da:	e7fb      	b.n	80139d4 <__ascii_mbtowc+0x16>
 80139dc:	f06f 0001 	mvn.w	r0, #1
 80139e0:	e7f8      	b.n	80139d4 <__ascii_mbtowc+0x16>

080139e2 <memmove>:
 80139e2:	4288      	cmp	r0, r1
 80139e4:	b510      	push	{r4, lr}
 80139e6:	eb01 0402 	add.w	r4, r1, r2
 80139ea:	d902      	bls.n	80139f2 <memmove+0x10>
 80139ec:	4284      	cmp	r4, r0
 80139ee:	4623      	mov	r3, r4
 80139f0:	d807      	bhi.n	8013a02 <memmove+0x20>
 80139f2:	1e43      	subs	r3, r0, #1
 80139f4:	42a1      	cmp	r1, r4
 80139f6:	d008      	beq.n	8013a0a <memmove+0x28>
 80139f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a00:	e7f8      	b.n	80139f4 <memmove+0x12>
 8013a02:	4402      	add	r2, r0
 8013a04:	4601      	mov	r1, r0
 8013a06:	428a      	cmp	r2, r1
 8013a08:	d100      	bne.n	8013a0c <memmove+0x2a>
 8013a0a:	bd10      	pop	{r4, pc}
 8013a0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a10:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a14:	e7f7      	b.n	8013a06 <memmove+0x24>

08013a16 <_realloc_r>:
 8013a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a18:	4607      	mov	r7, r0
 8013a1a:	4614      	mov	r4, r2
 8013a1c:	460e      	mov	r6, r1
 8013a1e:	b921      	cbnz	r1, 8013a2a <_realloc_r+0x14>
 8013a20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013a24:	4611      	mov	r1, r2
 8013a26:	f7fd bf17 	b.w	8011858 <_malloc_r>
 8013a2a:	b922      	cbnz	r2, 8013a36 <_realloc_r+0x20>
 8013a2c:	f7fd fec4 	bl	80117b8 <_free_r>
 8013a30:	4625      	mov	r5, r4
 8013a32:	4628      	mov	r0, r5
 8013a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a36:	f000 fc5f 	bl	80142f8 <_malloc_usable_size_r>
 8013a3a:	42a0      	cmp	r0, r4
 8013a3c:	d20f      	bcs.n	8013a5e <_realloc_r+0x48>
 8013a3e:	4621      	mov	r1, r4
 8013a40:	4638      	mov	r0, r7
 8013a42:	f7fd ff09 	bl	8011858 <_malloc_r>
 8013a46:	4605      	mov	r5, r0
 8013a48:	2800      	cmp	r0, #0
 8013a4a:	d0f2      	beq.n	8013a32 <_realloc_r+0x1c>
 8013a4c:	4631      	mov	r1, r6
 8013a4e:	4622      	mov	r2, r4
 8013a50:	f7fd fe9c 	bl	801178c <memcpy>
 8013a54:	4631      	mov	r1, r6
 8013a56:	4638      	mov	r0, r7
 8013a58:	f7fd feae 	bl	80117b8 <_free_r>
 8013a5c:	e7e9      	b.n	8013a32 <_realloc_r+0x1c>
 8013a5e:	4635      	mov	r5, r6
 8013a60:	e7e7      	b.n	8013a32 <_realloc_r+0x1c>

08013a62 <__sfputc_r>:
 8013a62:	6893      	ldr	r3, [r2, #8]
 8013a64:	3b01      	subs	r3, #1
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	b410      	push	{r4}
 8013a6a:	6093      	str	r3, [r2, #8]
 8013a6c:	da08      	bge.n	8013a80 <__sfputc_r+0x1e>
 8013a6e:	6994      	ldr	r4, [r2, #24]
 8013a70:	42a3      	cmp	r3, r4
 8013a72:	db01      	blt.n	8013a78 <__sfputc_r+0x16>
 8013a74:	290a      	cmp	r1, #10
 8013a76:	d103      	bne.n	8013a80 <__sfputc_r+0x1e>
 8013a78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a7c:	f000 b94a 	b.w	8013d14 <__swbuf_r>
 8013a80:	6813      	ldr	r3, [r2, #0]
 8013a82:	1c58      	adds	r0, r3, #1
 8013a84:	6010      	str	r0, [r2, #0]
 8013a86:	7019      	strb	r1, [r3, #0]
 8013a88:	4608      	mov	r0, r1
 8013a8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a8e:	4770      	bx	lr

08013a90 <__sfputs_r>:
 8013a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a92:	4606      	mov	r6, r0
 8013a94:	460f      	mov	r7, r1
 8013a96:	4614      	mov	r4, r2
 8013a98:	18d5      	adds	r5, r2, r3
 8013a9a:	42ac      	cmp	r4, r5
 8013a9c:	d101      	bne.n	8013aa2 <__sfputs_r+0x12>
 8013a9e:	2000      	movs	r0, #0
 8013aa0:	e007      	b.n	8013ab2 <__sfputs_r+0x22>
 8013aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013aa6:	463a      	mov	r2, r7
 8013aa8:	4630      	mov	r0, r6
 8013aaa:	f7ff ffda 	bl	8013a62 <__sfputc_r>
 8013aae:	1c43      	adds	r3, r0, #1
 8013ab0:	d1f3      	bne.n	8013a9a <__sfputs_r+0xa>
 8013ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013ab4 <_vfiprintf_r>:
 8013ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ab8:	460d      	mov	r5, r1
 8013aba:	b09d      	sub	sp, #116	; 0x74
 8013abc:	4614      	mov	r4, r2
 8013abe:	4698      	mov	r8, r3
 8013ac0:	4606      	mov	r6, r0
 8013ac2:	b118      	cbz	r0, 8013acc <_vfiprintf_r+0x18>
 8013ac4:	6983      	ldr	r3, [r0, #24]
 8013ac6:	b90b      	cbnz	r3, 8013acc <_vfiprintf_r+0x18>
 8013ac8:	f000 fb14 	bl	80140f4 <__sinit>
 8013acc:	4b89      	ldr	r3, [pc, #548]	; (8013cf4 <_vfiprintf_r+0x240>)
 8013ace:	429d      	cmp	r5, r3
 8013ad0:	d11b      	bne.n	8013b0a <_vfiprintf_r+0x56>
 8013ad2:	6875      	ldr	r5, [r6, #4]
 8013ad4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ad6:	07d9      	lsls	r1, r3, #31
 8013ad8:	d405      	bmi.n	8013ae6 <_vfiprintf_r+0x32>
 8013ada:	89ab      	ldrh	r3, [r5, #12]
 8013adc:	059a      	lsls	r2, r3, #22
 8013ade:	d402      	bmi.n	8013ae6 <_vfiprintf_r+0x32>
 8013ae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013ae2:	f7ff ff6a 	bl	80139ba <__retarget_lock_acquire_recursive>
 8013ae6:	89ab      	ldrh	r3, [r5, #12]
 8013ae8:	071b      	lsls	r3, r3, #28
 8013aea:	d501      	bpl.n	8013af0 <_vfiprintf_r+0x3c>
 8013aec:	692b      	ldr	r3, [r5, #16]
 8013aee:	b9eb      	cbnz	r3, 8013b2c <_vfiprintf_r+0x78>
 8013af0:	4629      	mov	r1, r5
 8013af2:	4630      	mov	r0, r6
 8013af4:	f000 f96e 	bl	8013dd4 <__swsetup_r>
 8013af8:	b1c0      	cbz	r0, 8013b2c <_vfiprintf_r+0x78>
 8013afa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013afc:	07dc      	lsls	r4, r3, #31
 8013afe:	d50e      	bpl.n	8013b1e <_vfiprintf_r+0x6a>
 8013b00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013b04:	b01d      	add	sp, #116	; 0x74
 8013b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b0a:	4b7b      	ldr	r3, [pc, #492]	; (8013cf8 <_vfiprintf_r+0x244>)
 8013b0c:	429d      	cmp	r5, r3
 8013b0e:	d101      	bne.n	8013b14 <_vfiprintf_r+0x60>
 8013b10:	68b5      	ldr	r5, [r6, #8]
 8013b12:	e7df      	b.n	8013ad4 <_vfiprintf_r+0x20>
 8013b14:	4b79      	ldr	r3, [pc, #484]	; (8013cfc <_vfiprintf_r+0x248>)
 8013b16:	429d      	cmp	r5, r3
 8013b18:	bf08      	it	eq
 8013b1a:	68f5      	ldreq	r5, [r6, #12]
 8013b1c:	e7da      	b.n	8013ad4 <_vfiprintf_r+0x20>
 8013b1e:	89ab      	ldrh	r3, [r5, #12]
 8013b20:	0598      	lsls	r0, r3, #22
 8013b22:	d4ed      	bmi.n	8013b00 <_vfiprintf_r+0x4c>
 8013b24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b26:	f7ff ff49 	bl	80139bc <__retarget_lock_release_recursive>
 8013b2a:	e7e9      	b.n	8013b00 <_vfiprintf_r+0x4c>
 8013b2c:	2300      	movs	r3, #0
 8013b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8013b30:	2320      	movs	r3, #32
 8013b32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b36:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b3a:	2330      	movs	r3, #48	; 0x30
 8013b3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013d00 <_vfiprintf_r+0x24c>
 8013b40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b44:	f04f 0901 	mov.w	r9, #1
 8013b48:	4623      	mov	r3, r4
 8013b4a:	469a      	mov	sl, r3
 8013b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b50:	b10a      	cbz	r2, 8013b56 <_vfiprintf_r+0xa2>
 8013b52:	2a25      	cmp	r2, #37	; 0x25
 8013b54:	d1f9      	bne.n	8013b4a <_vfiprintf_r+0x96>
 8013b56:	ebba 0b04 	subs.w	fp, sl, r4
 8013b5a:	d00b      	beq.n	8013b74 <_vfiprintf_r+0xc0>
 8013b5c:	465b      	mov	r3, fp
 8013b5e:	4622      	mov	r2, r4
 8013b60:	4629      	mov	r1, r5
 8013b62:	4630      	mov	r0, r6
 8013b64:	f7ff ff94 	bl	8013a90 <__sfputs_r>
 8013b68:	3001      	adds	r0, #1
 8013b6a:	f000 80aa 	beq.w	8013cc2 <_vfiprintf_r+0x20e>
 8013b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b70:	445a      	add	r2, fp
 8013b72:	9209      	str	r2, [sp, #36]	; 0x24
 8013b74:	f89a 3000 	ldrb.w	r3, [sl]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	f000 80a2 	beq.w	8013cc2 <_vfiprintf_r+0x20e>
 8013b7e:	2300      	movs	r3, #0
 8013b80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b88:	f10a 0a01 	add.w	sl, sl, #1
 8013b8c:	9304      	str	r3, [sp, #16]
 8013b8e:	9307      	str	r3, [sp, #28]
 8013b90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b94:	931a      	str	r3, [sp, #104]	; 0x68
 8013b96:	4654      	mov	r4, sl
 8013b98:	2205      	movs	r2, #5
 8013b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b9e:	4858      	ldr	r0, [pc, #352]	; (8013d00 <_vfiprintf_r+0x24c>)
 8013ba0:	f7ec fb26 	bl	80001f0 <memchr>
 8013ba4:	9a04      	ldr	r2, [sp, #16]
 8013ba6:	b9d8      	cbnz	r0, 8013be0 <_vfiprintf_r+0x12c>
 8013ba8:	06d1      	lsls	r1, r2, #27
 8013baa:	bf44      	itt	mi
 8013bac:	2320      	movmi	r3, #32
 8013bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bb2:	0713      	lsls	r3, r2, #28
 8013bb4:	bf44      	itt	mi
 8013bb6:	232b      	movmi	r3, #43	; 0x2b
 8013bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8013bc0:	2b2a      	cmp	r3, #42	; 0x2a
 8013bc2:	d015      	beq.n	8013bf0 <_vfiprintf_r+0x13c>
 8013bc4:	9a07      	ldr	r2, [sp, #28]
 8013bc6:	4654      	mov	r4, sl
 8013bc8:	2000      	movs	r0, #0
 8013bca:	f04f 0c0a 	mov.w	ip, #10
 8013bce:	4621      	mov	r1, r4
 8013bd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bd4:	3b30      	subs	r3, #48	; 0x30
 8013bd6:	2b09      	cmp	r3, #9
 8013bd8:	d94e      	bls.n	8013c78 <_vfiprintf_r+0x1c4>
 8013bda:	b1b0      	cbz	r0, 8013c0a <_vfiprintf_r+0x156>
 8013bdc:	9207      	str	r2, [sp, #28]
 8013bde:	e014      	b.n	8013c0a <_vfiprintf_r+0x156>
 8013be0:	eba0 0308 	sub.w	r3, r0, r8
 8013be4:	fa09 f303 	lsl.w	r3, r9, r3
 8013be8:	4313      	orrs	r3, r2
 8013bea:	9304      	str	r3, [sp, #16]
 8013bec:	46a2      	mov	sl, r4
 8013bee:	e7d2      	b.n	8013b96 <_vfiprintf_r+0xe2>
 8013bf0:	9b03      	ldr	r3, [sp, #12]
 8013bf2:	1d19      	adds	r1, r3, #4
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	9103      	str	r1, [sp, #12]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	bfbb      	ittet	lt
 8013bfc:	425b      	neglt	r3, r3
 8013bfe:	f042 0202 	orrlt.w	r2, r2, #2
 8013c02:	9307      	strge	r3, [sp, #28]
 8013c04:	9307      	strlt	r3, [sp, #28]
 8013c06:	bfb8      	it	lt
 8013c08:	9204      	strlt	r2, [sp, #16]
 8013c0a:	7823      	ldrb	r3, [r4, #0]
 8013c0c:	2b2e      	cmp	r3, #46	; 0x2e
 8013c0e:	d10c      	bne.n	8013c2a <_vfiprintf_r+0x176>
 8013c10:	7863      	ldrb	r3, [r4, #1]
 8013c12:	2b2a      	cmp	r3, #42	; 0x2a
 8013c14:	d135      	bne.n	8013c82 <_vfiprintf_r+0x1ce>
 8013c16:	9b03      	ldr	r3, [sp, #12]
 8013c18:	1d1a      	adds	r2, r3, #4
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	9203      	str	r2, [sp, #12]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	bfb8      	it	lt
 8013c22:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013c26:	3402      	adds	r4, #2
 8013c28:	9305      	str	r3, [sp, #20]
 8013c2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013d10 <_vfiprintf_r+0x25c>
 8013c2e:	7821      	ldrb	r1, [r4, #0]
 8013c30:	2203      	movs	r2, #3
 8013c32:	4650      	mov	r0, sl
 8013c34:	f7ec fadc 	bl	80001f0 <memchr>
 8013c38:	b140      	cbz	r0, 8013c4c <_vfiprintf_r+0x198>
 8013c3a:	2340      	movs	r3, #64	; 0x40
 8013c3c:	eba0 000a 	sub.w	r0, r0, sl
 8013c40:	fa03 f000 	lsl.w	r0, r3, r0
 8013c44:	9b04      	ldr	r3, [sp, #16]
 8013c46:	4303      	orrs	r3, r0
 8013c48:	3401      	adds	r4, #1
 8013c4a:	9304      	str	r3, [sp, #16]
 8013c4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c50:	482c      	ldr	r0, [pc, #176]	; (8013d04 <_vfiprintf_r+0x250>)
 8013c52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c56:	2206      	movs	r2, #6
 8013c58:	f7ec faca 	bl	80001f0 <memchr>
 8013c5c:	2800      	cmp	r0, #0
 8013c5e:	d03f      	beq.n	8013ce0 <_vfiprintf_r+0x22c>
 8013c60:	4b29      	ldr	r3, [pc, #164]	; (8013d08 <_vfiprintf_r+0x254>)
 8013c62:	bb1b      	cbnz	r3, 8013cac <_vfiprintf_r+0x1f8>
 8013c64:	9b03      	ldr	r3, [sp, #12]
 8013c66:	3307      	adds	r3, #7
 8013c68:	f023 0307 	bic.w	r3, r3, #7
 8013c6c:	3308      	adds	r3, #8
 8013c6e:	9303      	str	r3, [sp, #12]
 8013c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c72:	443b      	add	r3, r7
 8013c74:	9309      	str	r3, [sp, #36]	; 0x24
 8013c76:	e767      	b.n	8013b48 <_vfiprintf_r+0x94>
 8013c78:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c7c:	460c      	mov	r4, r1
 8013c7e:	2001      	movs	r0, #1
 8013c80:	e7a5      	b.n	8013bce <_vfiprintf_r+0x11a>
 8013c82:	2300      	movs	r3, #0
 8013c84:	3401      	adds	r4, #1
 8013c86:	9305      	str	r3, [sp, #20]
 8013c88:	4619      	mov	r1, r3
 8013c8a:	f04f 0c0a 	mov.w	ip, #10
 8013c8e:	4620      	mov	r0, r4
 8013c90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c94:	3a30      	subs	r2, #48	; 0x30
 8013c96:	2a09      	cmp	r2, #9
 8013c98:	d903      	bls.n	8013ca2 <_vfiprintf_r+0x1ee>
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d0c5      	beq.n	8013c2a <_vfiprintf_r+0x176>
 8013c9e:	9105      	str	r1, [sp, #20]
 8013ca0:	e7c3      	b.n	8013c2a <_vfiprintf_r+0x176>
 8013ca2:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ca6:	4604      	mov	r4, r0
 8013ca8:	2301      	movs	r3, #1
 8013caa:	e7f0      	b.n	8013c8e <_vfiprintf_r+0x1da>
 8013cac:	ab03      	add	r3, sp, #12
 8013cae:	9300      	str	r3, [sp, #0]
 8013cb0:	462a      	mov	r2, r5
 8013cb2:	4b16      	ldr	r3, [pc, #88]	; (8013d0c <_vfiprintf_r+0x258>)
 8013cb4:	a904      	add	r1, sp, #16
 8013cb6:	4630      	mov	r0, r6
 8013cb8:	f7fd fec8 	bl	8011a4c <_printf_float>
 8013cbc:	4607      	mov	r7, r0
 8013cbe:	1c78      	adds	r0, r7, #1
 8013cc0:	d1d6      	bne.n	8013c70 <_vfiprintf_r+0x1bc>
 8013cc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013cc4:	07d9      	lsls	r1, r3, #31
 8013cc6:	d405      	bmi.n	8013cd4 <_vfiprintf_r+0x220>
 8013cc8:	89ab      	ldrh	r3, [r5, #12]
 8013cca:	059a      	lsls	r2, r3, #22
 8013ccc:	d402      	bmi.n	8013cd4 <_vfiprintf_r+0x220>
 8013cce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013cd0:	f7ff fe74 	bl	80139bc <__retarget_lock_release_recursive>
 8013cd4:	89ab      	ldrh	r3, [r5, #12]
 8013cd6:	065b      	lsls	r3, r3, #25
 8013cd8:	f53f af12 	bmi.w	8013b00 <_vfiprintf_r+0x4c>
 8013cdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013cde:	e711      	b.n	8013b04 <_vfiprintf_r+0x50>
 8013ce0:	ab03      	add	r3, sp, #12
 8013ce2:	9300      	str	r3, [sp, #0]
 8013ce4:	462a      	mov	r2, r5
 8013ce6:	4b09      	ldr	r3, [pc, #36]	; (8013d0c <_vfiprintf_r+0x258>)
 8013ce8:	a904      	add	r1, sp, #16
 8013cea:	4630      	mov	r0, r6
 8013cec:	f7fe f952 	bl	8011f94 <_printf_i>
 8013cf0:	e7e4      	b.n	8013cbc <_vfiprintf_r+0x208>
 8013cf2:	bf00      	nop
 8013cf4:	08014dd4 	.word	0x08014dd4
 8013cf8:	08014df4 	.word	0x08014df4
 8013cfc:	08014db4 	.word	0x08014db4
 8013d00:	08014c5c 	.word	0x08014c5c
 8013d04:	08014c66 	.word	0x08014c66
 8013d08:	08011a4d 	.word	0x08011a4d
 8013d0c:	08013a91 	.word	0x08013a91
 8013d10:	08014c62 	.word	0x08014c62

08013d14 <__swbuf_r>:
 8013d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d16:	460e      	mov	r6, r1
 8013d18:	4614      	mov	r4, r2
 8013d1a:	4605      	mov	r5, r0
 8013d1c:	b118      	cbz	r0, 8013d26 <__swbuf_r+0x12>
 8013d1e:	6983      	ldr	r3, [r0, #24]
 8013d20:	b90b      	cbnz	r3, 8013d26 <__swbuf_r+0x12>
 8013d22:	f000 f9e7 	bl	80140f4 <__sinit>
 8013d26:	4b21      	ldr	r3, [pc, #132]	; (8013dac <__swbuf_r+0x98>)
 8013d28:	429c      	cmp	r4, r3
 8013d2a:	d12b      	bne.n	8013d84 <__swbuf_r+0x70>
 8013d2c:	686c      	ldr	r4, [r5, #4]
 8013d2e:	69a3      	ldr	r3, [r4, #24]
 8013d30:	60a3      	str	r3, [r4, #8]
 8013d32:	89a3      	ldrh	r3, [r4, #12]
 8013d34:	071a      	lsls	r2, r3, #28
 8013d36:	d52f      	bpl.n	8013d98 <__swbuf_r+0x84>
 8013d38:	6923      	ldr	r3, [r4, #16]
 8013d3a:	b36b      	cbz	r3, 8013d98 <__swbuf_r+0x84>
 8013d3c:	6923      	ldr	r3, [r4, #16]
 8013d3e:	6820      	ldr	r0, [r4, #0]
 8013d40:	1ac0      	subs	r0, r0, r3
 8013d42:	6963      	ldr	r3, [r4, #20]
 8013d44:	b2f6      	uxtb	r6, r6
 8013d46:	4283      	cmp	r3, r0
 8013d48:	4637      	mov	r7, r6
 8013d4a:	dc04      	bgt.n	8013d56 <__swbuf_r+0x42>
 8013d4c:	4621      	mov	r1, r4
 8013d4e:	4628      	mov	r0, r5
 8013d50:	f000 f93c 	bl	8013fcc <_fflush_r>
 8013d54:	bb30      	cbnz	r0, 8013da4 <__swbuf_r+0x90>
 8013d56:	68a3      	ldr	r3, [r4, #8]
 8013d58:	3b01      	subs	r3, #1
 8013d5a:	60a3      	str	r3, [r4, #8]
 8013d5c:	6823      	ldr	r3, [r4, #0]
 8013d5e:	1c5a      	adds	r2, r3, #1
 8013d60:	6022      	str	r2, [r4, #0]
 8013d62:	701e      	strb	r6, [r3, #0]
 8013d64:	6963      	ldr	r3, [r4, #20]
 8013d66:	3001      	adds	r0, #1
 8013d68:	4283      	cmp	r3, r0
 8013d6a:	d004      	beq.n	8013d76 <__swbuf_r+0x62>
 8013d6c:	89a3      	ldrh	r3, [r4, #12]
 8013d6e:	07db      	lsls	r3, r3, #31
 8013d70:	d506      	bpl.n	8013d80 <__swbuf_r+0x6c>
 8013d72:	2e0a      	cmp	r6, #10
 8013d74:	d104      	bne.n	8013d80 <__swbuf_r+0x6c>
 8013d76:	4621      	mov	r1, r4
 8013d78:	4628      	mov	r0, r5
 8013d7a:	f000 f927 	bl	8013fcc <_fflush_r>
 8013d7e:	b988      	cbnz	r0, 8013da4 <__swbuf_r+0x90>
 8013d80:	4638      	mov	r0, r7
 8013d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d84:	4b0a      	ldr	r3, [pc, #40]	; (8013db0 <__swbuf_r+0x9c>)
 8013d86:	429c      	cmp	r4, r3
 8013d88:	d101      	bne.n	8013d8e <__swbuf_r+0x7a>
 8013d8a:	68ac      	ldr	r4, [r5, #8]
 8013d8c:	e7cf      	b.n	8013d2e <__swbuf_r+0x1a>
 8013d8e:	4b09      	ldr	r3, [pc, #36]	; (8013db4 <__swbuf_r+0xa0>)
 8013d90:	429c      	cmp	r4, r3
 8013d92:	bf08      	it	eq
 8013d94:	68ec      	ldreq	r4, [r5, #12]
 8013d96:	e7ca      	b.n	8013d2e <__swbuf_r+0x1a>
 8013d98:	4621      	mov	r1, r4
 8013d9a:	4628      	mov	r0, r5
 8013d9c:	f000 f81a 	bl	8013dd4 <__swsetup_r>
 8013da0:	2800      	cmp	r0, #0
 8013da2:	d0cb      	beq.n	8013d3c <__swbuf_r+0x28>
 8013da4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013da8:	e7ea      	b.n	8013d80 <__swbuf_r+0x6c>
 8013daa:	bf00      	nop
 8013dac:	08014dd4 	.word	0x08014dd4
 8013db0:	08014df4 	.word	0x08014df4
 8013db4:	08014db4 	.word	0x08014db4

08013db8 <__ascii_wctomb>:
 8013db8:	b149      	cbz	r1, 8013dce <__ascii_wctomb+0x16>
 8013dba:	2aff      	cmp	r2, #255	; 0xff
 8013dbc:	bf85      	ittet	hi
 8013dbe:	238a      	movhi	r3, #138	; 0x8a
 8013dc0:	6003      	strhi	r3, [r0, #0]
 8013dc2:	700a      	strbls	r2, [r1, #0]
 8013dc4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013dc8:	bf98      	it	ls
 8013dca:	2001      	movls	r0, #1
 8013dcc:	4770      	bx	lr
 8013dce:	4608      	mov	r0, r1
 8013dd0:	4770      	bx	lr
	...

08013dd4 <__swsetup_r>:
 8013dd4:	4b32      	ldr	r3, [pc, #200]	; (8013ea0 <__swsetup_r+0xcc>)
 8013dd6:	b570      	push	{r4, r5, r6, lr}
 8013dd8:	681d      	ldr	r5, [r3, #0]
 8013dda:	4606      	mov	r6, r0
 8013ddc:	460c      	mov	r4, r1
 8013dde:	b125      	cbz	r5, 8013dea <__swsetup_r+0x16>
 8013de0:	69ab      	ldr	r3, [r5, #24]
 8013de2:	b913      	cbnz	r3, 8013dea <__swsetup_r+0x16>
 8013de4:	4628      	mov	r0, r5
 8013de6:	f000 f985 	bl	80140f4 <__sinit>
 8013dea:	4b2e      	ldr	r3, [pc, #184]	; (8013ea4 <__swsetup_r+0xd0>)
 8013dec:	429c      	cmp	r4, r3
 8013dee:	d10f      	bne.n	8013e10 <__swsetup_r+0x3c>
 8013df0:	686c      	ldr	r4, [r5, #4]
 8013df2:	89a3      	ldrh	r3, [r4, #12]
 8013df4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013df8:	0719      	lsls	r1, r3, #28
 8013dfa:	d42c      	bmi.n	8013e56 <__swsetup_r+0x82>
 8013dfc:	06dd      	lsls	r5, r3, #27
 8013dfe:	d411      	bmi.n	8013e24 <__swsetup_r+0x50>
 8013e00:	2309      	movs	r3, #9
 8013e02:	6033      	str	r3, [r6, #0]
 8013e04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013e08:	81a3      	strh	r3, [r4, #12]
 8013e0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013e0e:	e03e      	b.n	8013e8e <__swsetup_r+0xba>
 8013e10:	4b25      	ldr	r3, [pc, #148]	; (8013ea8 <__swsetup_r+0xd4>)
 8013e12:	429c      	cmp	r4, r3
 8013e14:	d101      	bne.n	8013e1a <__swsetup_r+0x46>
 8013e16:	68ac      	ldr	r4, [r5, #8]
 8013e18:	e7eb      	b.n	8013df2 <__swsetup_r+0x1e>
 8013e1a:	4b24      	ldr	r3, [pc, #144]	; (8013eac <__swsetup_r+0xd8>)
 8013e1c:	429c      	cmp	r4, r3
 8013e1e:	bf08      	it	eq
 8013e20:	68ec      	ldreq	r4, [r5, #12]
 8013e22:	e7e6      	b.n	8013df2 <__swsetup_r+0x1e>
 8013e24:	0758      	lsls	r0, r3, #29
 8013e26:	d512      	bpl.n	8013e4e <__swsetup_r+0x7a>
 8013e28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e2a:	b141      	cbz	r1, 8013e3e <__swsetup_r+0x6a>
 8013e2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e30:	4299      	cmp	r1, r3
 8013e32:	d002      	beq.n	8013e3a <__swsetup_r+0x66>
 8013e34:	4630      	mov	r0, r6
 8013e36:	f7fd fcbf 	bl	80117b8 <_free_r>
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	6363      	str	r3, [r4, #52]	; 0x34
 8013e3e:	89a3      	ldrh	r3, [r4, #12]
 8013e40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013e44:	81a3      	strh	r3, [r4, #12]
 8013e46:	2300      	movs	r3, #0
 8013e48:	6063      	str	r3, [r4, #4]
 8013e4a:	6923      	ldr	r3, [r4, #16]
 8013e4c:	6023      	str	r3, [r4, #0]
 8013e4e:	89a3      	ldrh	r3, [r4, #12]
 8013e50:	f043 0308 	orr.w	r3, r3, #8
 8013e54:	81a3      	strh	r3, [r4, #12]
 8013e56:	6923      	ldr	r3, [r4, #16]
 8013e58:	b94b      	cbnz	r3, 8013e6e <__swsetup_r+0x9a>
 8013e5a:	89a3      	ldrh	r3, [r4, #12]
 8013e5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013e60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013e64:	d003      	beq.n	8013e6e <__swsetup_r+0x9a>
 8013e66:	4621      	mov	r1, r4
 8013e68:	4630      	mov	r0, r6
 8013e6a:	f000 fa05 	bl	8014278 <__smakebuf_r>
 8013e6e:	89a0      	ldrh	r0, [r4, #12]
 8013e70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013e74:	f010 0301 	ands.w	r3, r0, #1
 8013e78:	d00a      	beq.n	8013e90 <__swsetup_r+0xbc>
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	60a3      	str	r3, [r4, #8]
 8013e7e:	6963      	ldr	r3, [r4, #20]
 8013e80:	425b      	negs	r3, r3
 8013e82:	61a3      	str	r3, [r4, #24]
 8013e84:	6923      	ldr	r3, [r4, #16]
 8013e86:	b943      	cbnz	r3, 8013e9a <__swsetup_r+0xc6>
 8013e88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013e8c:	d1ba      	bne.n	8013e04 <__swsetup_r+0x30>
 8013e8e:	bd70      	pop	{r4, r5, r6, pc}
 8013e90:	0781      	lsls	r1, r0, #30
 8013e92:	bf58      	it	pl
 8013e94:	6963      	ldrpl	r3, [r4, #20]
 8013e96:	60a3      	str	r3, [r4, #8]
 8013e98:	e7f4      	b.n	8013e84 <__swsetup_r+0xb0>
 8013e9a:	2000      	movs	r0, #0
 8013e9c:	e7f7      	b.n	8013e8e <__swsetup_r+0xba>
 8013e9e:	bf00      	nop
 8013ea0:	20000290 	.word	0x20000290
 8013ea4:	08014dd4 	.word	0x08014dd4
 8013ea8:	08014df4 	.word	0x08014df4
 8013eac:	08014db4 	.word	0x08014db4

08013eb0 <abort>:
 8013eb0:	b508      	push	{r3, lr}
 8013eb2:	2006      	movs	r0, #6
 8013eb4:	f000 fa50 	bl	8014358 <raise>
 8013eb8:	2001      	movs	r0, #1
 8013eba:	f000 fb63 	bl	8014584 <_exit>
	...

08013ec0 <__sflush_r>:
 8013ec0:	898a      	ldrh	r2, [r1, #12]
 8013ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ec6:	4605      	mov	r5, r0
 8013ec8:	0710      	lsls	r0, r2, #28
 8013eca:	460c      	mov	r4, r1
 8013ecc:	d458      	bmi.n	8013f80 <__sflush_r+0xc0>
 8013ece:	684b      	ldr	r3, [r1, #4]
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	dc05      	bgt.n	8013ee0 <__sflush_r+0x20>
 8013ed4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	dc02      	bgt.n	8013ee0 <__sflush_r+0x20>
 8013eda:	2000      	movs	r0, #0
 8013edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ee0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ee2:	2e00      	cmp	r6, #0
 8013ee4:	d0f9      	beq.n	8013eda <__sflush_r+0x1a>
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013eec:	682f      	ldr	r7, [r5, #0]
 8013eee:	602b      	str	r3, [r5, #0]
 8013ef0:	d032      	beq.n	8013f58 <__sflush_r+0x98>
 8013ef2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013ef4:	89a3      	ldrh	r3, [r4, #12]
 8013ef6:	075a      	lsls	r2, r3, #29
 8013ef8:	d505      	bpl.n	8013f06 <__sflush_r+0x46>
 8013efa:	6863      	ldr	r3, [r4, #4]
 8013efc:	1ac0      	subs	r0, r0, r3
 8013efe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013f00:	b10b      	cbz	r3, 8013f06 <__sflush_r+0x46>
 8013f02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013f04:	1ac0      	subs	r0, r0, r3
 8013f06:	2300      	movs	r3, #0
 8013f08:	4602      	mov	r2, r0
 8013f0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f0c:	6a21      	ldr	r1, [r4, #32]
 8013f0e:	4628      	mov	r0, r5
 8013f10:	47b0      	blx	r6
 8013f12:	1c43      	adds	r3, r0, #1
 8013f14:	89a3      	ldrh	r3, [r4, #12]
 8013f16:	d106      	bne.n	8013f26 <__sflush_r+0x66>
 8013f18:	6829      	ldr	r1, [r5, #0]
 8013f1a:	291d      	cmp	r1, #29
 8013f1c:	d82c      	bhi.n	8013f78 <__sflush_r+0xb8>
 8013f1e:	4a2a      	ldr	r2, [pc, #168]	; (8013fc8 <__sflush_r+0x108>)
 8013f20:	40ca      	lsrs	r2, r1
 8013f22:	07d6      	lsls	r6, r2, #31
 8013f24:	d528      	bpl.n	8013f78 <__sflush_r+0xb8>
 8013f26:	2200      	movs	r2, #0
 8013f28:	6062      	str	r2, [r4, #4]
 8013f2a:	04d9      	lsls	r1, r3, #19
 8013f2c:	6922      	ldr	r2, [r4, #16]
 8013f2e:	6022      	str	r2, [r4, #0]
 8013f30:	d504      	bpl.n	8013f3c <__sflush_r+0x7c>
 8013f32:	1c42      	adds	r2, r0, #1
 8013f34:	d101      	bne.n	8013f3a <__sflush_r+0x7a>
 8013f36:	682b      	ldr	r3, [r5, #0]
 8013f38:	b903      	cbnz	r3, 8013f3c <__sflush_r+0x7c>
 8013f3a:	6560      	str	r0, [r4, #84]	; 0x54
 8013f3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f3e:	602f      	str	r7, [r5, #0]
 8013f40:	2900      	cmp	r1, #0
 8013f42:	d0ca      	beq.n	8013eda <__sflush_r+0x1a>
 8013f44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f48:	4299      	cmp	r1, r3
 8013f4a:	d002      	beq.n	8013f52 <__sflush_r+0x92>
 8013f4c:	4628      	mov	r0, r5
 8013f4e:	f7fd fc33 	bl	80117b8 <_free_r>
 8013f52:	2000      	movs	r0, #0
 8013f54:	6360      	str	r0, [r4, #52]	; 0x34
 8013f56:	e7c1      	b.n	8013edc <__sflush_r+0x1c>
 8013f58:	6a21      	ldr	r1, [r4, #32]
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	4628      	mov	r0, r5
 8013f5e:	47b0      	blx	r6
 8013f60:	1c41      	adds	r1, r0, #1
 8013f62:	d1c7      	bne.n	8013ef4 <__sflush_r+0x34>
 8013f64:	682b      	ldr	r3, [r5, #0]
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d0c4      	beq.n	8013ef4 <__sflush_r+0x34>
 8013f6a:	2b1d      	cmp	r3, #29
 8013f6c:	d001      	beq.n	8013f72 <__sflush_r+0xb2>
 8013f6e:	2b16      	cmp	r3, #22
 8013f70:	d101      	bne.n	8013f76 <__sflush_r+0xb6>
 8013f72:	602f      	str	r7, [r5, #0]
 8013f74:	e7b1      	b.n	8013eda <__sflush_r+0x1a>
 8013f76:	89a3      	ldrh	r3, [r4, #12]
 8013f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f7c:	81a3      	strh	r3, [r4, #12]
 8013f7e:	e7ad      	b.n	8013edc <__sflush_r+0x1c>
 8013f80:	690f      	ldr	r7, [r1, #16]
 8013f82:	2f00      	cmp	r7, #0
 8013f84:	d0a9      	beq.n	8013eda <__sflush_r+0x1a>
 8013f86:	0793      	lsls	r3, r2, #30
 8013f88:	680e      	ldr	r6, [r1, #0]
 8013f8a:	bf08      	it	eq
 8013f8c:	694b      	ldreq	r3, [r1, #20]
 8013f8e:	600f      	str	r7, [r1, #0]
 8013f90:	bf18      	it	ne
 8013f92:	2300      	movne	r3, #0
 8013f94:	eba6 0807 	sub.w	r8, r6, r7
 8013f98:	608b      	str	r3, [r1, #8]
 8013f9a:	f1b8 0f00 	cmp.w	r8, #0
 8013f9e:	dd9c      	ble.n	8013eda <__sflush_r+0x1a>
 8013fa0:	6a21      	ldr	r1, [r4, #32]
 8013fa2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013fa4:	4643      	mov	r3, r8
 8013fa6:	463a      	mov	r2, r7
 8013fa8:	4628      	mov	r0, r5
 8013faa:	47b0      	blx	r6
 8013fac:	2800      	cmp	r0, #0
 8013fae:	dc06      	bgt.n	8013fbe <__sflush_r+0xfe>
 8013fb0:	89a3      	ldrh	r3, [r4, #12]
 8013fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fb6:	81a3      	strh	r3, [r4, #12]
 8013fb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013fbc:	e78e      	b.n	8013edc <__sflush_r+0x1c>
 8013fbe:	4407      	add	r7, r0
 8013fc0:	eba8 0800 	sub.w	r8, r8, r0
 8013fc4:	e7e9      	b.n	8013f9a <__sflush_r+0xda>
 8013fc6:	bf00      	nop
 8013fc8:	20400001 	.word	0x20400001

08013fcc <_fflush_r>:
 8013fcc:	b538      	push	{r3, r4, r5, lr}
 8013fce:	690b      	ldr	r3, [r1, #16]
 8013fd0:	4605      	mov	r5, r0
 8013fd2:	460c      	mov	r4, r1
 8013fd4:	b913      	cbnz	r3, 8013fdc <_fflush_r+0x10>
 8013fd6:	2500      	movs	r5, #0
 8013fd8:	4628      	mov	r0, r5
 8013fda:	bd38      	pop	{r3, r4, r5, pc}
 8013fdc:	b118      	cbz	r0, 8013fe6 <_fflush_r+0x1a>
 8013fde:	6983      	ldr	r3, [r0, #24]
 8013fe0:	b90b      	cbnz	r3, 8013fe6 <_fflush_r+0x1a>
 8013fe2:	f000 f887 	bl	80140f4 <__sinit>
 8013fe6:	4b14      	ldr	r3, [pc, #80]	; (8014038 <_fflush_r+0x6c>)
 8013fe8:	429c      	cmp	r4, r3
 8013fea:	d11b      	bne.n	8014024 <_fflush_r+0x58>
 8013fec:	686c      	ldr	r4, [r5, #4]
 8013fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d0ef      	beq.n	8013fd6 <_fflush_r+0xa>
 8013ff6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013ff8:	07d0      	lsls	r0, r2, #31
 8013ffa:	d404      	bmi.n	8014006 <_fflush_r+0x3a>
 8013ffc:	0599      	lsls	r1, r3, #22
 8013ffe:	d402      	bmi.n	8014006 <_fflush_r+0x3a>
 8014000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014002:	f7ff fcda 	bl	80139ba <__retarget_lock_acquire_recursive>
 8014006:	4628      	mov	r0, r5
 8014008:	4621      	mov	r1, r4
 801400a:	f7ff ff59 	bl	8013ec0 <__sflush_r>
 801400e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014010:	07da      	lsls	r2, r3, #31
 8014012:	4605      	mov	r5, r0
 8014014:	d4e0      	bmi.n	8013fd8 <_fflush_r+0xc>
 8014016:	89a3      	ldrh	r3, [r4, #12]
 8014018:	059b      	lsls	r3, r3, #22
 801401a:	d4dd      	bmi.n	8013fd8 <_fflush_r+0xc>
 801401c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801401e:	f7ff fccd 	bl	80139bc <__retarget_lock_release_recursive>
 8014022:	e7d9      	b.n	8013fd8 <_fflush_r+0xc>
 8014024:	4b05      	ldr	r3, [pc, #20]	; (801403c <_fflush_r+0x70>)
 8014026:	429c      	cmp	r4, r3
 8014028:	d101      	bne.n	801402e <_fflush_r+0x62>
 801402a:	68ac      	ldr	r4, [r5, #8]
 801402c:	e7df      	b.n	8013fee <_fflush_r+0x22>
 801402e:	4b04      	ldr	r3, [pc, #16]	; (8014040 <_fflush_r+0x74>)
 8014030:	429c      	cmp	r4, r3
 8014032:	bf08      	it	eq
 8014034:	68ec      	ldreq	r4, [r5, #12]
 8014036:	e7da      	b.n	8013fee <_fflush_r+0x22>
 8014038:	08014dd4 	.word	0x08014dd4
 801403c:	08014df4 	.word	0x08014df4
 8014040:	08014db4 	.word	0x08014db4

08014044 <std>:
 8014044:	2300      	movs	r3, #0
 8014046:	b510      	push	{r4, lr}
 8014048:	4604      	mov	r4, r0
 801404a:	e9c0 3300 	strd	r3, r3, [r0]
 801404e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014052:	6083      	str	r3, [r0, #8]
 8014054:	8181      	strh	r1, [r0, #12]
 8014056:	6643      	str	r3, [r0, #100]	; 0x64
 8014058:	81c2      	strh	r2, [r0, #14]
 801405a:	6183      	str	r3, [r0, #24]
 801405c:	4619      	mov	r1, r3
 801405e:	2208      	movs	r2, #8
 8014060:	305c      	adds	r0, #92	; 0x5c
 8014062:	f7fd fba1 	bl	80117a8 <memset>
 8014066:	4b05      	ldr	r3, [pc, #20]	; (801407c <std+0x38>)
 8014068:	6263      	str	r3, [r4, #36]	; 0x24
 801406a:	4b05      	ldr	r3, [pc, #20]	; (8014080 <std+0x3c>)
 801406c:	62a3      	str	r3, [r4, #40]	; 0x28
 801406e:	4b05      	ldr	r3, [pc, #20]	; (8014084 <std+0x40>)
 8014070:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014072:	4b05      	ldr	r3, [pc, #20]	; (8014088 <std+0x44>)
 8014074:	6224      	str	r4, [r4, #32]
 8014076:	6323      	str	r3, [r4, #48]	; 0x30
 8014078:	bd10      	pop	{r4, pc}
 801407a:	bf00      	nop
 801407c:	08014391 	.word	0x08014391
 8014080:	080143b3 	.word	0x080143b3
 8014084:	080143eb 	.word	0x080143eb
 8014088:	0801440f 	.word	0x0801440f

0801408c <_cleanup_r>:
 801408c:	4901      	ldr	r1, [pc, #4]	; (8014094 <_cleanup_r+0x8>)
 801408e:	f000 b8af 	b.w	80141f0 <_fwalk_reent>
 8014092:	bf00      	nop
 8014094:	08013fcd 	.word	0x08013fcd

08014098 <__sfmoreglue>:
 8014098:	b570      	push	{r4, r5, r6, lr}
 801409a:	1e4a      	subs	r2, r1, #1
 801409c:	2568      	movs	r5, #104	; 0x68
 801409e:	4355      	muls	r5, r2
 80140a0:	460e      	mov	r6, r1
 80140a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80140a6:	f7fd fbd7 	bl	8011858 <_malloc_r>
 80140aa:	4604      	mov	r4, r0
 80140ac:	b140      	cbz	r0, 80140c0 <__sfmoreglue+0x28>
 80140ae:	2100      	movs	r1, #0
 80140b0:	e9c0 1600 	strd	r1, r6, [r0]
 80140b4:	300c      	adds	r0, #12
 80140b6:	60a0      	str	r0, [r4, #8]
 80140b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80140bc:	f7fd fb74 	bl	80117a8 <memset>
 80140c0:	4620      	mov	r0, r4
 80140c2:	bd70      	pop	{r4, r5, r6, pc}

080140c4 <__sfp_lock_acquire>:
 80140c4:	4801      	ldr	r0, [pc, #4]	; (80140cc <__sfp_lock_acquire+0x8>)
 80140c6:	f7ff bc78 	b.w	80139ba <__retarget_lock_acquire_recursive>
 80140ca:	bf00      	nop
 80140cc:	20001240 	.word	0x20001240

080140d0 <__sfp_lock_release>:
 80140d0:	4801      	ldr	r0, [pc, #4]	; (80140d8 <__sfp_lock_release+0x8>)
 80140d2:	f7ff bc73 	b.w	80139bc <__retarget_lock_release_recursive>
 80140d6:	bf00      	nop
 80140d8:	20001240 	.word	0x20001240

080140dc <__sinit_lock_acquire>:
 80140dc:	4801      	ldr	r0, [pc, #4]	; (80140e4 <__sinit_lock_acquire+0x8>)
 80140de:	f7ff bc6c 	b.w	80139ba <__retarget_lock_acquire_recursive>
 80140e2:	bf00      	nop
 80140e4:	2000123b 	.word	0x2000123b

080140e8 <__sinit_lock_release>:
 80140e8:	4801      	ldr	r0, [pc, #4]	; (80140f0 <__sinit_lock_release+0x8>)
 80140ea:	f7ff bc67 	b.w	80139bc <__retarget_lock_release_recursive>
 80140ee:	bf00      	nop
 80140f0:	2000123b 	.word	0x2000123b

080140f4 <__sinit>:
 80140f4:	b510      	push	{r4, lr}
 80140f6:	4604      	mov	r4, r0
 80140f8:	f7ff fff0 	bl	80140dc <__sinit_lock_acquire>
 80140fc:	69a3      	ldr	r3, [r4, #24]
 80140fe:	b11b      	cbz	r3, 8014108 <__sinit+0x14>
 8014100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014104:	f7ff bff0 	b.w	80140e8 <__sinit_lock_release>
 8014108:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801410c:	6523      	str	r3, [r4, #80]	; 0x50
 801410e:	4b13      	ldr	r3, [pc, #76]	; (801415c <__sinit+0x68>)
 8014110:	4a13      	ldr	r2, [pc, #76]	; (8014160 <__sinit+0x6c>)
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	62a2      	str	r2, [r4, #40]	; 0x28
 8014116:	42a3      	cmp	r3, r4
 8014118:	bf04      	itt	eq
 801411a:	2301      	moveq	r3, #1
 801411c:	61a3      	streq	r3, [r4, #24]
 801411e:	4620      	mov	r0, r4
 8014120:	f000 f820 	bl	8014164 <__sfp>
 8014124:	6060      	str	r0, [r4, #4]
 8014126:	4620      	mov	r0, r4
 8014128:	f000 f81c 	bl	8014164 <__sfp>
 801412c:	60a0      	str	r0, [r4, #8]
 801412e:	4620      	mov	r0, r4
 8014130:	f000 f818 	bl	8014164 <__sfp>
 8014134:	2200      	movs	r2, #0
 8014136:	60e0      	str	r0, [r4, #12]
 8014138:	2104      	movs	r1, #4
 801413a:	6860      	ldr	r0, [r4, #4]
 801413c:	f7ff ff82 	bl	8014044 <std>
 8014140:	68a0      	ldr	r0, [r4, #8]
 8014142:	2201      	movs	r2, #1
 8014144:	2109      	movs	r1, #9
 8014146:	f7ff ff7d 	bl	8014044 <std>
 801414a:	68e0      	ldr	r0, [r4, #12]
 801414c:	2202      	movs	r2, #2
 801414e:	2112      	movs	r1, #18
 8014150:	f7ff ff78 	bl	8014044 <std>
 8014154:	2301      	movs	r3, #1
 8014156:	61a3      	str	r3, [r4, #24]
 8014158:	e7d2      	b.n	8014100 <__sinit+0xc>
 801415a:	bf00      	nop
 801415c:	08014a30 	.word	0x08014a30
 8014160:	0801408d 	.word	0x0801408d

08014164 <__sfp>:
 8014164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014166:	4607      	mov	r7, r0
 8014168:	f7ff ffac 	bl	80140c4 <__sfp_lock_acquire>
 801416c:	4b1e      	ldr	r3, [pc, #120]	; (80141e8 <__sfp+0x84>)
 801416e:	681e      	ldr	r6, [r3, #0]
 8014170:	69b3      	ldr	r3, [r6, #24]
 8014172:	b913      	cbnz	r3, 801417a <__sfp+0x16>
 8014174:	4630      	mov	r0, r6
 8014176:	f7ff ffbd 	bl	80140f4 <__sinit>
 801417a:	3648      	adds	r6, #72	; 0x48
 801417c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014180:	3b01      	subs	r3, #1
 8014182:	d503      	bpl.n	801418c <__sfp+0x28>
 8014184:	6833      	ldr	r3, [r6, #0]
 8014186:	b30b      	cbz	r3, 80141cc <__sfp+0x68>
 8014188:	6836      	ldr	r6, [r6, #0]
 801418a:	e7f7      	b.n	801417c <__sfp+0x18>
 801418c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014190:	b9d5      	cbnz	r5, 80141c8 <__sfp+0x64>
 8014192:	4b16      	ldr	r3, [pc, #88]	; (80141ec <__sfp+0x88>)
 8014194:	60e3      	str	r3, [r4, #12]
 8014196:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801419a:	6665      	str	r5, [r4, #100]	; 0x64
 801419c:	f7ff fc0c 	bl	80139b8 <__retarget_lock_init_recursive>
 80141a0:	f7ff ff96 	bl	80140d0 <__sfp_lock_release>
 80141a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80141a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80141ac:	6025      	str	r5, [r4, #0]
 80141ae:	61a5      	str	r5, [r4, #24]
 80141b0:	2208      	movs	r2, #8
 80141b2:	4629      	mov	r1, r5
 80141b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80141b8:	f7fd faf6 	bl	80117a8 <memset>
 80141bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80141c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80141c4:	4620      	mov	r0, r4
 80141c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141c8:	3468      	adds	r4, #104	; 0x68
 80141ca:	e7d9      	b.n	8014180 <__sfp+0x1c>
 80141cc:	2104      	movs	r1, #4
 80141ce:	4638      	mov	r0, r7
 80141d0:	f7ff ff62 	bl	8014098 <__sfmoreglue>
 80141d4:	4604      	mov	r4, r0
 80141d6:	6030      	str	r0, [r6, #0]
 80141d8:	2800      	cmp	r0, #0
 80141da:	d1d5      	bne.n	8014188 <__sfp+0x24>
 80141dc:	f7ff ff78 	bl	80140d0 <__sfp_lock_release>
 80141e0:	230c      	movs	r3, #12
 80141e2:	603b      	str	r3, [r7, #0]
 80141e4:	e7ee      	b.n	80141c4 <__sfp+0x60>
 80141e6:	bf00      	nop
 80141e8:	08014a30 	.word	0x08014a30
 80141ec:	ffff0001 	.word	0xffff0001

080141f0 <_fwalk_reent>:
 80141f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141f4:	4606      	mov	r6, r0
 80141f6:	4688      	mov	r8, r1
 80141f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80141fc:	2700      	movs	r7, #0
 80141fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014202:	f1b9 0901 	subs.w	r9, r9, #1
 8014206:	d505      	bpl.n	8014214 <_fwalk_reent+0x24>
 8014208:	6824      	ldr	r4, [r4, #0]
 801420a:	2c00      	cmp	r4, #0
 801420c:	d1f7      	bne.n	80141fe <_fwalk_reent+0xe>
 801420e:	4638      	mov	r0, r7
 8014210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014214:	89ab      	ldrh	r3, [r5, #12]
 8014216:	2b01      	cmp	r3, #1
 8014218:	d907      	bls.n	801422a <_fwalk_reent+0x3a>
 801421a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801421e:	3301      	adds	r3, #1
 8014220:	d003      	beq.n	801422a <_fwalk_reent+0x3a>
 8014222:	4629      	mov	r1, r5
 8014224:	4630      	mov	r0, r6
 8014226:	47c0      	blx	r8
 8014228:	4307      	orrs	r7, r0
 801422a:	3568      	adds	r5, #104	; 0x68
 801422c:	e7e9      	b.n	8014202 <_fwalk_reent+0x12>

0801422e <__swhatbuf_r>:
 801422e:	b570      	push	{r4, r5, r6, lr}
 8014230:	460e      	mov	r6, r1
 8014232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014236:	2900      	cmp	r1, #0
 8014238:	b096      	sub	sp, #88	; 0x58
 801423a:	4614      	mov	r4, r2
 801423c:	461d      	mov	r5, r3
 801423e:	da07      	bge.n	8014250 <__swhatbuf_r+0x22>
 8014240:	2300      	movs	r3, #0
 8014242:	602b      	str	r3, [r5, #0]
 8014244:	89b3      	ldrh	r3, [r6, #12]
 8014246:	061a      	lsls	r2, r3, #24
 8014248:	d410      	bmi.n	801426c <__swhatbuf_r+0x3e>
 801424a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801424e:	e00e      	b.n	801426e <__swhatbuf_r+0x40>
 8014250:	466a      	mov	r2, sp
 8014252:	f000 f903 	bl	801445c <_fstat_r>
 8014256:	2800      	cmp	r0, #0
 8014258:	dbf2      	blt.n	8014240 <__swhatbuf_r+0x12>
 801425a:	9a01      	ldr	r2, [sp, #4]
 801425c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014260:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014264:	425a      	negs	r2, r3
 8014266:	415a      	adcs	r2, r3
 8014268:	602a      	str	r2, [r5, #0]
 801426a:	e7ee      	b.n	801424a <__swhatbuf_r+0x1c>
 801426c:	2340      	movs	r3, #64	; 0x40
 801426e:	2000      	movs	r0, #0
 8014270:	6023      	str	r3, [r4, #0]
 8014272:	b016      	add	sp, #88	; 0x58
 8014274:	bd70      	pop	{r4, r5, r6, pc}
	...

08014278 <__smakebuf_r>:
 8014278:	898b      	ldrh	r3, [r1, #12]
 801427a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801427c:	079d      	lsls	r5, r3, #30
 801427e:	4606      	mov	r6, r0
 8014280:	460c      	mov	r4, r1
 8014282:	d507      	bpl.n	8014294 <__smakebuf_r+0x1c>
 8014284:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014288:	6023      	str	r3, [r4, #0]
 801428a:	6123      	str	r3, [r4, #16]
 801428c:	2301      	movs	r3, #1
 801428e:	6163      	str	r3, [r4, #20]
 8014290:	b002      	add	sp, #8
 8014292:	bd70      	pop	{r4, r5, r6, pc}
 8014294:	ab01      	add	r3, sp, #4
 8014296:	466a      	mov	r2, sp
 8014298:	f7ff ffc9 	bl	801422e <__swhatbuf_r>
 801429c:	9900      	ldr	r1, [sp, #0]
 801429e:	4605      	mov	r5, r0
 80142a0:	4630      	mov	r0, r6
 80142a2:	f7fd fad9 	bl	8011858 <_malloc_r>
 80142a6:	b948      	cbnz	r0, 80142bc <__smakebuf_r+0x44>
 80142a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142ac:	059a      	lsls	r2, r3, #22
 80142ae:	d4ef      	bmi.n	8014290 <__smakebuf_r+0x18>
 80142b0:	f023 0303 	bic.w	r3, r3, #3
 80142b4:	f043 0302 	orr.w	r3, r3, #2
 80142b8:	81a3      	strh	r3, [r4, #12]
 80142ba:	e7e3      	b.n	8014284 <__smakebuf_r+0xc>
 80142bc:	4b0d      	ldr	r3, [pc, #52]	; (80142f4 <__smakebuf_r+0x7c>)
 80142be:	62b3      	str	r3, [r6, #40]	; 0x28
 80142c0:	89a3      	ldrh	r3, [r4, #12]
 80142c2:	6020      	str	r0, [r4, #0]
 80142c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80142c8:	81a3      	strh	r3, [r4, #12]
 80142ca:	9b00      	ldr	r3, [sp, #0]
 80142cc:	6163      	str	r3, [r4, #20]
 80142ce:	9b01      	ldr	r3, [sp, #4]
 80142d0:	6120      	str	r0, [r4, #16]
 80142d2:	b15b      	cbz	r3, 80142ec <__smakebuf_r+0x74>
 80142d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80142d8:	4630      	mov	r0, r6
 80142da:	f000 f8d1 	bl	8014480 <_isatty_r>
 80142de:	b128      	cbz	r0, 80142ec <__smakebuf_r+0x74>
 80142e0:	89a3      	ldrh	r3, [r4, #12]
 80142e2:	f023 0303 	bic.w	r3, r3, #3
 80142e6:	f043 0301 	orr.w	r3, r3, #1
 80142ea:	81a3      	strh	r3, [r4, #12]
 80142ec:	89a0      	ldrh	r0, [r4, #12]
 80142ee:	4305      	orrs	r5, r0
 80142f0:	81a5      	strh	r5, [r4, #12]
 80142f2:	e7cd      	b.n	8014290 <__smakebuf_r+0x18>
 80142f4:	0801408d 	.word	0x0801408d

080142f8 <_malloc_usable_size_r>:
 80142f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80142fc:	1f18      	subs	r0, r3, #4
 80142fe:	2b00      	cmp	r3, #0
 8014300:	bfbc      	itt	lt
 8014302:	580b      	ldrlt	r3, [r1, r0]
 8014304:	18c0      	addlt	r0, r0, r3
 8014306:	4770      	bx	lr

08014308 <_raise_r>:
 8014308:	291f      	cmp	r1, #31
 801430a:	b538      	push	{r3, r4, r5, lr}
 801430c:	4604      	mov	r4, r0
 801430e:	460d      	mov	r5, r1
 8014310:	d904      	bls.n	801431c <_raise_r+0x14>
 8014312:	2316      	movs	r3, #22
 8014314:	6003      	str	r3, [r0, #0]
 8014316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801431a:	bd38      	pop	{r3, r4, r5, pc}
 801431c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801431e:	b112      	cbz	r2, 8014326 <_raise_r+0x1e>
 8014320:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014324:	b94b      	cbnz	r3, 801433a <_raise_r+0x32>
 8014326:	4620      	mov	r0, r4
 8014328:	f000 f830 	bl	801438c <_getpid_r>
 801432c:	462a      	mov	r2, r5
 801432e:	4601      	mov	r1, r0
 8014330:	4620      	mov	r0, r4
 8014332:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014336:	f000 b817 	b.w	8014368 <_kill_r>
 801433a:	2b01      	cmp	r3, #1
 801433c:	d00a      	beq.n	8014354 <_raise_r+0x4c>
 801433e:	1c59      	adds	r1, r3, #1
 8014340:	d103      	bne.n	801434a <_raise_r+0x42>
 8014342:	2316      	movs	r3, #22
 8014344:	6003      	str	r3, [r0, #0]
 8014346:	2001      	movs	r0, #1
 8014348:	e7e7      	b.n	801431a <_raise_r+0x12>
 801434a:	2400      	movs	r4, #0
 801434c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014350:	4628      	mov	r0, r5
 8014352:	4798      	blx	r3
 8014354:	2000      	movs	r0, #0
 8014356:	e7e0      	b.n	801431a <_raise_r+0x12>

08014358 <raise>:
 8014358:	4b02      	ldr	r3, [pc, #8]	; (8014364 <raise+0xc>)
 801435a:	4601      	mov	r1, r0
 801435c:	6818      	ldr	r0, [r3, #0]
 801435e:	f7ff bfd3 	b.w	8014308 <_raise_r>
 8014362:	bf00      	nop
 8014364:	20000290 	.word	0x20000290

08014368 <_kill_r>:
 8014368:	b538      	push	{r3, r4, r5, lr}
 801436a:	4d07      	ldr	r5, [pc, #28]	; (8014388 <_kill_r+0x20>)
 801436c:	2300      	movs	r3, #0
 801436e:	4604      	mov	r4, r0
 8014370:	4608      	mov	r0, r1
 8014372:	4611      	mov	r1, r2
 8014374:	602b      	str	r3, [r5, #0]
 8014376:	f000 f8d7 	bl	8014528 <_kill>
 801437a:	1c43      	adds	r3, r0, #1
 801437c:	d102      	bne.n	8014384 <_kill_r+0x1c>
 801437e:	682b      	ldr	r3, [r5, #0]
 8014380:	b103      	cbz	r3, 8014384 <_kill_r+0x1c>
 8014382:	6023      	str	r3, [r4, #0]
 8014384:	bd38      	pop	{r3, r4, r5, pc}
 8014386:	bf00      	nop
 8014388:	20001234 	.word	0x20001234

0801438c <_getpid_r>:
 801438c:	f000 b8bc 	b.w	8014508 <_getpid>

08014390 <__sread>:
 8014390:	b510      	push	{r4, lr}
 8014392:	460c      	mov	r4, r1
 8014394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014398:	f000 f894 	bl	80144c4 <_read_r>
 801439c:	2800      	cmp	r0, #0
 801439e:	bfab      	itete	ge
 80143a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80143a2:	89a3      	ldrhlt	r3, [r4, #12]
 80143a4:	181b      	addge	r3, r3, r0
 80143a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80143aa:	bfac      	ite	ge
 80143ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80143ae:	81a3      	strhlt	r3, [r4, #12]
 80143b0:	bd10      	pop	{r4, pc}

080143b2 <__swrite>:
 80143b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143b6:	461f      	mov	r7, r3
 80143b8:	898b      	ldrh	r3, [r1, #12]
 80143ba:	05db      	lsls	r3, r3, #23
 80143bc:	4605      	mov	r5, r0
 80143be:	460c      	mov	r4, r1
 80143c0:	4616      	mov	r6, r2
 80143c2:	d505      	bpl.n	80143d0 <__swrite+0x1e>
 80143c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143c8:	2302      	movs	r3, #2
 80143ca:	2200      	movs	r2, #0
 80143cc:	f000 f868 	bl	80144a0 <_lseek_r>
 80143d0:	89a3      	ldrh	r3, [r4, #12]
 80143d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80143d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80143da:	81a3      	strh	r3, [r4, #12]
 80143dc:	4632      	mov	r2, r6
 80143de:	463b      	mov	r3, r7
 80143e0:	4628      	mov	r0, r5
 80143e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80143e6:	f000 b817 	b.w	8014418 <_write_r>

080143ea <__sseek>:
 80143ea:	b510      	push	{r4, lr}
 80143ec:	460c      	mov	r4, r1
 80143ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143f2:	f000 f855 	bl	80144a0 <_lseek_r>
 80143f6:	1c43      	adds	r3, r0, #1
 80143f8:	89a3      	ldrh	r3, [r4, #12]
 80143fa:	bf15      	itete	ne
 80143fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80143fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014402:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014406:	81a3      	strheq	r3, [r4, #12]
 8014408:	bf18      	it	ne
 801440a:	81a3      	strhne	r3, [r4, #12]
 801440c:	bd10      	pop	{r4, pc}

0801440e <__sclose>:
 801440e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014412:	f000 b813 	b.w	801443c <_close_r>
	...

08014418 <_write_r>:
 8014418:	b538      	push	{r3, r4, r5, lr}
 801441a:	4d07      	ldr	r5, [pc, #28]	; (8014438 <_write_r+0x20>)
 801441c:	4604      	mov	r4, r0
 801441e:	4608      	mov	r0, r1
 8014420:	4611      	mov	r1, r2
 8014422:	2200      	movs	r2, #0
 8014424:	602a      	str	r2, [r5, #0]
 8014426:	461a      	mov	r2, r3
 8014428:	f000 f8a4 	bl	8014574 <_write>
 801442c:	1c43      	adds	r3, r0, #1
 801442e:	d102      	bne.n	8014436 <_write_r+0x1e>
 8014430:	682b      	ldr	r3, [r5, #0]
 8014432:	b103      	cbz	r3, 8014436 <_write_r+0x1e>
 8014434:	6023      	str	r3, [r4, #0]
 8014436:	bd38      	pop	{r3, r4, r5, pc}
 8014438:	20001234 	.word	0x20001234

0801443c <_close_r>:
 801443c:	b538      	push	{r3, r4, r5, lr}
 801443e:	4d06      	ldr	r5, [pc, #24]	; (8014458 <_close_r+0x1c>)
 8014440:	2300      	movs	r3, #0
 8014442:	4604      	mov	r4, r0
 8014444:	4608      	mov	r0, r1
 8014446:	602b      	str	r3, [r5, #0]
 8014448:	f000 f84e 	bl	80144e8 <_close>
 801444c:	1c43      	adds	r3, r0, #1
 801444e:	d102      	bne.n	8014456 <_close_r+0x1a>
 8014450:	682b      	ldr	r3, [r5, #0]
 8014452:	b103      	cbz	r3, 8014456 <_close_r+0x1a>
 8014454:	6023      	str	r3, [r4, #0]
 8014456:	bd38      	pop	{r3, r4, r5, pc}
 8014458:	20001234 	.word	0x20001234

0801445c <_fstat_r>:
 801445c:	b538      	push	{r3, r4, r5, lr}
 801445e:	4d07      	ldr	r5, [pc, #28]	; (801447c <_fstat_r+0x20>)
 8014460:	2300      	movs	r3, #0
 8014462:	4604      	mov	r4, r0
 8014464:	4608      	mov	r0, r1
 8014466:	4611      	mov	r1, r2
 8014468:	602b      	str	r3, [r5, #0]
 801446a:	f000 f845 	bl	80144f8 <_fstat>
 801446e:	1c43      	adds	r3, r0, #1
 8014470:	d102      	bne.n	8014478 <_fstat_r+0x1c>
 8014472:	682b      	ldr	r3, [r5, #0]
 8014474:	b103      	cbz	r3, 8014478 <_fstat_r+0x1c>
 8014476:	6023      	str	r3, [r4, #0]
 8014478:	bd38      	pop	{r3, r4, r5, pc}
 801447a:	bf00      	nop
 801447c:	20001234 	.word	0x20001234

08014480 <_isatty_r>:
 8014480:	b538      	push	{r3, r4, r5, lr}
 8014482:	4d06      	ldr	r5, [pc, #24]	; (801449c <_isatty_r+0x1c>)
 8014484:	2300      	movs	r3, #0
 8014486:	4604      	mov	r4, r0
 8014488:	4608      	mov	r0, r1
 801448a:	602b      	str	r3, [r5, #0]
 801448c:	f000 f844 	bl	8014518 <_isatty>
 8014490:	1c43      	adds	r3, r0, #1
 8014492:	d102      	bne.n	801449a <_isatty_r+0x1a>
 8014494:	682b      	ldr	r3, [r5, #0]
 8014496:	b103      	cbz	r3, 801449a <_isatty_r+0x1a>
 8014498:	6023      	str	r3, [r4, #0]
 801449a:	bd38      	pop	{r3, r4, r5, pc}
 801449c:	20001234 	.word	0x20001234

080144a0 <_lseek_r>:
 80144a0:	b538      	push	{r3, r4, r5, lr}
 80144a2:	4d07      	ldr	r5, [pc, #28]	; (80144c0 <_lseek_r+0x20>)
 80144a4:	4604      	mov	r4, r0
 80144a6:	4608      	mov	r0, r1
 80144a8:	4611      	mov	r1, r2
 80144aa:	2200      	movs	r2, #0
 80144ac:	602a      	str	r2, [r5, #0]
 80144ae:	461a      	mov	r2, r3
 80144b0:	f000 f842 	bl	8014538 <_lseek>
 80144b4:	1c43      	adds	r3, r0, #1
 80144b6:	d102      	bne.n	80144be <_lseek_r+0x1e>
 80144b8:	682b      	ldr	r3, [r5, #0]
 80144ba:	b103      	cbz	r3, 80144be <_lseek_r+0x1e>
 80144bc:	6023      	str	r3, [r4, #0]
 80144be:	bd38      	pop	{r3, r4, r5, pc}
 80144c0:	20001234 	.word	0x20001234

080144c4 <_read_r>:
 80144c4:	b538      	push	{r3, r4, r5, lr}
 80144c6:	4d07      	ldr	r5, [pc, #28]	; (80144e4 <_read_r+0x20>)
 80144c8:	4604      	mov	r4, r0
 80144ca:	4608      	mov	r0, r1
 80144cc:	4611      	mov	r1, r2
 80144ce:	2200      	movs	r2, #0
 80144d0:	602a      	str	r2, [r5, #0]
 80144d2:	461a      	mov	r2, r3
 80144d4:	f000 f838 	bl	8014548 <_read>
 80144d8:	1c43      	adds	r3, r0, #1
 80144da:	d102      	bne.n	80144e2 <_read_r+0x1e>
 80144dc:	682b      	ldr	r3, [r5, #0]
 80144de:	b103      	cbz	r3, 80144e2 <_read_r+0x1e>
 80144e0:	6023      	str	r3, [r4, #0]
 80144e2:	bd38      	pop	{r3, r4, r5, pc}
 80144e4:	20001234 	.word	0x20001234

080144e8 <_close>:
 80144e8:	4b02      	ldr	r3, [pc, #8]	; (80144f4 <_close+0xc>)
 80144ea:	2258      	movs	r2, #88	; 0x58
 80144ec:	601a      	str	r2, [r3, #0]
 80144ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80144f2:	4770      	bx	lr
 80144f4:	20001234 	.word	0x20001234

080144f8 <_fstat>:
 80144f8:	4b02      	ldr	r3, [pc, #8]	; (8014504 <_fstat+0xc>)
 80144fa:	2258      	movs	r2, #88	; 0x58
 80144fc:	601a      	str	r2, [r3, #0]
 80144fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014502:	4770      	bx	lr
 8014504:	20001234 	.word	0x20001234

08014508 <_getpid>:
 8014508:	4b02      	ldr	r3, [pc, #8]	; (8014514 <_getpid+0xc>)
 801450a:	2258      	movs	r2, #88	; 0x58
 801450c:	601a      	str	r2, [r3, #0]
 801450e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014512:	4770      	bx	lr
 8014514:	20001234 	.word	0x20001234

08014518 <_isatty>:
 8014518:	4b02      	ldr	r3, [pc, #8]	; (8014524 <_isatty+0xc>)
 801451a:	2258      	movs	r2, #88	; 0x58
 801451c:	601a      	str	r2, [r3, #0]
 801451e:	2000      	movs	r0, #0
 8014520:	4770      	bx	lr
 8014522:	bf00      	nop
 8014524:	20001234 	.word	0x20001234

08014528 <_kill>:
 8014528:	4b02      	ldr	r3, [pc, #8]	; (8014534 <_kill+0xc>)
 801452a:	2258      	movs	r2, #88	; 0x58
 801452c:	601a      	str	r2, [r3, #0]
 801452e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014532:	4770      	bx	lr
 8014534:	20001234 	.word	0x20001234

08014538 <_lseek>:
 8014538:	4b02      	ldr	r3, [pc, #8]	; (8014544 <_lseek+0xc>)
 801453a:	2258      	movs	r2, #88	; 0x58
 801453c:	601a      	str	r2, [r3, #0]
 801453e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014542:	4770      	bx	lr
 8014544:	20001234 	.word	0x20001234

08014548 <_read>:
 8014548:	4b02      	ldr	r3, [pc, #8]	; (8014554 <_read+0xc>)
 801454a:	2258      	movs	r2, #88	; 0x58
 801454c:	601a      	str	r2, [r3, #0]
 801454e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014552:	4770      	bx	lr
 8014554:	20001234 	.word	0x20001234

08014558 <_sbrk>:
 8014558:	4b04      	ldr	r3, [pc, #16]	; (801456c <_sbrk+0x14>)
 801455a:	6819      	ldr	r1, [r3, #0]
 801455c:	4602      	mov	r2, r0
 801455e:	b909      	cbnz	r1, 8014564 <_sbrk+0xc>
 8014560:	4903      	ldr	r1, [pc, #12]	; (8014570 <_sbrk+0x18>)
 8014562:	6019      	str	r1, [r3, #0]
 8014564:	6818      	ldr	r0, [r3, #0]
 8014566:	4402      	add	r2, r0
 8014568:	601a      	str	r2, [r3, #0]
 801456a:	4770      	bx	lr
 801456c:	20000620 	.word	0x20000620
 8014570:	20001244 	.word	0x20001244

08014574 <_write>:
 8014574:	4b02      	ldr	r3, [pc, #8]	; (8014580 <_write+0xc>)
 8014576:	2258      	movs	r2, #88	; 0x58
 8014578:	601a      	str	r2, [r3, #0]
 801457a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801457e:	4770      	bx	lr
 8014580:	20001234 	.word	0x20001234

08014584 <_exit>:
 8014584:	e7fe      	b.n	8014584 <_exit>
	...

08014588 <_init>:
 8014588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801458a:	bf00      	nop
 801458c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801458e:	bc08      	pop	{r3}
 8014590:	469e      	mov	lr, r3
 8014592:	4770      	bx	lr

08014594 <_fini>:
 8014594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014596:	bf00      	nop
 8014598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801459a:	bc08      	pop	{r3}
 801459c:	469e      	mov	lr, r3
 801459e:	4770      	bx	lr
