INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yahya/Documents/Vivado/Lab01/Lab_1.srcs/sim_1/new/adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
