\doxysubsubsubsection{TIM Input Capture Selection }
\hypertarget{group___t_i_m___input___capture___selection}{}\label{group___t_i_m___input___capture___selection}\index{TIM Input Capture Selection@{TIM Input Capture Selection}}
Collaboration diagram for TIM Input Capture Selection\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___t_i_m___input___capture___selection}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4}{TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}{TIM\+\_\+\+ICSELECTION\+\_\+\+TRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___t_i_m___input___capture___selection_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_DIRECTTI@{TIM\_ICSELECTION\_DIRECTTI}}
\index{TIM\_ICSELECTION\_DIRECTTI@{TIM\_ICSELECTION\_DIRECTTI}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_DIRECTTI}{TIM\_ICSELECTION\_DIRECTTI}}
{\footnotesize\ttfamily \label{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3} 
\#define TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00632}{632}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4}\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_INDIRECTTI@{TIM\_ICSELECTION\_INDIRECTTI}}
\index{TIM\_ICSELECTION\_INDIRECTTI@{TIM\_ICSELECTION\_INDIRECTTI}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_INDIRECTTI}{TIM\_ICSELECTION\_INDIRECTTI}}
{\footnotesize\ttfamily \label{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4} 
\#define TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00633}{633}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}\index{TIM Input Capture Selection@{TIM Input Capture Selection}!TIM\_ICSELECTION\_TRC@{TIM\_ICSELECTION\_TRC}}
\index{TIM\_ICSELECTION\_TRC@{TIM\_ICSELECTION\_TRC}!TIM Input Capture Selection@{TIM Input Capture Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ICSELECTION\_TRC}{TIM\_ICSELECTION\_TRC}}
{\footnotesize\ttfamily \label{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7} 
\#define TIM\+\_\+\+ICSELECTION\+\_\+\+TRC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}}

TIM Input 1, 2, 3 or 4 is selected to be connected to TRC 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32f4xx__hal__tim_8h_source}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}.

