/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri May 12 15:17:46 2017
 *                 Full Compile MD5 Checksum  9b27c1ffe716b6fcb3e20c3fac542ca5
 *                     (minus title and desc)
 *                 MD5 Checksum               08960d60442e1991142b512385601520
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1444
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_UFE_CORE_H__
#define BCHP_UFE_CORE_H__

/***************************************************************************
 *UFE_CORE - UFE Core Register Set
 ***************************************************************************/
#define BCHP_UFE_CORE_UFE_CTRL                   0x22300000 /* [RW][32] UFE Control */
#define BCHP_UFE_CORE_HDOFFCTL0                  0x22300004 /* [RW][32] ADC Handoff Control */
#define BCHP_UFE_CORE_HDOFFSTS                   0x22300008 /* [RO][32] ADC Handoff Status */
#define BCHP_UFE_CORE_DDFS_FCW                   0x2230000c /* [RW][32] DDFS Frequency Control Word */
#define BCHP_UFE_CORE_CLIP_EN                    0x22300010 /* [RW][32] Clip Enable */
#define BCHP_UFE_CORE_CLIP_STATUS                0x22300014 /* [RO][32] Clip Status */
#define BCHP_UFE_CORE_CLIP_CLEAR                 0x22300018 /* [RW][32] ADC Clip Clear */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI          0x2230001c /* [RW][32] ADC Clip Threshold for PI Lane */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO          0x22300020 /* [RW][32] ADC Clip Threshold for PO Lane */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_0        0x22300024 /* [RW][32] ADC Clip Count for PI Dmx0 Lane */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_1        0x22300028 /* [RW][32] ADC Clip Count for PI Dmx1 Lane */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_0        0x2230002c /* [RW][32] ADC Clip Count for PO Dmx0 Lane */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_1        0x22300030 /* [RW][32] ADC Clip Count for PO Dmx1 Lane */
#define BCHP_UFE_CORE_CORE_CLIP_CNT              0x22300034 /* [RW][32] Core Clip Count */
#define BCHP_UFE_CORE_ACI                        0x22300050 /* [RW][32] ACI control register */
#define BCHP_UFE_CORE_ACI_COEFFS_0               0x22300054 /* [CFG][32] Programmable ACI Filter Coefficient Register 0 */
#define BCHP_UFE_CORE_ACI_COEFFS_1               0x22300058 /* [CFG][32] Programmable ACI Filter Coefficient Register 1 */
#define BCHP_UFE_CORE_ACI_COEFFS_2               0x2230005c /* [CFG][32] Programmable ACI Filter Coefficient Register 2 */
#define BCHP_UFE_CORE_ACI_COEFFS_3               0x22300060 /* [CFG][32] Programmable ACI Filter Coefficient Register 3 */
#define BCHP_UFE_CORE_ACI_COEFFS_4               0x22300064 /* [CFG][32] Programmable ACI Filter Coefficient Register 4 */
#define BCHP_UFE_CORE_ACI_COEFFS_5               0x22300068 /* [CFG][32] Programmable ACI Filter Coefficient Register 5 */
#define BCHP_UFE_CORE_ACI_COEFFS_6               0x2230006c /* [CFG][32] Programmable ACI Filter Coefficient Register 6 */
#define BCHP_UFE_CORE_ACI_COEFFS_7               0x22300070 /* [CFG][32] Programmable ACI Filter Coefficient Register 7 */
#define BCHP_UFE_CORE_ACI_COEFFS_8               0x22300074 /* [CFG][32] Programmable ACI Filter Coefficient Register 8 */
#define BCHP_UFE_CORE_ACI_COEFFS_9               0x22300078 /* [CFG][32] Programmable ACI Filter Coefficient Register 9 */
#define BCHP_UFE_CORE_ACI_COEFFS_10              0x2230007c /* [CFG][32] Programmable ACI Filter Coefficient Register 10 */
#define BCHP_UFE_CORE_ACI_COEFFS_11              0x22300080 /* [CFG][32] Programmable ACI Filter Coefficient Register 11 */
#define BCHP_UFE_CORE_ACI_COEFFS_12              0x22300084 /* [CFG][32] Programmable ACI Filter Coefficient Register 12 */
#define BCHP_UFE_CORE_ACI_COEFFS_13              0x22300088 /* [CFG][32] Programmable ACI Filter Coefficient Register 13 */
#define BCHP_UFE_CORE_ACI_COEFFS_14              0x2230008c /* [CFG][32] Programmable ACI Filter Coefficient Register 14 */
#define BCHP_UFE_CORE_ACI_COEFFS_15              0x22300090 /* [CFG][32] Programmable ACI Filter Coefficient Register 15 */
#define BCHP_UFE_CORE_ACI_COEFFS_16              0x22300094 /* [CFG][32] Programmable ACI Filter Coefficient Register 16 */
#define BCHP_UFE_CORE_ACI_COEFFS_17              0x22300098 /* [CFG][32] Programmable ACI Filter Coefficient Register 17 */
#define BCHP_UFE_CORE_AGF                        0x223000b0 /* [RW][32] Digital Fine AGC Control Register */
#define BCHP_UFE_CORE_AGFI                       0x223000b4 /* [RW][32] Digital AGC(Fine) Integrator Value */
#define BCHP_UFE_CORE_AGFLI                      0x223000b8 /* [RW][32] Digital AGC(Fine) Leaky Integrator Value */
#define BCHP_UFE_CORE_AGF_AVG                    0x223000bc /* [RW][32] Digital AGC(Fine) Averager Control Register */
#define BCHP_UFE_CORE_AGFI_AVG                   0x223000c0 /* [RW][32] Digital AGC(Fine) Integrator Averager Value */
#define BCHP_UFE_CORE_AGC_DCOC                   0x223000d0 /* [RW][32] AGC DC Canceller Control Register */
#define BCHP_UFE_CORE_AGC_DCOPD                  0x223000d4 /* [RW][32] AGC DC PD_IN_VAL as input to AGC DC canceller Load-in Value */
#define BCHP_UFE_CORE_AGC_IFDCI                  0x223000d8 /* [RW][32] AGC DC Canceller Integrator Value */
#define BCHP_UFE_CORE_AGC1                       0x223000dc /* [RW][32] IF / Tuner AGC Control Register 1 */
#define BCHP_UFE_CORE_AGC2                       0x223000e0 /* [RW][32] IF / Tuner AGC Control Register 2 */
#define BCHP_UFE_CORE_AGC3                       0x223000e4 /* [RW][32] IF / Tuner AGC Control Register 3 */
#define BCHP_UFE_CORE_AGCII                      0x223000e8 /* [RW][32] IF AGC Integrator Value */
#define BCHP_UFE_CORE_PGA                        0x223000ec /* [RW][32] Analog Front End PGA Control Register */
#define BCHP_UFE_CORE_PGADI                      0x223000f0 /* [RW][32] Analog Front End PGA Control Register (Decimation) */
#define BCHP_UFE_CORE_PGAHI                      0x223000f4 /* [RW][32] Analog Front End PGA Control Register (Hysteresis) */
#define BCHP_UFE_CORE_AGCILI                     0x223000f8 /* [RO][32] IF AGC Leaky Integrator Value */
#define BCHP_UFE_CORE_AGCIDI                     0x223000fc /* [RO][32] IF AGC Delta Sigma Integrator Value */
#define BCHP_UFE_CORE_AGCTI                      0x22300100 /* [RW][32] Tuner AGC Integrator Value */
#define BCHP_UFE_CORE_AGCTDI                     0x22300104 /* [RO][32] Tuner AGC Delta Sigma Integrator Value */
#define BCHP_UFE_CORE_GDI                        0x22300108 /* [RO][32] General Purpose Sigma Delta Control Register */
#define BCHP_UFE_CORE_AGC_MISC                   0x2230010c /* [RW][32] AGC miscellaneous controls */
#define BCHP_UFE_CORE_AIFUT                      0x22300110 /* [RW][32] AI AGC IF Integrator Upper Threshold */
#define BCHP_UFE_CORE_ARFUT                      0x22300114 /* [RW][32] AI AGC RF Integrator Upper Threshold */
#define BCHP_UFE_CORE_AIFLT                      0x22300118 /* [RW][32] AI AGC IF Integrator Lower Threshold */
#define BCHP_UFE_CORE_ARFLT                      0x2230011c /* [RW][32] AI AGC RF Integrator Lower Threshold */
#define BCHP_UFE_CORE_ADSFCNT                    0x22300120 /* [RW][32] AI AGC Delta Sigma Clock Enable Counter */
#define BCHP_UFE_CORE_MISCTL                     0x22300124 /* [RW][32] AI Miscellaneous Control */
#define BCHP_UFE_CORE_ALBK                       0x22300128 /* [RO][32] AI AGC Status Ready Only Register */
#define BCHP_UFE_CORE_ADSG                       0x2230012c /* [RW][32] AI Fixed Values For AGC IF And RF Delta-Sigmas */
#define BCHP_UFE_CORE_AGC_CRC_VALUE              0x22300130 /* [RO][32] AGC CRC read value */
#define BCHP_UFE_CORE_ADC_TP_DCM                 0x22300140 /* [RW][32] ADC test port decimation */
#define BCHP_UFE_CORE_TP_CTRL                    0x22300144 /* [RW][32] TP Control */
#define BCHP_UFE_CORE_CRC_VALUE                  0x22300148 /* [RO][32] CRC read value */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0           0x22300160 /* [RW][32] Trigger control for Term0 */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1           0x22300164 /* [RW][32] Trigger control for Term1 */
#define BCHP_UFE_CORE_TRIG_SFT_EN                0x22300168 /* [WO][32] UFE Software Trigger */
#define BCHP_UFE_CORE_DIAG_CTRL                  0x2230016c /* [RW][32] UFE Diag Control */
#define BCHP_UFE_CORE_LEAP_FIFO                  0x22300170 /* [RW][32] UFE LEAP FIFO Control/Status */
#define BCHP_UFE_CORE_TRIG_CNT                   0x22300174 /* [RO][32] UFE Trigger Count */
#define BCHP_UFE_CORE_SFT_REG0                   0x22300180 /* [RW][32] SFT_REG0 */
#define BCHP_UFE_CORE_SFT_REG1                   0x22300184 /* [RW][32] SFT_REG1 */

/***************************************************************************
 *UFE_CTRL - UFE Control
 ***************************************************************************/
/* UFE_CORE :: UFE_CTRL :: reserved_for_eco0 [31:05] */
#define BCHP_UFE_CORE_UFE_CTRL_reserved_for_eco0_MASK              0xffffffe0
#define BCHP_UFE_CORE_UFE_CTRL_reserved_for_eco0_SHIFT             5
#define BCHP_UFE_CORE_UFE_CTRL_reserved_for_eco0_DEFAULT           0x00000000

/* UFE_CORE :: UFE_CTRL :: lfsr_en [04:04] */
#define BCHP_UFE_CORE_UFE_CTRL_lfsr_en_MASK                        0x00000010
#define BCHP_UFE_CORE_UFE_CTRL_lfsr_en_SHIFT                       4
#define BCHP_UFE_CORE_UFE_CTRL_lfsr_en_DEFAULT                     0x00000000

/* UFE_CORE :: UFE_CTRL :: swp_ddfs [03:03] */
#define BCHP_UFE_CORE_UFE_CTRL_swp_ddfs_MASK                       0x00000008
#define BCHP_UFE_CORE_UFE_CTRL_swp_ddfs_SHIFT                      3
#define BCHP_UFE_CORE_UFE_CTRL_swp_ddfs_DEFAULT                    0x00000000

/* UFE_CORE :: UFE_CTRL :: neg_fcw [02:02] */
#define BCHP_UFE_CORE_UFE_CTRL_neg_fcw_MASK                        0x00000004
#define BCHP_UFE_CORE_UFE_CTRL_neg_fcw_SHIFT                       2
#define BCHP_UFE_CORE_UFE_CTRL_neg_fcw_DEFAULT                     0x00000000

/* UFE_CORE :: UFE_CTRL :: sp_inv [01:01] */
#define BCHP_UFE_CORE_UFE_CTRL_sp_inv_MASK                         0x00000002
#define BCHP_UFE_CORE_UFE_CTRL_sp_inv_SHIFT                        1
#define BCHP_UFE_CORE_UFE_CTRL_sp_inv_DEFAULT                      0x00000000

/* UFE_CORE :: UFE_CTRL :: inp_disable [00:00] */
#define BCHP_UFE_CORE_UFE_CTRL_inp_disable_MASK                    0x00000001
#define BCHP_UFE_CORE_UFE_CTRL_inp_disable_SHIFT                   0
#define BCHP_UFE_CORE_UFE_CTRL_inp_disable_DEFAULT                 0x00000000

/***************************************************************************
 *HDOFFCTL0 - ADC Handoff Control
 ***************************************************************************/
/* UFE_CORE :: HDOFFCTL0 :: adcin_select_lane3 [31:30] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane3_MASK            0xc0000000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane3_SHIFT           30
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane3_DEFAULT         0x00000003

/* UFE_CORE :: HDOFFCTL0 :: adcin_select_lane2 [29:28] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane2_MASK            0x30000000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane2_SHIFT           28
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane2_DEFAULT         0x00000002

/* UFE_CORE :: HDOFFCTL0 :: adcin_select_lane1 [27:26] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane1_MASK            0x0c000000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane1_SHIFT           26
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane1_DEFAULT         0x00000001

/* UFE_CORE :: HDOFFCTL0 :: adcin_select_lane0 [25:24] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane0_MASK            0x03000000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane0_SHIFT           24
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_select_lane0_DEFAULT         0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_delay_lane3 [23:23] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane3_MASK             0x00800000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane3_SHIFT            23
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane3_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_delay_lane2 [22:22] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane2_MASK             0x00400000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane2_SHIFT            22
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane2_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_delay_lane1 [21:21] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane1_MASK             0x00200000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane1_SHIFT            21
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane1_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_delay_lane0 [20:20] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane0_MASK             0x00100000
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane0_SHIFT            20
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_delay_lane0_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: RSVD1 [19:18] */
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD1_MASK                         0x000c0000
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD1_SHIFT                        18
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD1_DEFAULT                      0x00000000

/* UFE_CORE :: HDOFFCTL0 :: chan_fifo_soft_reset [17:17] */
#define BCHP_UFE_CORE_HDOFFCTL0_chan_fifo_soft_reset_MASK          0x00020000
#define BCHP_UFE_CORE_HDOFFCTL0_chan_fifo_soft_reset_SHIFT         17
#define BCHP_UFE_CORE_HDOFFCTL0_chan_fifo_soft_reset_DEFAULT       0x00000000

/* UFE_CORE :: HDOFFCTL0 :: fifo_auto_reset_disable [16:16] */
#define BCHP_UFE_CORE_HDOFFCTL0_fifo_auto_reset_disable_MASK       0x00010000
#define BCHP_UFE_CORE_HDOFFCTL0_fifo_auto_reset_disable_SHIFT      16
#define BCHP_UFE_CORE_HDOFFCTL0_fifo_auto_reset_disable_DEFAULT    0x00000000

/* UFE_CORE :: HDOFFCTL0 :: reserved_for_eco0 [15:15] */
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco0_MASK             0x00008000
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco0_SHIFT            15
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco0_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: lfsr_enable [14:14] */
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_enable_MASK                   0x00004000
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_enable_SHIFT                  14
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_enable_DEFAULT                0x00000000

/* UFE_CORE :: HDOFFCTL0 :: lfsr_sel [13:12] */
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_sel_MASK                      0x00003000
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_sel_SHIFT                     12
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_sel_DEFAULT                   0x00000000

/* UFE_CORE :: HDOFFCTL0 :: reserved_for_eco1 [11:11] */
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco1_MASK             0x00000800
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco1_SHIFT            11
#define BCHP_UFE_CORE_HDOFFCTL0_reserved_for_eco1_DEFAULT          0x00000000

/* UFE_CORE :: HDOFFCTL0 :: lfsr_fifo_enable [10:10] */
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_enable_MASK              0x00000400
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_enable_SHIFT             10
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_enable_DEFAULT           0x00000000

/* UFE_CORE :: HDOFFCTL0 :: lfsr_fifo_sel [09:08] */
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_sel_MASK                 0x00000300
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_sel_SHIFT                8
#define BCHP_UFE_CORE_HDOFFCTL0_lfsr_fifo_sel_DEFAULT              0x00000000

/* UFE_CORE :: HDOFFCTL0 :: RSVD0 [07:05] */
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD0_MASK                         0x000000e0
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD0_SHIFT                        5
#define BCHP_UFE_CORE_HDOFFCTL0_RSVD0_DEFAULT                      0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_msbs [04:04] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_msbs_MASK                    0x00000010
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_msbs_SHIFT                   4
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_msbs_DEFAULT                 0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_lane3 [03:03] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane3_MASK                   0x00000008
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane3_SHIFT                  3
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane3_DEFAULT                0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_lane2 [02:02] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane2_MASK                   0x00000004
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane2_SHIFT                  2
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane2_DEFAULT                0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_lane1 [01:01] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane1_MASK                   0x00000002
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane1_SHIFT                  1
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane1_DEFAULT                0x00000000

/* UFE_CORE :: HDOFFCTL0 :: adcin_lane0 [00:00] */
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane0_MASK                   0x00000001
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane0_SHIFT                  0
#define BCHP_UFE_CORE_HDOFFCTL0_adcin_lane0_DEFAULT                0x00000000

/***************************************************************************
 *HDOFFSTS - ADC Handoff Status
 ***************************************************************************/
/* UFE_CORE :: HDOFFSTS :: RSVD0 [31:02] */
#define BCHP_UFE_CORE_HDOFFSTS_RSVD0_MASK                          0xfffffffc
#define BCHP_UFE_CORE_HDOFFSTS_RSVD0_SHIFT                         2
#define BCHP_UFE_CORE_HDOFFSTS_RSVD0_DEFAULT                       0x00000000

/* UFE_CORE :: HDOFFSTS :: lfsr_comp_fifo_fail [01:01] */
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fifo_fail_MASK            0x00000002
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fifo_fail_SHIFT           1
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fifo_fail_DEFAULT         0x00000000

/* UFE_CORE :: HDOFFSTS :: lfsr_comp_fail [00:00] */
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fail_MASK                 0x00000001
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fail_SHIFT                0
#define BCHP_UFE_CORE_HDOFFSTS_lfsr_comp_fail_DEFAULT              0x00000000

/***************************************************************************
 *DDFS_FCW - DDFS Frequency Control Word
 ***************************************************************************/
/* UFE_CORE :: DDFS_FCW :: reserved_for_eco0 [31:30] */
#define BCHP_UFE_CORE_DDFS_FCW_reserved_for_eco0_MASK              0xc0000000
#define BCHP_UFE_CORE_DDFS_FCW_reserved_for_eco0_SHIFT             30
#define BCHP_UFE_CORE_DDFS_FCW_reserved_for_eco0_DEFAULT           0x00000000

/* UFE_CORE :: DDFS_FCW :: fcw [29:00] */
#define BCHP_UFE_CORE_DDFS_FCW_fcw_MASK                            0x3fffffff
#define BCHP_UFE_CORE_DDFS_FCW_fcw_SHIFT                           0
#define BCHP_UFE_CORE_DDFS_FCW_fcw_DEFAULT                         0x025ed098

/***************************************************************************
 *CLIP_EN - Clip Enable
 ***************************************************************************/
/* UFE_CORE :: CLIP_EN :: reserved0 [31:08] */
#define BCHP_UFE_CORE_CLIP_EN_reserved0_MASK                       0xffffff00
#define BCHP_UFE_CORE_CLIP_EN_reserved0_SHIFT                      8

/* UFE_CORE :: CLIP_EN :: ADC_PO_1 [07:07] */
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_1_MASK                        0x00000080
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_1_SHIFT                       7
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_1_DEFAULT                     0x00000000

/* UFE_CORE :: CLIP_EN :: ADC_PI_1 [06:06] */
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_1_MASK                        0x00000040
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_1_SHIFT                       6
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_1_DEFAULT                     0x00000000

/* UFE_CORE :: CLIP_EN :: ADC_PO_0 [05:05] */
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_0_MASK                        0x00000020
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_0_SHIFT                       5
#define BCHP_UFE_CORE_CLIP_EN_ADC_PO_0_DEFAULT                     0x00000000

/* UFE_CORE :: CLIP_EN :: ADC_PI_0 [04:04] */
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_0_MASK                        0x00000010
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_0_SHIFT                       4
#define BCHP_UFE_CORE_CLIP_EN_ADC_PI_0_DEFAULT                     0x00000000

/* UFE_CORE :: CLIP_EN :: reserved_for_eco1 [03:01] */
#define BCHP_UFE_CORE_CLIP_EN_reserved_for_eco1_MASK               0x0000000e
#define BCHP_UFE_CORE_CLIP_EN_reserved_for_eco1_SHIFT              1
#define BCHP_UFE_CORE_CLIP_EN_reserved_for_eco1_DEFAULT            0x00000000

/* UFE_CORE :: CLIP_EN :: AGF [00:00] */
#define BCHP_UFE_CORE_CLIP_EN_AGF_MASK                             0x00000001
#define BCHP_UFE_CORE_CLIP_EN_AGF_SHIFT                            0
#define BCHP_UFE_CORE_CLIP_EN_AGF_DEFAULT                          0x00000000

/***************************************************************************
 *CLIP_STATUS - Clip Status
 ***************************************************************************/
/* UFE_CORE :: CLIP_STATUS :: reserved0 [31:08] */
#define BCHP_UFE_CORE_CLIP_STATUS_reserved0_MASK                   0xffffff00
#define BCHP_UFE_CORE_CLIP_STATUS_reserved0_SHIFT                  8

/* UFE_CORE :: CLIP_STATUS :: ADC_PO_1 [07:07] */
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_1_MASK                    0x00000080
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_1_SHIFT                   7
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_1_DEFAULT                 0x00000000

/* UFE_CORE :: CLIP_STATUS :: ADC_PI_1 [06:06] */
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_1_MASK                    0x00000040
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_1_SHIFT                   6
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_1_DEFAULT                 0x00000000

/* UFE_CORE :: CLIP_STATUS :: ADC_PO_0 [05:05] */
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_0_MASK                    0x00000020
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_0_SHIFT                   5
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PO_0_DEFAULT                 0x00000000

/* UFE_CORE :: CLIP_STATUS :: ADC_PI_0 [04:04] */
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_0_MASK                    0x00000010
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_0_SHIFT                   4
#define BCHP_UFE_CORE_CLIP_STATUS_ADC_PI_0_DEFAULT                 0x00000000

/* UFE_CORE :: CLIP_STATUS :: reserved_for_eco1 [03:01] */
#define BCHP_UFE_CORE_CLIP_STATUS_reserved_for_eco1_MASK           0x0000000e
#define BCHP_UFE_CORE_CLIP_STATUS_reserved_for_eco1_SHIFT          1
#define BCHP_UFE_CORE_CLIP_STATUS_reserved_for_eco1_DEFAULT        0x00000000

/* UFE_CORE :: CLIP_STATUS :: AGF [00:00] */
#define BCHP_UFE_CORE_CLIP_STATUS_AGF_MASK                         0x00000001
#define BCHP_UFE_CORE_CLIP_STATUS_AGF_SHIFT                        0
#define BCHP_UFE_CORE_CLIP_STATUS_AGF_DEFAULT                      0x00000000

/***************************************************************************
 *CLIP_CLEAR - ADC Clip Clear
 ***************************************************************************/
/* UFE_CORE :: CLIP_CLEAR :: reserved0 [31:08] */
#define BCHP_UFE_CORE_CLIP_CLEAR_reserved0_MASK                    0xffffff00
#define BCHP_UFE_CORE_CLIP_CLEAR_reserved0_SHIFT                   8

/* UFE_CORE :: CLIP_CLEAR :: ADC_PO_1 [07:07] */
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_1_MASK                     0x00000080
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_1_SHIFT                    7
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_1_DEFAULT                  0x00000000

/* UFE_CORE :: CLIP_CLEAR :: ADC_PI_1 [06:06] */
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_1_MASK                     0x00000040
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_1_SHIFT                    6
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_1_DEFAULT                  0x00000000

/* UFE_CORE :: CLIP_CLEAR :: ADC_PO_0 [05:05] */
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_0_MASK                     0x00000020
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_0_SHIFT                    5
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PO_0_DEFAULT                  0x00000000

/* UFE_CORE :: CLIP_CLEAR :: ADC_PI_0 [04:04] */
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_0_MASK                     0x00000010
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_0_SHIFT                    4
#define BCHP_UFE_CORE_CLIP_CLEAR_ADC_PI_0_DEFAULT                  0x00000000

/* UFE_CORE :: CLIP_CLEAR :: reserved_for_eco1 [03:01] */
#define BCHP_UFE_CORE_CLIP_CLEAR_reserved_for_eco1_MASK            0x0000000e
#define BCHP_UFE_CORE_CLIP_CLEAR_reserved_for_eco1_SHIFT           1
#define BCHP_UFE_CORE_CLIP_CLEAR_reserved_for_eco1_DEFAULT         0x00000000

/* UFE_CORE :: CLIP_CLEAR :: AGF [00:00] */
#define BCHP_UFE_CORE_CLIP_CLEAR_AGF_MASK                          0x00000001
#define BCHP_UFE_CORE_CLIP_CLEAR_AGF_SHIFT                         0
#define BCHP_UFE_CORE_CLIP_CLEAR_AGF_DEFAULT                       0x00000000

/***************************************************************************
 *CLIP_THR_ADCIN_PI - ADC Clip Threshold for PI Lane
 ***************************************************************************/
/* UFE_CORE :: CLIP_THR_ADCIN_PI :: reserved0 [31:28] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_reserved0_MASK             0xf0000000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_reserved0_SHIFT            28

/* UFE_CORE :: CLIP_THR_ADCIN_PI :: thr_pos [27:16] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_pos_MASK               0x0fff0000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_pos_SHIFT              16
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_pos_DEFAULT            0x00000000

/* UFE_CORE :: CLIP_THR_ADCIN_PI :: reserved_for_eco1 [15:12] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_MASK     0x0000f000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_SHIFT    12
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_reserved_for_eco1_DEFAULT  0x00000000

/* UFE_CORE :: CLIP_THR_ADCIN_PI :: thr_neg [11:00] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_neg_MASK               0x00000fff
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_neg_SHIFT              0
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PI_thr_neg_DEFAULT            0x00000000

/***************************************************************************
 *CLIP_THR_ADCIN_PO - ADC Clip Threshold for PO Lane
 ***************************************************************************/
/* UFE_CORE :: CLIP_THR_ADCIN_PO :: reserved0 [31:28] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_reserved0_MASK             0xf0000000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_reserved0_SHIFT            28

/* UFE_CORE :: CLIP_THR_ADCIN_PO :: thr_pos [27:16] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_pos_MASK               0x0fff0000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_pos_SHIFT              16
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_pos_DEFAULT            0x00000000

/* UFE_CORE :: CLIP_THR_ADCIN_PO :: reserved_for_eco1 [15:12] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_MASK     0x0000f000
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_SHIFT    12
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_reserved_for_eco1_DEFAULT  0x00000000

/* UFE_CORE :: CLIP_THR_ADCIN_PO :: thr_neg [11:00] */
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_neg_MASK               0x00000fff
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_neg_SHIFT              0
#define BCHP_UFE_CORE_CLIP_THR_ADCIN_PO_thr_neg_DEFAULT            0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PI_0 - ADC Clip Count for PI Dmx0 Lane
 ***************************************************************************/
/* UFE_CORE :: ADCIN_CLIP_CNT_PI_0 :: clip_cnt [31:00] */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_MASK            0xffffffff
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_SHIFT           0
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_0_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PI_1 - ADC Clip Count for PI Dmx1 Lane
 ***************************************************************************/
/* UFE_CORE :: ADCIN_CLIP_CNT_PI_1 :: clip_cnt [31:00] */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_MASK            0xffffffff
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_SHIFT           0
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PI_1_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PO_0 - ADC Clip Count for PO Dmx0 Lane
 ***************************************************************************/
/* UFE_CORE :: ADCIN_CLIP_CNT_PO_0 :: clip_cnt [31:00] */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_MASK            0xffffffff
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_SHIFT           0
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_0_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *ADCIN_CLIP_CNT_PO_1 - ADC Clip Count for PO Dmx1 Lane
 ***************************************************************************/
/* UFE_CORE :: ADCIN_CLIP_CNT_PO_1 :: clip_cnt [31:00] */
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_MASK            0xffffffff
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_SHIFT           0
#define BCHP_UFE_CORE_ADCIN_CLIP_CNT_PO_1_clip_cnt_DEFAULT         0x00000000

/***************************************************************************
 *CORE_CLIP_CNT - Core Clip Count
 ***************************************************************************/
/* UFE_CORE :: CORE_CLIP_CNT :: clip_cnt [31:00] */
#define BCHP_UFE_CORE_CORE_CLIP_CNT_clip_cnt_MASK                  0xffffffff
#define BCHP_UFE_CORE_CORE_CLIP_CNT_clip_cnt_SHIFT                 0
#define BCHP_UFE_CORE_CORE_CLIP_CNT_clip_cnt_DEFAULT               0x00000000

/***************************************************************************
 *ACI - ACI control register
 ***************************************************************************/
/* UFE_CORE :: ACI :: ECO_SPARE_1 [31:13] */
#define BCHP_UFE_CORE_ACI_ECO_SPARE_1_MASK                         0xffffe000
#define BCHP_UFE_CORE_ACI_ECO_SPARE_1_SHIFT                        13
#define BCHP_UFE_CORE_ACI_ECO_SPARE_1_DEFAULT                      0x00000000

/* UFE_CORE :: ACI :: FILTC_ODD_LEN [12:12] */
#define BCHP_UFE_CORE_ACI_FILTC_ODD_LEN_MASK                       0x00001000
#define BCHP_UFE_CORE_ACI_FILTC_ODD_LEN_SHIFT                      12
#define BCHP_UFE_CORE_ACI_FILTC_ODD_LEN_DEFAULT                    0x00000000

/* UFE_CORE :: ACI :: ACI_BYP [11:11] */
#define BCHP_UFE_CORE_ACI_ACI_BYP_MASK                             0x00000800
#define BCHP_UFE_CORE_ACI_ACI_BYP_SHIFT                            11
#define BCHP_UFE_CORE_ACI_ACI_BYP_DEFAULT                          0x00000000

/* UFE_CORE :: ACI :: ECO_SPARE_0 [10:00] */
#define BCHP_UFE_CORE_ACI_ECO_SPARE_0_MASK                         0x000007ff
#define BCHP_UFE_CORE_ACI_ECO_SPARE_0_SHIFT                        0
#define BCHP_UFE_CORE_ACI_ECO_SPARE_0_DEFAULT                      0x00000000

/***************************************************************************
 *ACI_COEFFS_0 - Programmable ACI Filter Coefficient Register 0
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_0 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_0_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_0_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_0_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_0 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_0_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_0_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_0_COEFFS_DEFAULT                  0x00000004

/***************************************************************************
 *ACI_COEFFS_1 - Programmable ACI Filter Coefficient Register 1
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_1 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_1_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_1_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_1_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_1 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_1_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_1_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_1_COEFFS_DEFAULT                  0x0000ffe9

/***************************************************************************
 *ACI_COEFFS_2 - Programmable ACI Filter Coefficient Register 2
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_2 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_2_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_2_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_2_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_2 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_2_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_2_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_2_COEFFS_DEFAULT                  0x0000000f

/***************************************************************************
 *ACI_COEFFS_3 - Programmable ACI Filter Coefficient Register 3
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_3 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_3_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_3_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_3_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_3 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_3_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_3_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_3_COEFFS_DEFAULT                  0x00000036

/***************************************************************************
 *ACI_COEFFS_4 - Programmable ACI Filter Coefficient Register 4
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_4 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_4_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_4_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_4_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_4 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_4_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_4_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_4_COEFFS_DEFAULT                  0x0000ffac

/***************************************************************************
 *ACI_COEFFS_5 - Programmable ACI Filter Coefficient Register 5
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_5 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_5_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_5_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_5_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_5 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_5_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_5_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_5_COEFFS_DEFAULT                  0x0000ffc0

/***************************************************************************
 *ACI_COEFFS_6 - Programmable ACI Filter Coefficient Register 6
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_6 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_6_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_6_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_6_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_6 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_6_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_6_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_6_COEFFS_DEFAULT                  0x000000e3

/***************************************************************************
 *ACI_COEFFS_7 - Programmable ACI Filter Coefficient Register 7
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_7 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_7_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_7_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_7_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_7 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_7_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_7_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_7_COEFFS_DEFAULT                  0x0000ffee

/***************************************************************************
 *ACI_COEFFS_8 - Programmable ACI Filter Coefficient Register 8
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_8 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_8_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_8_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_8_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_8 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_8_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_8_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_8_COEFFS_DEFAULT                  0x0000fe54

/***************************************************************************
 *ACI_COEFFS_9 - Programmable ACI Filter Coefficient Register 9
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_9 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_9_ECO_SPARE_0_MASK                0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_9_ECO_SPARE_0_SHIFT               16
#define BCHP_UFE_CORE_ACI_COEFFS_9_ECO_SPARE_0_DEFAULT             0x00000000

/* UFE_CORE :: ACI_COEFFS_9 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_9_COEFFS_MASK                     0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_9_COEFFS_SHIFT                    0
#define BCHP_UFE_CORE_ACI_COEFFS_9_COEFFS_DEFAULT                  0x00000125

/***************************************************************************
 *ACI_COEFFS_10 - Programmable ACI Filter Coefficient Register 10
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_10 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_10_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_10_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_10_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_10 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_10_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_10_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_10_COEFFS_DEFAULT                 0x00000258

/***************************************************************************
 *ACI_COEFFS_11 - Programmable ACI Filter Coefficient Register 11
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_11 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_11_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_11_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_11_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_11 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_11_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_11_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_11_COEFFS_DEFAULT                 0x0000fc9b

/***************************************************************************
 *ACI_COEFFS_12 - Programmable ACI Filter Coefficient Register 12
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_12 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_12_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_12_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_12_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_12 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_12_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_12_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_12_COEFFS_DEFAULT                 0x0000fdd3

/***************************************************************************
 *ACI_COEFFS_13 - Programmable ACI Filter Coefficient Register 13
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_13 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_13_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_13_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_13_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_13 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_13_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_13_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_13_COEFFS_DEFAULT                 0x00000759

/***************************************************************************
 *ACI_COEFFS_14 - Programmable ACI Filter Coefficient Register 14
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_14 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_14_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_14_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_14_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_14 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_14_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_14_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_14_COEFFS_DEFAULT                 0x0000ffad

/***************************************************************************
 *ACI_COEFFS_15 - Programmable ACI Filter Coefficient Register 15
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_15 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_15_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_15_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_15_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_15 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_15_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_15_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_15_COEFFS_DEFAULT                 0x0000f119

/***************************************************************************
 *ACI_COEFFS_16 - Programmable ACI Filter Coefficient Register 16
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_16 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_16_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_16_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_16_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_16 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_16_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_16_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_16_COEFFS_DEFAULT                 0x00000bdf

/***************************************************************************
 *ACI_COEFFS_17 - Programmable ACI Filter Coefficient Register 17
 ***************************************************************************/
/* UFE_CORE :: ACI_COEFFS_17 :: ECO_SPARE_0 [31:16] */
#define BCHP_UFE_CORE_ACI_COEFFS_17_ECO_SPARE_0_MASK               0xffff0000
#define BCHP_UFE_CORE_ACI_COEFFS_17_ECO_SPARE_0_SHIFT              16
#define BCHP_UFE_CORE_ACI_COEFFS_17_ECO_SPARE_0_DEFAULT            0x00000000

/* UFE_CORE :: ACI_COEFFS_17 :: COEFFS [15:00] */
#define BCHP_UFE_CORE_ACI_COEFFS_17_COEFFS_MASK                    0x0000ffff
#define BCHP_UFE_CORE_ACI_COEFFS_17_COEFFS_SHIFT                   0
#define BCHP_UFE_CORE_ACI_COEFFS_17_COEFFS_DEFAULT                 0x00003f53

/***************************************************************************
 *AGF - Digital Fine AGC Control Register
 ***************************************************************************/
/* UFE_CORE :: AGF :: KL [31:27] */
#define BCHP_UFE_CORE_AGF_KL_MASK                                  0xf8000000
#define BCHP_UFE_CORE_AGF_KL_SHIFT                                 27
#define BCHP_UFE_CORE_AGF_KL_DEFAULT                               0x00000009

/* UFE_CORE :: AGF :: AGFTHR [26:08] */
#define BCHP_UFE_CORE_AGF_AGFTHR_MASK                              0x07ffff00
#define BCHP_UFE_CORE_AGF_AGFTHR_SHIFT                             8
#define BCHP_UFE_CORE_AGF_AGFTHR_DEFAULT                           0x00010000

/* UFE_CORE :: AGF :: ECO_SPARE_0 [07:07] */
#define BCHP_UFE_CORE_AGF_ECO_SPARE_0_MASK                         0x00000080
#define BCHP_UFE_CORE_AGF_ECO_SPARE_0_SHIFT                        7
#define BCHP_UFE_CORE_AGF_ECO_SPARE_0_DEFAULT                      0x00000000

/* UFE_CORE :: AGF :: LOG2_MODE [06:06] */
#define BCHP_UFE_CORE_AGF_LOG2_MODE_MASK                           0x00000040
#define BCHP_UFE_CORE_AGF_LOG2_MODE_SHIFT                          6
#define BCHP_UFE_CORE_AGF_LOG2_MODE_DEFAULT                        0x00000000

/* UFE_CORE :: AGF :: USE_STATUS [05:05] */
#define BCHP_UFE_CORE_AGF_USE_STATUS_MASK                          0x00000020
#define BCHP_UFE_CORE_AGF_USE_STATUS_SHIFT                         5
#define BCHP_UFE_CORE_AGF_USE_STATUS_DEFAULT                       0x00000000

/* UFE_CORE :: AGF :: STATUS [04:04] */
#define BCHP_UFE_CORE_AGF_STATUS_MASK                              0x00000010
#define BCHP_UFE_CORE_AGF_STATUS_SHIFT                             4
#define BCHP_UFE_CORE_AGF_STATUS_DEFAULT                           0x00000000

/* UFE_CORE :: AGF :: LKBYP [03:03] */
#define BCHP_UFE_CORE_AGF_LKBYP_MASK                               0x00000008
#define BCHP_UFE_CORE_AGF_LKBYP_SHIFT                              3
#define BCHP_UFE_CORE_AGF_LKBYP_DEFAULT                            0x00000000

/* UFE_CORE :: AGF :: AGFFRZ [02:02] */
#define BCHP_UFE_CORE_AGF_AGFFRZ_MASK                              0x00000004
#define BCHP_UFE_CORE_AGF_AGFFRZ_SHIFT                             2
#define BCHP_UFE_CORE_AGF_AGFFRZ_DEFAULT                           0x00000001

/* UFE_CORE :: AGF :: AGFBYP [01:01] */
#define BCHP_UFE_CORE_AGF_AGFBYP_MASK                              0x00000002
#define BCHP_UFE_CORE_AGF_AGFBYP_SHIFT                             1
#define BCHP_UFE_CORE_AGF_AGFBYP_DEFAULT                           0x00000000

/* UFE_CORE :: AGF :: AGFRST [00:00] */
#define BCHP_UFE_CORE_AGF_AGFRST_MASK                              0x00000001
#define BCHP_UFE_CORE_AGF_AGFRST_SHIFT                             0
#define BCHP_UFE_CORE_AGF_AGFRST_DEFAULT                           0x00000000

/***************************************************************************
 *AGFI - Digital AGC(Fine) Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGFI :: AGFVAL [31:00] */
#define BCHP_UFE_CORE_AGFI_AGFVAL_MASK                             0xffffffff
#define BCHP_UFE_CORE_AGFI_AGFVAL_SHIFT                            0
#define BCHP_UFE_CORE_AGFI_AGFVAL_DEFAULT                          0x00010000

/***************************************************************************
 *AGFLI - Digital AGC(Fine) Leaky Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGFLI :: reserved0 [31:23] */
#define BCHP_UFE_CORE_AGFLI_reserved0_MASK                         0xff800000
#define BCHP_UFE_CORE_AGFLI_reserved0_SHIFT                        23

/* UFE_CORE :: AGFLI :: AGFLVAL [22:00] */
#define BCHP_UFE_CORE_AGFLI_AGFLVAL_MASK                           0x007fffff
#define BCHP_UFE_CORE_AGFLI_AGFLVAL_SHIFT                          0
#define BCHP_UFE_CORE_AGFLI_AGFLVAL_DEFAULT                        0x00000000

/***************************************************************************
 *AGF_AVG - Digital AGC(Fine) Averager Control Register
 ***************************************************************************/
/* UFE_CORE :: AGF_AVG :: KL_AVG [31:27] */
#define BCHP_UFE_CORE_AGF_AVG_KL_AVG_MASK                          0xf8000000
#define BCHP_UFE_CORE_AGF_AVG_KL_AVG_SHIFT                         27
#define BCHP_UFE_CORE_AGF_AVG_KL_AVG_DEFAULT                       0x00000000

/* UFE_CORE :: AGF_AVG :: ECO_SPARE_0 [26:00] */
#define BCHP_UFE_CORE_AGF_AVG_ECO_SPARE_0_MASK                     0x07ffffff
#define BCHP_UFE_CORE_AGF_AVG_ECO_SPARE_0_SHIFT                    0
#define BCHP_UFE_CORE_AGF_AVG_ECO_SPARE_0_DEFAULT                  0x00000000

/***************************************************************************
 *AGFI_AVG - Digital AGC(Fine) Integrator Averager Value
 ***************************************************************************/
/* UFE_CORE :: AGFI_AVG :: AGFVAL [31:00] */
#define BCHP_UFE_CORE_AGFI_AVG_AGFVAL_MASK                         0xffffffff
#define BCHP_UFE_CORE_AGFI_AVG_AGFVAL_SHIFT                        0
#define BCHP_UFE_CORE_AGFI_AVG_AGFVAL_DEFAULT                      0x00010000

/***************************************************************************
 *AGC_DCOC - AGC DC Canceller Control Register
 ***************************************************************************/
/* UFE_CORE :: AGC_DCOC :: reserved0 [31:09] */
#define BCHP_UFE_CORE_AGC_DCOC_reserved0_MASK                      0xfffffe00
#define BCHP_UFE_CORE_AGC_DCOC_reserved0_SHIFT                     9

/* UFE_CORE :: AGC_DCOC :: DCOC_BWC [08:04] */
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_BWC_MASK                       0x000001f0
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_BWC_SHIFT                      4
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_BWC_DEFAULT                    0x00000010

/* UFE_CORE :: AGC_DCOC :: reserved_for_eco1 [03:02] */
#define BCHP_UFE_CORE_AGC_DCOC_reserved_for_eco1_MASK              0x0000000c
#define BCHP_UFE_CORE_AGC_DCOC_reserved_for_eco1_SHIFT             2
#define BCHP_UFE_CORE_AGC_DCOC_reserved_for_eco1_DEFAULT           0x00000000

/* UFE_CORE :: AGC_DCOC :: DCOC_LPRST [01:01] */
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPRST_MASK                     0x00000002
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPRST_SHIFT                    1
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPRST_DEFAULT                  0x00000001
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPRST_on                       1
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPRST_off                      0

/* UFE_CORE :: AGC_DCOC :: DCOC_LPFRZ [00:00] */
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPFRZ_MASK                     0x00000001
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPFRZ_SHIFT                    0
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPFRZ_DEFAULT                  0x00000001
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPFRZ_on                       1
#define BCHP_UFE_CORE_AGC_DCOC_DCOC_LPFRZ_off                      0

/***************************************************************************
 *AGC_DCOPD - AGC DC PD_IN_VAL as input to AGC DC canceller Load-in Value
 ***************************************************************************/
/* UFE_CORE :: AGC_DCOPD :: DCOPD_SEL [31:31] */
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_SEL_MASK                     0x80000000
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_SEL_SHIFT                    31
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_SEL_DEFAULT                  0x00000000

/* UFE_CORE :: AGC_DCOPD :: reserved0 [30:12] */
#define BCHP_UFE_CORE_AGC_DCOPD_reserved0_MASK                     0x7ffff000
#define BCHP_UFE_CORE_AGC_DCOPD_reserved0_SHIFT                    12

/* UFE_CORE :: AGC_DCOPD :: DCOPD [11:00] */
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_MASK                         0x00000fff
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_SHIFT                        0
#define BCHP_UFE_CORE_AGC_DCOPD_DCOPD_DEFAULT                      0x00000000

/***************************************************************************
 *AGC_IFDCI - AGC DC Canceller Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGC_IFDCI :: IFDCVAL [31:00] */
#define BCHP_UFE_CORE_AGC_IFDCI_IFDCVAL_MASK                       0xffffffff
#define BCHP_UFE_CORE_AGC_IFDCI_IFDCVAL_SHIFT                      0
#define BCHP_UFE_CORE_AGC_IFDCI_IFDCVAL_DEFAULT                    0x00000000

/***************************************************************************
 *AGC1 - IF / Tuner AGC Control Register 1
 ***************************************************************************/
/* UFE_CORE :: AGC1 :: AGC_LF_EN [31:30] */
#define BCHP_UFE_CORE_AGC1_AGC_LF_EN_MASK                          0xc0000000
#define BCHP_UFE_CORE_AGC1_AGC_LF_EN_SHIFT                         30
#define BCHP_UFE_CORE_AGC1_AGC_LF_EN_DEFAULT                       0x00000000

/* UFE_CORE :: AGC1 :: reserved_for_eco0 [29:29] */
#define BCHP_UFE_CORE_AGC1_reserved_for_eco0_MASK                  0x20000000
#define BCHP_UFE_CORE_AGC1_reserved_for_eco0_SHIFT                 29
#define BCHP_UFE_CORE_AGC1_reserved_for_eco0_DEFAULT               0x00000000

/* UFE_CORE :: AGC1 :: BYPASS_RF [28:28] */
#define BCHP_UFE_CORE_AGC1_BYPASS_RF_MASK                          0x10000000
#define BCHP_UFE_CORE_AGC1_BYPASS_RF_SHIFT                         28
#define BCHP_UFE_CORE_AGC1_BYPASS_RF_DEFAULT                       0x00000000
#define BCHP_UFE_CORE_AGC1_BYPASS_RF_enable                        1
#define BCHP_UFE_CORE_AGC1_BYPASS_RF_disable                       0

/* UFE_CORE :: AGC1 :: BYPASS_IF [27:27] */
#define BCHP_UFE_CORE_AGC1_BYPASS_IF_MASK                          0x08000000
#define BCHP_UFE_CORE_AGC1_BYPASS_IF_SHIFT                         27
#define BCHP_UFE_CORE_AGC1_BYPASS_IF_DEFAULT                       0x00000000
#define BCHP_UFE_CORE_AGC1_BYPASS_IF_enable                        1
#define BCHP_UFE_CORE_AGC1_BYPASS_IF_disable                       0

/* UFE_CORE :: AGC1 :: FIXED_GP_DSI [26:26] */
#define BCHP_UFE_CORE_AGC1_FIXED_GP_DSI_MASK                       0x04000000
#define BCHP_UFE_CORE_AGC1_FIXED_GP_DSI_SHIFT                      26
#define BCHP_UFE_CORE_AGC1_FIXED_GP_DSI_DEFAULT                    0x00000000
#define BCHP_UFE_CORE_AGC1_FIXED_GP_DSI_on                         1
#define BCHP_UFE_CORE_AGC1_FIXED_GP_DSI_off                        0

/* UFE_CORE :: AGC1 :: FIXED_RF_DSI [25:25] */
#define BCHP_UFE_CORE_AGC1_FIXED_RF_DSI_MASK                       0x02000000
#define BCHP_UFE_CORE_AGC1_FIXED_RF_DSI_SHIFT                      25
#define BCHP_UFE_CORE_AGC1_FIXED_RF_DSI_DEFAULT                    0x00000000
#define BCHP_UFE_CORE_AGC1_FIXED_RF_DSI_on                         1
#define BCHP_UFE_CORE_AGC1_FIXED_RF_DSI_off                        0

/* UFE_CORE :: AGC1 :: FIXED_IF_DSI [24:24] */
#define BCHP_UFE_CORE_AGC1_FIXED_IF_DSI_MASK                       0x01000000
#define BCHP_UFE_CORE_AGC1_FIXED_IF_DSI_SHIFT                      24
#define BCHP_UFE_CORE_AGC1_FIXED_IF_DSI_DEFAULT                    0x00000000
#define BCHP_UFE_CORE_AGC1_FIXED_IF_DSI_on                         1
#define BCHP_UFE_CORE_AGC1_FIXED_IF_DSI_off                        0

/* UFE_CORE :: AGC1 :: INV_IF_THRC [23:23] */
#define BCHP_UFE_CORE_AGC1_INV_IF_THRC_MASK                        0x00800000
#define BCHP_UFE_CORE_AGC1_INV_IF_THRC_SHIFT                       23
#define BCHP_UFE_CORE_AGC1_INV_IF_THRC_DEFAULT                     0x00000000
#define BCHP_UFE_CORE_AGC1_INV_IF_THRC_on                          1
#define BCHP_UFE_CORE_AGC1_INV_IF_THRC_off                         0

/* UFE_CORE :: AGC1 :: INV_RF_THRC [22:22] */
#define BCHP_UFE_CORE_AGC1_INV_RF_THRC_MASK                        0x00400000
#define BCHP_UFE_CORE_AGC1_INV_RF_THRC_SHIFT                       22
#define BCHP_UFE_CORE_AGC1_INV_RF_THRC_DEFAULT                     0x00000000
#define BCHP_UFE_CORE_AGC1_INV_RF_THRC_on                          1
#define BCHP_UFE_CORE_AGC1_INV_RF_THRC_off                         0

/* UFE_CORE :: AGC1 :: reserved1 [21:19] */
#define BCHP_UFE_CORE_AGC1_reserved1_MASK                          0x00380000
#define BCHP_UFE_CORE_AGC1_reserved1_SHIFT                         19

/* UFE_CORE :: AGC1 :: TUNAVGSEL [18:18] */
#define BCHP_UFE_CORE_AGC1_TUNAVGSEL_MASK                          0x00040000
#define BCHP_UFE_CORE_AGC1_TUNAVGSEL_SHIFT                         18
#define BCHP_UFE_CORE_AGC1_TUNAVGSEL_DEFAULT                       0x00000000

/* UFE_CORE :: AGC1 :: USE_DCO [17:17] */
#define BCHP_UFE_CORE_AGC1_USE_DCO_MASK                            0x00020000
#define BCHP_UFE_CORE_AGC1_USE_DCO_SHIFT                           17
#define BCHP_UFE_CORE_AGC1_USE_DCO_DEFAULT                         0x00000000

/* UFE_CORE :: AGC1 :: USE_LOG2 [16:16] */
#define BCHP_UFE_CORE_AGC1_USE_LOG2_MASK                           0x00010000
#define BCHP_UFE_CORE_AGC1_USE_LOG2_SHIFT                          16
#define BCHP_UFE_CORE_AGC1_USE_LOG2_DEFAULT                        0x00000001

/* UFE_CORE :: AGC1 :: reserved_for_eco2 [15:14] */
#define BCHP_UFE_CORE_AGC1_reserved_for_eco2_MASK                  0x0000c000
#define BCHP_UFE_CORE_AGC1_reserved_for_eco2_SHIFT                 14
#define BCHP_UFE_CORE_AGC1_reserved_for_eco2_DEFAULT               0x00000000

/* UFE_CORE :: AGC1 :: PD_BETA [13:12] */
#define BCHP_UFE_CORE_AGC1_PD_BETA_MASK                            0x00003000
#define BCHP_UFE_CORE_AGC1_PD_BETA_SHIFT                           12
#define BCHP_UFE_CORE_AGC1_PD_BETA_DEFAULT                         0x00000000

/* UFE_CORE :: AGC1 :: AGCTPOS [11:11] */
#define BCHP_UFE_CORE_AGC1_AGCTPOS_MASK                            0x00000800
#define BCHP_UFE_CORE_AGC1_AGCTPOS_SHIFT                           11
#define BCHP_UFE_CORE_AGC1_AGCTPOS_DEFAULT                         0x00000001

/* UFE_CORE :: AGC1 :: AGCGPPOS [10:10] */
#define BCHP_UFE_CORE_AGC1_AGCGPPOS_MASK                           0x00000400
#define BCHP_UFE_CORE_AGC1_AGCGPPOS_SHIFT                          10
#define BCHP_UFE_CORE_AGC1_AGCGPPOS_DEFAULT                        0x00000001

/* UFE_CORE :: AGC1 :: reserved3 [09:09] */
#define BCHP_UFE_CORE_AGC1_reserved3_MASK                          0x00000200
#define BCHP_UFE_CORE_AGC1_reserved3_SHIFT                         9

/* UFE_CORE :: AGC1 :: AGCTRST [08:08] */
#define BCHP_UFE_CORE_AGC1_AGCTRST_MASK                            0x00000100
#define BCHP_UFE_CORE_AGC1_AGCTRST_SHIFT                           8
#define BCHP_UFE_CORE_AGC1_AGCTRST_DEFAULT                         0x00000000

/* UFE_CORE :: AGC1 :: PGATST [07:07] */
#define BCHP_UFE_CORE_AGC1_PGATST_MASK                             0x00000080
#define BCHP_UFE_CORE_AGC1_PGATST_SHIFT                            7
#define BCHP_UFE_CORE_AGC1_PGATST_DEFAULT                          0x00000000

/* UFE_CORE :: AGC1 :: AGCF [06:06] */
#define BCHP_UFE_CORE_AGC1_AGCF_MASK                               0x00000040
#define BCHP_UFE_CORE_AGC1_AGCF_SHIFT                              6
#define BCHP_UFE_CORE_AGC1_AGCF_DEFAULT                            0x00000000

/* UFE_CORE :: AGC1 :: AGCTZ [05:05] */
#define BCHP_UFE_CORE_AGC1_AGCTZ_MASK                              0x00000020
#define BCHP_UFE_CORE_AGC1_AGCTZ_SHIFT                             5
#define BCHP_UFE_CORE_AGC1_AGCTZ_DEFAULT                           0x00000000

/* UFE_CORE :: AGC1 :: AGCIZ [04:04] */
#define BCHP_UFE_CORE_AGC1_AGCIZ_MASK                              0x00000010
#define BCHP_UFE_CORE_AGC1_AGCIZ_SHIFT                             4
#define BCHP_UFE_CORE_AGC1_AGCIZ_DEFAULT                           0x00000000

/* UFE_CORE :: AGC1 :: AGCIPOS [03:03] */
#define BCHP_UFE_CORE_AGC1_AGCIPOS_MASK                            0x00000008
#define BCHP_UFE_CORE_AGC1_AGCIPOS_SHIFT                           3
#define BCHP_UFE_CORE_AGC1_AGCIPOS_DEFAULT                         0x00000001

/* UFE_CORE :: AGC1 :: reserved4 [02:01] */
#define BCHP_UFE_CORE_AGC1_reserved4_MASK                          0x00000006
#define BCHP_UFE_CORE_AGC1_reserved4_SHIFT                         1

/* UFE_CORE :: AGC1 :: AGCIRST [00:00] */
#define BCHP_UFE_CORE_AGC1_AGCIRST_MASK                            0x00000001
#define BCHP_UFE_CORE_AGC1_AGCIRST_SHIFT                           0
#define BCHP_UFE_CORE_AGC1_AGCIRST_DEFAULT                         0x00000000

/***************************************************************************
 *AGC2 - IF / Tuner AGC Control Register 2
 ***************************************************************************/
/* UFE_CORE :: AGC2 :: reserved0 [31:21] */
#define BCHP_UFE_CORE_AGC2_reserved0_MASK                          0xffe00000
#define BCHP_UFE_CORE_AGC2_reserved0_SHIFT                         21

/* UFE_CORE :: AGC2 :: AGCIFBW [20:16] */
#define BCHP_UFE_CORE_AGC2_AGCIFBW_MASK                            0x001f0000
#define BCHP_UFE_CORE_AGC2_AGCIFBW_SHIFT                           16
#define BCHP_UFE_CORE_AGC2_AGCIFBW_DEFAULT                         0x00000000

/* UFE_CORE :: AGC2 :: AGCIFTHRES [15:00] */
#define BCHP_UFE_CORE_AGC2_AGCIFTHRES_MASK                         0x0000ffff
#define BCHP_UFE_CORE_AGC2_AGCIFTHRES_SHIFT                        0
#define BCHP_UFE_CORE_AGC2_AGCIFTHRES_DEFAULT                      0x00000000

/***************************************************************************
 *AGC3 - IF / Tuner AGC Control Register 3
 ***************************************************************************/
/* UFE_CORE :: AGC3 :: reserved0 [31:21] */
#define BCHP_UFE_CORE_AGC3_reserved0_MASK                          0xffe00000
#define BCHP_UFE_CORE_AGC3_reserved0_SHIFT                         21

/* UFE_CORE :: AGC3 :: AGCTNBW [20:16] */
#define BCHP_UFE_CORE_AGC3_AGCTNBW_MASK                            0x001f0000
#define BCHP_UFE_CORE_AGC3_AGCTNBW_SHIFT                           16
#define BCHP_UFE_CORE_AGC3_AGCTNBW_DEFAULT                         0x00000000

/* UFE_CORE :: AGC3 :: AGCTNTHRES [15:00] */
#define BCHP_UFE_CORE_AGC3_AGCTNTHRES_MASK                         0x0000ffff
#define BCHP_UFE_CORE_AGC3_AGCTNTHRES_SHIFT                        0
#define BCHP_UFE_CORE_AGC3_AGCTNTHRES_DEFAULT                      0x00000000

/***************************************************************************
 *AGCII - IF AGC Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGCII :: AGCIVAL [31:00] */
#define BCHP_UFE_CORE_AGCII_AGCIVAL_MASK                           0xffffffff
#define BCHP_UFE_CORE_AGCII_AGCIVAL_SHIFT                          0
#define BCHP_UFE_CORE_AGCII_AGCIVAL_DEFAULT                        0x00000000

/***************************************************************************
 *PGA - Analog Front End PGA Control Register
 ***************************************************************************/
/* UFE_CORE :: PGA :: reserved0 [31:26] */
#define BCHP_UFE_CORE_PGA_reserved0_MASK                           0xfc000000
#define BCHP_UFE_CORE_PGA_reserved0_SHIFT                          26

/* UFE_CORE :: PGA :: PGASEL [25:24] */
#define BCHP_UFE_CORE_PGA_PGASEL_MASK                              0x03000000
#define BCHP_UFE_CORE_PGA_PGASEL_SHIFT                             24
#define BCHP_UFE_CORE_PGA_PGASEL_DEFAULT                           0x00000000

/* UFE_CORE :: PGA :: reserved1 [23:20] */
#define BCHP_UFE_CORE_PGA_reserved1_MASK                           0x00f00000
#define BCHP_UFE_CORE_PGA_reserved1_SHIFT                          20

/* UFE_CORE :: PGA :: PGA_GAIN_INV [19:19] */
#define BCHP_UFE_CORE_PGA_PGA_GAIN_INV_MASK                        0x00080000
#define BCHP_UFE_CORE_PGA_PGA_GAIN_INV_SHIFT                       19
#define BCHP_UFE_CORE_PGA_PGA_GAIN_INV_DEFAULT                     0x00000000

/* UFE_CORE :: PGA :: PGAGAIN [18:08] */
#define BCHP_UFE_CORE_PGA_PGAGAIN_MASK                             0x0007ff00
#define BCHP_UFE_CORE_PGA_PGAGAIN_SHIFT                            8
#define BCHP_UFE_CORE_PGA_PGAGAIN_DEFAULT                          0x00000000

/* UFE_CORE :: PGA :: PGAHYS [07:04] */
#define BCHP_UFE_CORE_PGA_PGAHYS_MASK                              0x000000f0
#define BCHP_UFE_CORE_PGA_PGAHYS_SHIFT                             4
#define BCHP_UFE_CORE_PGA_PGAHYS_DEFAULT                           0x00000000

/* UFE_CORE :: PGA :: PGADEC [03:00] */
#define BCHP_UFE_CORE_PGA_PGADEC_MASK                              0x0000000f
#define BCHP_UFE_CORE_PGA_PGADEC_SHIFT                             0
#define BCHP_UFE_CORE_PGA_PGADEC_DEFAULT                           0x00000000

/***************************************************************************
 *PGADI - Analog Front End PGA Control Register (Decimation)
 ***************************************************************************/
/* UFE_CORE :: PGADI :: reserved0 [31:15] */
#define BCHP_UFE_CORE_PGADI_reserved0_MASK                         0xffff8000
#define BCHP_UFE_CORE_PGADI_reserved0_SHIFT                        15

/* UFE_CORE :: PGADI :: PGADECVAL [14:00] */
#define BCHP_UFE_CORE_PGADI_PGADECVAL_MASK                         0x00007fff
#define BCHP_UFE_CORE_PGADI_PGADECVAL_SHIFT                        0
#define BCHP_UFE_CORE_PGADI_PGADECVAL_DEFAULT                      0x00000000

/***************************************************************************
 *PGAHI - Analog Front End PGA Control Register (Hysteresis)
 ***************************************************************************/
/* UFE_CORE :: PGAHI :: reserved0 [31:16] */
#define BCHP_UFE_CORE_PGAHI_reserved0_MASK                         0xffff0000
#define BCHP_UFE_CORE_PGAHI_reserved0_SHIFT                        16

/* UFE_CORE :: PGAHI :: PGAHYSVAL [15:00] */
#define BCHP_UFE_CORE_PGAHI_PGAHYSVAL_MASK                         0x0000ffff
#define BCHP_UFE_CORE_PGAHI_PGAHYSVAL_SHIFT                        0
#define BCHP_UFE_CORE_PGAHI_PGAHYSVAL_DEFAULT                      0x00000000

/***************************************************************************
 *AGCILI - IF AGC Leaky Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGCILI :: AGCILVAL [31:00] */
#define BCHP_UFE_CORE_AGCILI_AGCILVAL_MASK                         0xffffffff
#define BCHP_UFE_CORE_AGCILI_AGCILVAL_SHIFT                        0
#define BCHP_UFE_CORE_AGCILI_AGCILVAL_DEFAULT                      0x00000000

/***************************************************************************
 *AGCIDI - IF AGC Delta Sigma Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGCIDI :: reserved0 [31:16] */
#define BCHP_UFE_CORE_AGCIDI_reserved0_MASK                        0xffff0000
#define BCHP_UFE_CORE_AGCIDI_reserved0_SHIFT                       16

/* UFE_CORE :: AGCIDI :: AGCIDSVAL [15:00] */
#define BCHP_UFE_CORE_AGCIDI_AGCIDSVAL_MASK                        0x0000ffff
#define BCHP_UFE_CORE_AGCIDI_AGCIDSVAL_SHIFT                       0
#define BCHP_UFE_CORE_AGCIDI_AGCIDSVAL_DEFAULT                     0x00000000

/***************************************************************************
 *AGCTI - Tuner AGC Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGCTI :: AGCTDSVAL [31:00] */
#define BCHP_UFE_CORE_AGCTI_AGCTDSVAL_MASK                         0xffffffff
#define BCHP_UFE_CORE_AGCTI_AGCTDSVAL_SHIFT                        0
#define BCHP_UFE_CORE_AGCTI_AGCTDSVAL_DEFAULT                      0x00000000

/***************************************************************************
 *AGCTDI - Tuner AGC Delta Sigma Integrator Value
 ***************************************************************************/
/* UFE_CORE :: AGCTDI :: reserved0 [31:16] */
#define BCHP_UFE_CORE_AGCTDI_reserved0_MASK                        0xffff0000
#define BCHP_UFE_CORE_AGCTDI_reserved0_SHIFT                       16

/* UFE_CORE :: AGCTDI :: AGCTDSVAL [15:00] */
#define BCHP_UFE_CORE_AGCTDI_AGCTDSVAL_MASK                        0x0000ffff
#define BCHP_UFE_CORE_AGCTDI_AGCTDSVAL_SHIFT                       0
#define BCHP_UFE_CORE_AGCTDI_AGCTDSVAL_DEFAULT                     0x00000000

/***************************************************************************
 *GDI - General Purpose Sigma Delta Control Register
 ***************************************************************************/
/* UFE_CORE :: GDI :: reserved0 [31:16] */
#define BCHP_UFE_CORE_GDI_reserved0_MASK                           0xffff0000
#define BCHP_UFE_CORE_GDI_reserved0_SHIFT                          16

/* UFE_CORE :: GDI :: GDI [15:00] */
#define BCHP_UFE_CORE_GDI_GDI_MASK                                 0x0000ffff
#define BCHP_UFE_CORE_GDI_GDI_SHIFT                                0
#define BCHP_UFE_CORE_GDI_GDI_DEFAULT                              0x00000000

/***************************************************************************
 *AGC_MISC - AGC miscellaneous controls
 ***************************************************************************/
/* UFE_CORE :: AGC_MISC :: reserved0 [31:14] */
#define BCHP_UFE_CORE_AGC_MISC_reserved0_MASK                      0xffffc000
#define BCHP_UFE_CORE_AGC_MISC_reserved0_SHIFT                     14

/* UFE_CORE :: AGC_MISC :: SEL_DELSIG_GP [13:12] */
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_GP_MASK                  0x00003000
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_GP_SHIFT                 12
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_GP_DEFAULT               0x00000000

/* UFE_CORE :: AGC_MISC :: SEL_DELSIG_IF [11:10] */
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_IF_MASK                  0x00000c00
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_IF_SHIFT                 10
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_IF_DEFAULT               0x00000000

/* UFE_CORE :: AGC_MISC :: SEL_DELSIG_RF [09:08] */
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_RF_MASK                  0x00000300
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_RF_SHIFT                 8
#define BCHP_UFE_CORE_AGC_MISC_SEL_DELSIG_RF_DEFAULT               0x00000000

/* UFE_CORE :: AGC_MISC :: IF_OD_CTRL [07:07] */
#define BCHP_UFE_CORE_AGC_MISC_IF_OD_CTRL_MASK                     0x00000080
#define BCHP_UFE_CORE_AGC_MISC_IF_OD_CTRL_SHIFT                    7
#define BCHP_UFE_CORE_AGC_MISC_IF_OD_CTRL_DEFAULT                  0x00000000

/* UFE_CORE :: AGC_MISC :: RF_OD_CTRL [06:06] */
#define BCHP_UFE_CORE_AGC_MISC_RF_OD_CTRL_MASK                     0x00000040
#define BCHP_UFE_CORE_AGC_MISC_RF_OD_CTRL_SHIFT                    6
#define BCHP_UFE_CORE_AGC_MISC_RF_OD_CTRL_DEFAULT                  0x00000000

/* UFE_CORE :: AGC_MISC :: GP_OD_CTRL [05:05] */
#define BCHP_UFE_CORE_AGC_MISC_GP_OD_CTRL_MASK                     0x00000020
#define BCHP_UFE_CORE_AGC_MISC_GP_OD_CTRL_SHIFT                    5
#define BCHP_UFE_CORE_AGC_MISC_GP_OD_CTRL_DEFAULT                  0x00000000

/* UFE_CORE :: AGC_MISC :: GDSRST [04:04] */
#define BCHP_UFE_CORE_AGC_MISC_GDSRST_MASK                         0x00000010
#define BCHP_UFE_CORE_AGC_MISC_GDSRST_SHIFT                        4
#define BCHP_UFE_CORE_AGC_MISC_GDSRST_DEFAULT                      0x00000000

/* UFE_CORE :: AGC_MISC :: AGCTFRZ [03:03] */
#define BCHP_UFE_CORE_AGC_MISC_AGCTFRZ_MASK                        0x00000008
#define BCHP_UFE_CORE_AGC_MISC_AGCTFRZ_SHIFT                       3
#define BCHP_UFE_CORE_AGC_MISC_AGCTFRZ_DEFAULT                     0x00000001

/* UFE_CORE :: AGC_MISC :: AGCIFRZ [02:02] */
#define BCHP_UFE_CORE_AGC_MISC_AGCIFRZ_MASK                        0x00000004
#define BCHP_UFE_CORE_AGC_MISC_AGCIFRZ_SHIFT                       2
#define BCHP_UFE_CORE_AGC_MISC_AGCIFRZ_DEFAULT                     0x00000001

/* UFE_CORE :: AGC_MISC :: AGCSNR_USE [01:01] */
#define BCHP_UFE_CORE_AGC_MISC_AGCSNR_USE_MASK                     0x00000002
#define BCHP_UFE_CORE_AGC_MISC_AGCSNR_USE_SHIFT                    1
#define BCHP_UFE_CORE_AGC_MISC_AGCSNR_USE_DEFAULT                  0x00000000

/* UFE_CORE :: AGC_MISC :: AGC_DIS [00:00] */
#define BCHP_UFE_CORE_AGC_MISC_AGC_DIS_MASK                        0x00000001
#define BCHP_UFE_CORE_AGC_MISC_AGC_DIS_SHIFT                       0
#define BCHP_UFE_CORE_AGC_MISC_AGC_DIS_DEFAULT                     0x00000000

/***************************************************************************
 *AIFUT - AI AGC IF Integrator Upper Threshold
 ***************************************************************************/
/* UFE_CORE :: AIFUT :: UPPER_THRESHOLD [31:00] */
#define BCHP_UFE_CORE_AIFUT_UPPER_THRESHOLD_MASK                   0xffffffff
#define BCHP_UFE_CORE_AIFUT_UPPER_THRESHOLD_SHIFT                  0
#define BCHP_UFE_CORE_AIFUT_UPPER_THRESHOLD_DEFAULT                0x7fffffff

/***************************************************************************
 *ARFUT - AI AGC RF Integrator Upper Threshold
 ***************************************************************************/
/* UFE_CORE :: ARFUT :: UPPER_THRESHOLD [31:00] */
#define BCHP_UFE_CORE_ARFUT_UPPER_THRESHOLD_MASK                   0xffffffff
#define BCHP_UFE_CORE_ARFUT_UPPER_THRESHOLD_SHIFT                  0
#define BCHP_UFE_CORE_ARFUT_UPPER_THRESHOLD_DEFAULT                0x7fffffff

/***************************************************************************
 *AIFLT - AI AGC IF Integrator Lower Threshold
 ***************************************************************************/
/* UFE_CORE :: AIFLT :: LOWER_THRESHOLD [31:00] */
#define BCHP_UFE_CORE_AIFLT_LOWER_THRESHOLD_MASK                   0xffffffff
#define BCHP_UFE_CORE_AIFLT_LOWER_THRESHOLD_SHIFT                  0
#define BCHP_UFE_CORE_AIFLT_LOWER_THRESHOLD_DEFAULT                0x80000000

/***************************************************************************
 *ARFLT - AI AGC RF Integrator Lower Threshold
 ***************************************************************************/
/* UFE_CORE :: ARFLT :: LOWER_THRESHOLD [31:00] */
#define BCHP_UFE_CORE_ARFLT_LOWER_THRESHOLD_MASK                   0xffffffff
#define BCHP_UFE_CORE_ARFLT_LOWER_THRESHOLD_SHIFT                  0
#define BCHP_UFE_CORE_ARFLT_LOWER_THRESHOLD_DEFAULT                0x80000000

/***************************************************************************
 *ADSFCNT - AI AGC Delta Sigma Clock Enable Counter
 ***************************************************************************/
/* UFE_CORE :: ADSFCNT :: DS_GP_FCNT [31:24] */
#define BCHP_UFE_CORE_ADSFCNT_DS_GP_FCNT_MASK                      0xff000000
#define BCHP_UFE_CORE_ADSFCNT_DS_GP_FCNT_SHIFT                     24
#define BCHP_UFE_CORE_ADSFCNT_DS_GP_FCNT_DEFAULT                   0x00000000

/* UFE_CORE :: ADSFCNT :: DS_RF_FCNT [23:16] */
#define BCHP_UFE_CORE_ADSFCNT_DS_RF_FCNT_MASK                      0x00ff0000
#define BCHP_UFE_CORE_ADSFCNT_DS_RF_FCNT_SHIFT                     16
#define BCHP_UFE_CORE_ADSFCNT_DS_RF_FCNT_DEFAULT                   0x00000000

/* UFE_CORE :: ADSFCNT :: DS_IF_FCNT [15:08] */
#define BCHP_UFE_CORE_ADSFCNT_DS_IF_FCNT_MASK                      0x0000ff00
#define BCHP_UFE_CORE_ADSFCNT_DS_IF_FCNT_SHIFT                     8
#define BCHP_UFE_CORE_ADSFCNT_DS_IF_FCNT_DEFAULT                   0x00000000

/* UFE_CORE :: ADSFCNT :: reserved0 [07:00] */
#define BCHP_UFE_CORE_ADSFCNT_reserved0_MASK                       0x000000ff
#define BCHP_UFE_CORE_ADSFCNT_reserved0_SHIFT                      0

/***************************************************************************
 *MISCTL - AI Miscellaneous Control
 ***************************************************************************/
/* UFE_CORE :: MISCTL :: GP_RTZ_EN [31:31] */
#define BCHP_UFE_CORE_MISCTL_GP_RTZ_EN_MASK                        0x80000000
#define BCHP_UFE_CORE_MISCTL_GP_RTZ_EN_SHIFT                       31
#define BCHP_UFE_CORE_MISCTL_GP_RTZ_EN_DEFAULT                     0x00000000

/* UFE_CORE :: MISCTL :: RF_RTZ_EN [30:30] */
#define BCHP_UFE_CORE_MISCTL_RF_RTZ_EN_MASK                        0x40000000
#define BCHP_UFE_CORE_MISCTL_RF_RTZ_EN_SHIFT                       30
#define BCHP_UFE_CORE_MISCTL_RF_RTZ_EN_DEFAULT                     0x00000000

/* UFE_CORE :: MISCTL :: IF_RTZ_EN [29:29] */
#define BCHP_UFE_CORE_MISCTL_IF_RTZ_EN_MASK                        0x20000000
#define BCHP_UFE_CORE_MISCTL_IF_RTZ_EN_SHIFT                       29
#define BCHP_UFE_CORE_MISCTL_IF_RTZ_EN_DEFAULT                     0x00000000

/* UFE_CORE :: MISCTL :: reserved0 [28:19] */
#define BCHP_UFE_CORE_MISCTL_reserved0_MASK                        0x1ff80000
#define BCHP_UFE_CORE_MISCTL_reserved0_SHIFT                       19

/* UFE_CORE :: MISCTL :: SEL_ASIGDEL_GP [18:18] */
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_GP_MASK                   0x00040000
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_GP_SHIFT                  18
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_GP_DEFAULT                0x00000000

/* UFE_CORE :: MISCTL :: SEL_ASIGDEL_RF [17:17] */
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_RF_MASK                   0x00020000
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_RF_SHIFT                  17
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_RF_DEFAULT                0x00000000

/* UFE_CORE :: MISCTL :: SEL_ASIGDEL_IF [16:16] */
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_IF_MASK                   0x00010000
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_IF_SHIFT                  16
#define BCHP_UFE_CORE_MISCTL_SEL_ASIGDEL_IF_DEFAULT                0x00000000

/* UFE_CORE :: MISCTL :: INV_RF_MSB [15:15] */
#define BCHP_UFE_CORE_MISCTL_INV_RF_MSB_MASK                       0x00008000
#define BCHP_UFE_CORE_MISCTL_INV_RF_MSB_SHIFT                      15
#define BCHP_UFE_CORE_MISCTL_INV_RF_MSB_DEFAULT                    0x00000000

/* UFE_CORE :: MISCTL :: INV_IF_MSB [14:14] */
#define BCHP_UFE_CORE_MISCTL_INV_IF_MSB_MASK                       0x00004000
#define BCHP_UFE_CORE_MISCTL_INV_IF_MSB_SHIFT                      14
#define BCHP_UFE_CORE_MISCTL_INV_IF_MSB_DEFAULT                    0x00000000

/* UFE_CORE :: MISCTL :: reserved1 [13:12] */
#define BCHP_UFE_CORE_MISCTL_reserved1_MASK                        0x00003000
#define BCHP_UFE_CORE_MISCTL_reserved1_SHIFT                       12

/* UFE_CORE :: MISCTL :: RF_EN_SEL [11:11] */
#define BCHP_UFE_CORE_MISCTL_RF_EN_SEL_MASK                        0x00000800
#define BCHP_UFE_CORE_MISCTL_RF_EN_SEL_SHIFT                       11
#define BCHP_UFE_CORE_MISCTL_RF_EN_SEL_DEFAULT                     0x00000000
#define BCHP_UFE_CORE_MISCTL_RF_EN_SEL_on                          1
#define BCHP_UFE_CORE_MISCTL_RF_EN_SEL_off                         0

/* UFE_CORE :: MISCTL :: IF_EN_SEL [10:10] */
#define BCHP_UFE_CORE_MISCTL_IF_EN_SEL_MASK                        0x00000400
#define BCHP_UFE_CORE_MISCTL_IF_EN_SEL_SHIFT                       10
#define BCHP_UFE_CORE_MISCTL_IF_EN_SEL_DEFAULT                     0x00000000
#define BCHP_UFE_CORE_MISCTL_IF_EN_SEL_on                          1
#define BCHP_UFE_CORE_MISCTL_IF_EN_SEL_off                         0

/* UFE_CORE :: MISCTL :: reserved2 [09:00] */
#define BCHP_UFE_CORE_MISCTL_reserved2_MASK                        0x000003ff
#define BCHP_UFE_CORE_MISCTL_reserved2_SHIFT                       0

/***************************************************************************
 *ALBK - AI AGC Status Ready Only Register
 ***************************************************************************/
/* UFE_CORE :: ALBK :: reserved0 [31:31] */
#define BCHP_UFE_CORE_ALBK_reserved0_MASK                          0x80000000
#define BCHP_UFE_CORE_ALBK_reserved0_SHIFT                         31

/* UFE_CORE :: ALBK :: RF_SATD [30:30] */
#define BCHP_UFE_CORE_ALBK_RF_SATD_MASK                            0x40000000
#define BCHP_UFE_CORE_ALBK_RF_SATD_SHIFT                           30

/* UFE_CORE :: ALBK :: IF_SATD [29:29] */
#define BCHP_UFE_CORE_ALBK_IF_SATD_MASK                            0x20000000
#define BCHP_UFE_CORE_ALBK_IF_SATD_SHIFT                           29

/* UFE_CORE :: ALBK :: reserved1 [28:28] */
#define BCHP_UFE_CORE_ALBK_reserved1_MASK                          0x10000000
#define BCHP_UFE_CORE_ALBK_reserved1_SHIFT                         28

/* UFE_CORE :: ALBK :: FRZ_RF [27:27] */
#define BCHP_UFE_CORE_ALBK_FRZ_RF_MASK                             0x08000000
#define BCHP_UFE_CORE_ALBK_FRZ_RF_SHIFT                            27

/* UFE_CORE :: ALBK :: FRZ_IF [26:26] */
#define BCHP_UFE_CORE_ALBK_FRZ_IF_MASK                             0x04000000
#define BCHP_UFE_CORE_ALBK_FRZ_IF_SHIFT                            26

/* UFE_CORE :: ALBK :: reserved2 [25:24] */
#define BCHP_UFE_CORE_ALBK_reserved2_MASK                          0x03000000
#define BCHP_UFE_CORE_ALBK_reserved2_SHIFT                         24

/* UFE_CORE :: ALBK :: RF_SAT_UP1_LOW0 [23:23] */
#define BCHP_UFE_CORE_ALBK_RF_SAT_UP1_LOW0_MASK                    0x00800000
#define BCHP_UFE_CORE_ALBK_RF_SAT_UP1_LOW0_SHIFT                   23

/* UFE_CORE :: ALBK :: IF_SAT_UP1_LOW0 [22:22] */
#define BCHP_UFE_CORE_ALBK_IF_SAT_UP1_LOW0_MASK                    0x00400000
#define BCHP_UFE_CORE_ALBK_IF_SAT_UP1_LOW0_SHIFT                   22

/* UFE_CORE :: ALBK :: reserved3 [21:00] */
#define BCHP_UFE_CORE_ALBK_reserved3_MASK                          0x003fffff
#define BCHP_UFE_CORE_ALBK_reserved3_SHIFT                         0

/***************************************************************************
 *ADSG - AI Fixed Values For AGC IF And RF Delta-Sigmas
 ***************************************************************************/
/* UFE_CORE :: ADSG :: IF_DELSIG_IN [31:16] */
#define BCHP_UFE_CORE_ADSG_IF_DELSIG_IN_MASK                       0xffff0000
#define BCHP_UFE_CORE_ADSG_IF_DELSIG_IN_SHIFT                      16
#define BCHP_UFE_CORE_ADSG_IF_DELSIG_IN_DEFAULT                    0x00000000

/* UFE_CORE :: ADSG :: RF_DELSIG_IN [15:00] */
#define BCHP_UFE_CORE_ADSG_RF_DELSIG_IN_MASK                       0x0000ffff
#define BCHP_UFE_CORE_ADSG_RF_DELSIG_IN_SHIFT                      0
#define BCHP_UFE_CORE_ADSG_RF_DELSIG_IN_DEFAULT                    0x00000000

/***************************************************************************
 *AGC_CRC_VALUE - AGC CRC read value
 ***************************************************************************/
/* UFE_CORE :: AGC_CRC_VALUE :: VALUE [31:00] */
#define BCHP_UFE_CORE_AGC_CRC_VALUE_VALUE_MASK                     0xffffffff
#define BCHP_UFE_CORE_AGC_CRC_VALUE_VALUE_SHIFT                    0
#define BCHP_UFE_CORE_AGC_CRC_VALUE_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *ADC_TP_DCM - ADC test port decimation
 ***************************************************************************/
/* UFE_CORE :: ADC_TP_DCM :: reserved0 [31:15] */
#define BCHP_UFE_CORE_ADC_TP_DCM_reserved0_MASK                    0xffff8000
#define BCHP_UFE_CORE_ADC_TP_DCM_reserved0_SHIFT                   15

/* UFE_CORE :: ADC_TP_DCM :: dcm_ratio [14:08] */
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_ratio_MASK                    0x00007f00
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_ratio_SHIFT                   8
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_ratio_DEFAULT                 0x00000008

/* UFE_CORE :: ADC_TP_DCM :: reserved1 [07:03] */
#define BCHP_UFE_CORE_ADC_TP_DCM_reserved1_MASK                    0x000000f8
#define BCHP_UFE_CORE_ADC_TP_DCM_reserved1_SHIFT                   3

/* UFE_CORE :: ADC_TP_DCM :: dcm_lnsel [02:01] */
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_lnsel_MASK                    0x00000006
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_lnsel_SHIFT                   1
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_lnsel_DEFAULT                 0x00000000

/* UFE_CORE :: ADC_TP_DCM :: dcm_en [00:00] */
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_en_MASK                       0x00000001
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_en_SHIFT                      0
#define BCHP_UFE_CORE_ADC_TP_DCM_dcm_en_DEFAULT                    0x00000000

/***************************************************************************
 *TP_CTRL - TP Control
 ***************************************************************************/
/* UFE_CORE :: TP_CTRL :: reserved0 [31:12] */
#define BCHP_UFE_CORE_TP_CTRL_reserved0_MASK                       0xfffff000
#define BCHP_UFE_CORE_TP_CTRL_reserved0_SHIFT                      12

/* UFE_CORE :: TP_CTRL :: AGC_TP_SEL [11:08] */
#define BCHP_UFE_CORE_TP_CTRL_AGC_TP_SEL_MASK                      0x00000f00
#define BCHP_UFE_CORE_TP_CTRL_AGC_TP_SEL_SHIFT                     8
#define BCHP_UFE_CORE_TP_CTRL_AGC_TP_SEL_DEFAULT                   0x0000000a

/* UFE_CORE :: TP_CTRL :: TP_OUT_SEL [07:04] */
#define BCHP_UFE_CORE_TP_CTRL_TP_OUT_SEL_MASK                      0x000000f0
#define BCHP_UFE_CORE_TP_CTRL_TP_OUT_SEL_SHIFT                     4
#define BCHP_UFE_CORE_TP_CTRL_TP_OUT_SEL_DEFAULT                   0x00000000

/* UFE_CORE :: TP_CTRL :: reserved_for_eco1 [03:01] */
#define BCHP_UFE_CORE_TP_CTRL_reserved_for_eco1_MASK               0x0000000e
#define BCHP_UFE_CORE_TP_CTRL_reserved_for_eco1_SHIFT              1
#define BCHP_UFE_CORE_TP_CTRL_reserved_for_eco1_DEFAULT            0x00000000

/* UFE_CORE :: TP_CTRL :: TP_EN [00:00] */
#define BCHP_UFE_CORE_TP_CTRL_TP_EN_MASK                           0x00000001
#define BCHP_UFE_CORE_TP_CTRL_TP_EN_SHIFT                          0
#define BCHP_UFE_CORE_TP_CTRL_TP_EN_DEFAULT                        0x00000000

/***************************************************************************
 *CRC_VALUE - CRC read value
 ***************************************************************************/
/* UFE_CORE :: CRC_VALUE :: VALUE [31:00] */
#define BCHP_UFE_CORE_CRC_VALUE_VALUE_MASK                         0xffffffff
#define BCHP_UFE_CORE_CRC_VALUE_VALUE_SHIFT                        0
#define BCHP_UFE_CORE_CRC_VALUE_VALUE_DEFAULT                      0x00000000

/***************************************************************************
 *TRIG_TERM_CTRL_0 - Trigger control for Term0
 ***************************************************************************/
/* UFE_CORE :: TRIG_TERM_CTRL_0 :: reserved_for_eco0 [31:18] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_MASK      0xfffc0000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_SHIFT     18
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco0_DEFAULT   0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_0 :: term_en [17:17] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_en_MASK                0x00020000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_en_SHIFT               17
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_en_DEFAULT             0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_0 :: term_inv [16:16] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_inv_MASK               0x00010000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_inv_SHIFT              16
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_term_inv_DEFAULT            0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_0 :: trig_sft_cfg [15:14] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_MASK           0x0000c000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_SHIFT          14
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_trig_sft_cfg_DEFAULT        0x00000003

/* UFE_CORE :: TRIG_TERM_CTRL_0 :: reserved_for_eco1 [13:02] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco1_MASK      0x00003ffc
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco1_SHIFT     2
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_reserved_for_eco1_DEFAULT   0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_0 :: clip_cfg [01:00] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_clip_cfg_MASK               0x00000003
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_clip_cfg_SHIFT              0
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_0_clip_cfg_DEFAULT            0x00000003

/***************************************************************************
 *TRIG_TERM_CTRL_1 - Trigger control for Term1
 ***************************************************************************/
/* UFE_CORE :: TRIG_TERM_CTRL_1 :: reserved_for_eco0 [31:18] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_MASK      0xfffc0000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_SHIFT     18
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco0_DEFAULT   0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_1 :: term_en [17:17] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_en_MASK                0x00020000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_en_SHIFT               17
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_en_DEFAULT             0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_1 :: term_inv [16:16] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_inv_MASK               0x00010000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_inv_SHIFT              16
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_term_inv_DEFAULT            0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_1 :: trig_sft_cfg [15:14] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_MASK           0x0000c000
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_SHIFT          14
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_trig_sft_cfg_DEFAULT        0x00000003

/* UFE_CORE :: TRIG_TERM_CTRL_1 :: reserved_for_eco1 [13:02] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco1_MASK      0x00003ffc
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco1_SHIFT     2
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_reserved_for_eco1_DEFAULT   0x00000000

/* UFE_CORE :: TRIG_TERM_CTRL_1 :: clip_cfg [01:00] */
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_clip_cfg_MASK               0x00000003
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_clip_cfg_SHIFT              0
#define BCHP_UFE_CORE_TRIG_TERM_CTRL_1_clip_cfg_DEFAULT            0x00000003

/***************************************************************************
 *TRIG_SFT_EN - UFE Software Trigger
 ***************************************************************************/
/* UFE_CORE :: TRIG_SFT_EN :: reserved0 [31:01] */
#define BCHP_UFE_CORE_TRIG_SFT_EN_reserved0_MASK                   0xfffffffe
#define BCHP_UFE_CORE_TRIG_SFT_EN_reserved0_SHIFT                  1

/* UFE_CORE :: TRIG_SFT_EN :: trig [00:00] */
#define BCHP_UFE_CORE_TRIG_SFT_EN_trig_MASK                        0x00000001
#define BCHP_UFE_CORE_TRIG_SFT_EN_trig_SHIFT                       0
#define BCHP_UFE_CORE_TRIG_SFT_EN_trig_DEFAULT                     0x00000000

/***************************************************************************
 *DIAG_CTRL - UFE Diag Control
 ***************************************************************************/
/* UFE_CORE :: DIAG_CTRL :: reserved0 [31:03] */
#define BCHP_UFE_CORE_DIAG_CTRL_reserved0_MASK                     0xfffffff8
#define BCHP_UFE_CORE_DIAG_CTRL_reserved0_SHIFT                    3

/* UFE_CORE :: DIAG_CTRL :: clk_inv [02:02] */
#define BCHP_UFE_CORE_DIAG_CTRL_clk_inv_MASK                       0x00000004
#define BCHP_UFE_CORE_DIAG_CTRL_clk_inv_SHIFT                      2
#define BCHP_UFE_CORE_DIAG_CTRL_clk_inv_DEFAULT                    0x00000000

/* UFE_CORE :: DIAG_CTRL :: trig_inv [01:01] */
#define BCHP_UFE_CORE_DIAG_CTRL_trig_inv_MASK                      0x00000002
#define BCHP_UFE_CORE_DIAG_CTRL_trig_inv_SHIFT                     1
#define BCHP_UFE_CORE_DIAG_CTRL_trig_inv_DEFAULT                   0x00000000

/* UFE_CORE :: DIAG_CTRL :: LEAP_OE [00:00] */
#define BCHP_UFE_CORE_DIAG_CTRL_LEAP_OE_MASK                       0x00000001
#define BCHP_UFE_CORE_DIAG_CTRL_LEAP_OE_SHIFT                      0
#define BCHP_UFE_CORE_DIAG_CTRL_LEAP_OE_DEFAULT                    0x00000000

/***************************************************************************
 *LEAP_FIFO - UFE LEAP FIFO Control/Status
 ***************************************************************************/
/* UFE_CORE :: LEAP_FIFO :: reserved0 [31:03] */
#define BCHP_UFE_CORE_LEAP_FIFO_reserved0_MASK                     0xfffffff8
#define BCHP_UFE_CORE_LEAP_FIFO_reserved0_SHIFT                    3

/* UFE_CORE :: LEAP_FIFO :: unf_stat [02:02] */
#define BCHP_UFE_CORE_LEAP_FIFO_unf_stat_MASK                      0x00000004
#define BCHP_UFE_CORE_LEAP_FIFO_unf_stat_SHIFT                     2
#define BCHP_UFE_CORE_LEAP_FIFO_unf_stat_DEFAULT                   0x00000000

/* UFE_CORE :: LEAP_FIFO :: ovf_stat [01:01] */
#define BCHP_UFE_CORE_LEAP_FIFO_ovf_stat_MASK                      0x00000002
#define BCHP_UFE_CORE_LEAP_FIFO_ovf_stat_SHIFT                     1
#define BCHP_UFE_CORE_LEAP_FIFO_ovf_stat_DEFAULT                   0x00000000

/* UFE_CORE :: LEAP_FIFO :: rst [00:00] */
#define BCHP_UFE_CORE_LEAP_FIFO_rst_MASK                           0x00000001
#define BCHP_UFE_CORE_LEAP_FIFO_rst_SHIFT                          0
#define BCHP_UFE_CORE_LEAP_FIFO_rst_DEFAULT                        0x00000000

/***************************************************************************
 *TRIG_CNT - UFE Trigger Count
 ***************************************************************************/
/* UFE_CORE :: TRIG_CNT :: leap_itag_cnt [31:16] */
#define BCHP_UFE_CORE_TRIG_CNT_leap_itag_cnt_MASK                  0xffff0000
#define BCHP_UFE_CORE_TRIG_CNT_leap_itag_cnt_SHIFT                 16
#define BCHP_UFE_CORE_TRIG_CNT_leap_itag_cnt_DEFAULT               0x00000000

/* UFE_CORE :: TRIG_CNT :: trig_out_cnt [15:00] */
#define BCHP_UFE_CORE_TRIG_CNT_trig_out_cnt_MASK                   0x0000ffff
#define BCHP_UFE_CORE_TRIG_CNT_trig_out_cnt_SHIFT                  0
#define BCHP_UFE_CORE_TRIG_CNT_trig_out_cnt_DEFAULT                0x00000000

/***************************************************************************
 *SFT_REG0 - SFT_REG0
 ***************************************************************************/
/* UFE_CORE :: SFT_REG0 :: RSVD [31:00] */
#define BCHP_UFE_CORE_SFT_REG0_RSVD_MASK                           0xffffffff
#define BCHP_UFE_CORE_SFT_REG0_RSVD_SHIFT                          0
#define BCHP_UFE_CORE_SFT_REG0_RSVD_DEFAULT                        0x00000000

/***************************************************************************
 *SFT_REG1 - SFT_REG1
 ***************************************************************************/
/* UFE_CORE :: SFT_REG1 :: RSVD [31:00] */
#define BCHP_UFE_CORE_SFT_REG1_RSVD_MASK                           0xffffffff
#define BCHP_UFE_CORE_SFT_REG1_RSVD_SHIFT                          0
#define BCHP_UFE_CORE_SFT_REG1_RSVD_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_UFE_CORE_H__ */

/* End of File */
