{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543615018301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543615018307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 17:56:57 2018 " "Processing started: Fri Nov 30 17:56:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543615018307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543615018307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543615018307 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543615018570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543615019884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543615019884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615019964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615019965 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "278 " "The Timing Analyzer is analyzing 278 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543615020672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador_v1_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'Processador_v1_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543615020720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615020720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema " "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543615020723 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543615020723 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[15\]~50\|combout " "Node \"G18\|SAIDA\[15\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~58\|dataa " "Node \"G16\|Add0~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~58\|sumout " "Node \"G16\|Add0~58\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|datad " "Node \"G16\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|combout " "Node \"G16\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[15\]~50\|dataf " "Node \"G18\|SAIDA\[15\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|dataf " "Node \"G16\|Mux0~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~28\|datac " "Node \"G16\|Add1~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~28\|sumout " "Node \"G16\|Add1~28\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux0~0\|datae " "Node \"G16\|Mux0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020726 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020726 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[14\]~48\|combout " "Node \"G18\|SAIDA\[14\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|datad " "Node \"G16\|Add1~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|sumout " "Node \"G16\|Add1~24\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|datab " "Node \"G16\|Mux1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|combout " "Node \"G16\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[14\]~48\|dataf " "Node \"G18\|SAIDA\[14\]~48\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|datad " "Node \"G16\|Add0~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|sumout " "Node \"G16\|Add0~54\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|datae " "Node \"G16\|Mux1~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux1~2\|dataf " "Node \"G16\|Mux1~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[14\]~11\|dataf " "Node \"G14\|SAIDA\[14\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[14\]~11\|combout " "Node \"G14\|SAIDA\[14\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~54\|datac " "Node \"G16\|Add0~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~24\|datac " "Node \"G16\|Add1~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020727 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[13\]~46\|combout " "Node \"G18\|SAIDA\[13\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|datad " "Node \"G16\|Add0~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|sumout " "Node \"G16\|Add0~50\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|datac " "Node \"G16\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|combout " "Node \"G16\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[13\]~46\|datad " "Node \"G18\|SAIDA\[13\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[13\]~10\|datad " "Node \"G14\|SAIDA\[13\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[13\]~10\|combout " "Node \"G14\|SAIDA\[13\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|datad " "Node \"G16\|Add1~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|sumout " "Node \"G16\|Add1~20\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|datae " "Node \"G16\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~50\|datac " "Node \"G16\|Add0~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux2~0\|dataf " "Node \"G16\|Mux2~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~20\|datac " "Node \"G16\|Add1~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020727 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020727 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[12\]~44\|combout " "Node \"G18\|SAIDA\[12\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|datab " "Node \"G16\|Add0~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|sumout " "Node \"G16\|Add0~46\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|datae " "Node \"G16\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|combout " "Node \"G16\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[12\]~44\|datae " "Node \"G18\|SAIDA\[12\]~44\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|dataa " "Node \"G16\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|datac " "Node \"G16\|Add1~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|sumout " "Node \"G16\|Add1~48\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux3~0\|dataf " "Node \"G16\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[12\]~14\|dataf " "Node \"G14\|SAIDA\[12\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[12\]~14\|combout " "Node \"G14\|SAIDA\[12\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~48\|datad " "Node \"G16\|Add1~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~46\|datac " "Node \"G16\|Add0~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020728 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[11\]~42\|combout " "Node \"G18\|SAIDA\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|datac " "Node \"G16\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|combout " "Node \"G16\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[11\]~42\|dataf " "Node \"G18\|SAIDA\[11\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|datad " "Node \"G16\|Add0~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|sumout " "Node \"G16\|Add0~42\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|dataf " "Node \"G16\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[11\]~13\|dataf " "Node \"G14\|SAIDA\[11\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[11\]~13\|combout " "Node \"G14\|SAIDA\[11\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|datad " "Node \"G16\|Add1~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|sumout " "Node \"G16\|Add1~44\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux4~0\|datae " "Node \"G16\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~42\|datac " "Node \"G16\|Add0~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~44\|datac " "Node \"G16\|Add1~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020728 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020728 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[10\]~40\|combout " "Node \"G18\|SAIDA\[10\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|datad " "Node \"G16\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|combout " "Node \"G16\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[10\]~40\|dataf " "Node \"G18\|SAIDA\[10\]~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|dataa " "Node \"G16\|Add1~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|sumout " "Node \"G16\|Add1~76\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|datae " "Node \"G16\|Mux5~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[10\]~19\|dataf " "Node \"G14\|SAIDA\[10\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[10\]~19\|combout " "Node \"G14\|SAIDA\[10\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|datad " "Node \"G16\|Add0~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|sumout " "Node \"G16\|Add0~38\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux5~0\|dataf " "Node \"G16\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~76\|datac " "Node \"G16\|Add1~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~38\|datac " "Node \"G16\|Add0~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020729 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[9\]~38\|combout " "Node \"G18\|SAIDA\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|datad " "Node \"G16\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|combout " "Node \"G16\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[9\]~38\|datae " "Node \"G18\|SAIDA\[9\]~38\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[9\]~18\|dataf " "Node \"G14\|SAIDA\[9\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[9\]~18\|combout " "Node \"G14\|SAIDA\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|datad " "Node \"G16\|Add1~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|sumout " "Node \"G16\|Add1~72\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|dataf " "Node \"G16\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|dataa " "Node \"G16\|Add0~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|sumout " "Node \"G16\|Add0~34\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux6~0\|datae " "Node \"G16\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~34\|datad " "Node \"G16\|Add0~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~72\|datac " "Node \"G16\|Add1~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020729 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020729 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[8\]~36\|combout " "Node \"G18\|SAIDA\[8\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|datab " "Node \"G16\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|combout " "Node \"G16\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[8\]~36\|dataf " "Node \"G18\|SAIDA\[8\]~36\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[8\]~17\|datab " "Node \"G14\|SAIDA\[8\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[8\]~17\|combout " "Node \"G14\|SAIDA\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|datad " "Node \"G16\|Add0~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|sumout " "Node \"G16\|Add0~30\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|datad " "Node \"G16\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|datad " "Node \"G16\|Add1~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|sumout " "Node \"G16\|Add1~68\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux7~0\|dataf " "Node \"G16\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~68\|datac " "Node \"G16\|Add1~68\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~30\|datac " "Node \"G16\|Add0~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020730 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[7\]~34\|combout " "Node \"G18\|SAIDA\[7\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|datac " "Node \"G16\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|combout " "Node \"G16\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[7\]~34\|datae " "Node \"G18\|SAIDA\[7\]~34\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[7\]~16\|datac " "Node \"G14\|SAIDA\[7\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[7\]~16\|combout " "Node \"G14\|SAIDA\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|datad " "Node \"G16\|Add1~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|sumout " "Node \"G16\|Add1~64\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|dataf " "Node \"G16\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|dataa " "Node \"G16\|Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|sumout " "Node \"G16\|Add0~26\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux8~0\|datad " "Node \"G16\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~26\|datac " "Node \"G16\|Add0~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~64\|datac " "Node \"G16\|Add1~64\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020730 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020730 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[6\]~32\|combout " "Node \"G18\|SAIDA\[6\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|datad " "Node \"G16\|Add0~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|sumout " "Node \"G16\|Add0~22\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|dataf " "Node \"G16\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|combout " "Node \"G16\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[6\]~32\|datad " "Node \"G18\|SAIDA\[6\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|datac " "Node \"G16\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|datad " "Node \"G16\|Add1~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|sumout " "Node \"G16\|Add1~60\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux9~0\|datad " "Node \"G16\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[6\]~15\|datae " "Node \"G14\|SAIDA\[6\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[6\]~15\|combout " "Node \"G14\|SAIDA\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~60\|datac " "Node \"G16\|Add1~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~22\|datac " "Node \"G16\|Add0~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020731 ""}
{ "Warning" "WSTA_SCC_LOOP" "14 " "Found combinational loop of 14 nodes" { { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[5\]~30\|combout " "Node \"G18\|SAIDA\[5\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|datad " "Node \"G16\|Add1~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|sumout " "Node \"G16\|Add1~40\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|datac " "Node \"G16\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|combout " "Node \"G16\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[5\]~30\|datad " "Node \"G18\|SAIDA\[5\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|datac " "Node \"G16\|Add0~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|sumout " "Node \"G16\|Add0~18\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|dataa " "Node \"G16\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux10~0\|dataf " "Node \"G16\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[5\]~12\|dataf " "Node \"G14\|SAIDA\[5\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G14\|SAIDA\[5\]~12\|combout " "Node \"G14\|SAIDA\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~18\|datad " "Node \"G16\|Add0~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~40\|datac " "Node \"G16\|Add1~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020731 ""}  } { { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020731 ""}
{ "Warning" "WSTA_SCC_LOOP" "223 " "Found combinational loop of 223 nodes" { { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|datae " "Node \"G17\|ram~272\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|combout " "Node \"G17\|ram~272\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datae " "Node \"G18\|SAIDA\[1\]~51\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|combout " "Node \"G18\|SAIDA\[1\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|datac " "Node \"G16\|Add0~70\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|sumout " "Node \"G16\|Add0~70\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|datac " "Node \"G16\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|combout " "Node \"G16\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|datae " "Node \"G17\|ram~313\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|combout " "Node \"G17\|ram~313\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|dataa " "Node \"G17\|ram~272\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|datae " "Node \"G17\|ram~325\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|combout " "Node \"G17\|ram~325\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|datad " "Node \"G17\|ram~285\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|combout " "Node \"G17\|ram~285\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datac " "Node \"G18\|SAIDA\[2\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|combout " "Node \"G18\|SAIDA\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~1\|dataa " "Node \"G16\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~1\|combout " "Node \"G16\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|dataa " "Node \"G16\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|combout " "Node \"G16\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|datad " "Node \"G17\|ram~313\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~272\|datab " "Node \"G17\|ram~272\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|dataa " "Node \"G17\|ram~285\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|datad " "Node \"G17\|ram~325\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|dataa " "Node \"G17\|ram~321\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|combout " "Node \"G17\|ram~321\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|datab " "Node \"G17\|ram~281\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|combout " "Node \"G17\|ram~281\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datad " "Node \"G18\|SAIDA\[2\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|datad " "Node \"G17\|ram~281\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|datac " "Node \"G18\|SAIDA\[2\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|combout " "Node \"G18\|SAIDA\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|dataf " "Node \"G18\|SAIDA\[2\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|dataa " "Node \"G17\|ram~280\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|combout " "Node \"G17\|ram~280\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|dataa " "Node \"G18\|SAIDA\[0\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|combout " "Node \"G18\|SAIDA\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datae " "Node \"G18\|SAIDA\[0\]~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|combout " "Node \"G18\|SAIDA\[0\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|dataa " "Node \"G18\|SAIDA\[0\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|combout " "Node \"G18\|SAIDA\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~1\|dataa " "Node \"G16\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~1\|combout " "Node \"G16\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|datac " "Node \"G17\|ram~280\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|dataa " "Node \"G16\|Mux15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|combout " "Node \"G16\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~313\|dataa " "Node \"G17\|ram~313\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~325\|dataa " "Node \"G17\|ram~325\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|datab " "Node \"G17\|ram~321\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|datad " "Node \"G17\|ram~433\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|combout " "Node \"G17\|ram~433\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|dataa " "Node \"G17\|ram~305\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|combout " "Node \"G17\|ram~305\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|dataa " "Node \"G18\|SAIDA\[0\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|datab " "Node \"G17\|ram~437\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|combout " "Node \"G17\|ram~437\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|datad " "Node \"G17\|ram~309\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|combout " "Node \"G17\|ram~309\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datab " "Node \"G18\|SAIDA\[0\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|datab " "Node \"G17\|ram~337\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|combout " "Node \"G17\|ram~337\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|datad " "Node \"G17\|ram~297\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|combout " "Node \"G17\|ram~297\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datab " "Node \"G18\|SAIDA\[4\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|combout " "Node \"G18\|SAIDA\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~1\|datac " "Node \"G16\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~1\|combout " "Node \"G16\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|datac " "Node \"G16\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|combout " "Node \"G16\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|datad " "Node \"G18\|SAIDA\[1\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|combout " "Node \"G18\|SAIDA\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~17\|datad " "Node \"G18\|SAIDA\[2\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datac " "Node \"G18\|SAIDA\[0\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|dataf " "Node \"G18\|SAIDA\[0\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datac " "Node \"G18\|SAIDA\[4\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datac " "Node \"G18\|SAIDA\[3\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|combout " "Node \"G18\|SAIDA\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|dataa " "Node \"G18\|SAIDA\[3\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|combout " "Node \"G18\|SAIDA\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|datac " "Node \"G16\|Add0~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|sumout " "Node \"G16\|Add0~62\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|dataa " "Node \"G16\|Mux12~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|combout " "Node \"G16\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|dataa " "Node \"G18\|SAIDA\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~27\|datad " "Node \"G18\|SAIDA\[0\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|datad " "Node \"G18\|SAIDA\[4\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|combout " "Node \"G18\|SAIDA\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|dataa " "Node \"G18\|SAIDA\[4\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datae " "Node \"G18\|SAIDA\[3\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|dataa " "Node \"G18\|SAIDA\[1\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|combout " "Node \"G18\|SAIDA\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|dataa " "Node \"G18\|SAIDA\[2\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datac " "Node \"G18\|SAIDA\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datab " "Node \"G18\|SAIDA\[1\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datab " "Node \"G18\|SAIDA\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|combout " "Node \"G18\|SAIDA\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|dataf " "Node \"G16\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|datad " "Node \"rtl~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|combout " "Node \"rtl~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datab " "Node \"G18\|SAIDA\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|datad " "Node \"G18\|SAIDA\[1\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|combout " "Node \"G18\|SAIDA\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[2\]~18\|datab " "Node \"G18\|SAIDA\[2\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|dataa " "Node \"G18\|SAIDA\[1\]~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datad " "Node \"G18\|SAIDA\[1\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datae " "Node \"G18\|SAIDA\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|combout " "Node \"G18\|SAIDA\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|datac " "Node \"G18\|SAIDA\[1\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datae " "Node \"G18\|SAIDA\[1\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datae " "Node \"G18\|SAIDA\[4\]~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|cout " "Node \"G16\|Add0~62\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|cin " "Node \"G16\|Add0~66\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|sumout " "Node \"G16\|Add0~66\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|datad " "Node \"G16\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|datac " "Node \"G16\|Add1~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|sumout " "Node \"G16\|Add1~32\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|datac " "Node \"G16\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|cout " "Node \"G16\|Add1~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|cin " "Node \"G16\|Add1~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|sumout " "Node \"G16\|Add1~36\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux11~2\|dataf " "Node \"G16\|Mux11~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~1\|datab " "Node \"G16\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~1\|combout " "Node \"G16\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux12~2\|datad " "Node \"G16\|Mux12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~12\|datad " "Node \"G18\|SAIDA\[1\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "rtl~17\|dataf " "Node \"rtl~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~13\|datac " "Node \"G18\|SAIDA\[1\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datad " "Node \"G18\|SAIDA\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~66\|dataa " "Node \"G16\|Add0~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~36\|datac " "Node \"G16\|Add1~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|dataa " "Node \"G17\|ram~341\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|combout " "Node \"G17\|ram~341\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|datad " "Node \"G17\|ram~301\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|combout " "Node \"G17\|ram~301\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~24\|datad " "Node \"G18\|SAIDA\[4\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|datad " "Node \"G17\|ram~329\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|combout " "Node \"G17\|ram~329\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|datad " "Node \"G17\|ram~289\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|combout " "Node \"G17\|ram~289\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|datad " "Node \"G18\|SAIDA\[3\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|datab " "Node \"G17\|ram~333\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|combout " "Node \"G17\|ram~333\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|datab " "Node \"G17\|ram~293\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|combout " "Node \"G17\|ram~293\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~21\|dataf " "Node \"G18\|SAIDA\[3\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|dataa " "Node \"G17\|ram~317\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|combout " "Node \"G17\|ram~317\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|datab " "Node \"G17\|ram~276\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|combout " "Node \"G17\|ram~276\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~51\|dataf " "Node \"G18\|SAIDA\[1\]~51\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|datac " "Node \"G18\|SAIDA\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~28\|datac " "Node \"G18\|SAIDA\[0\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|datab " "Node \"G16\|Add1~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|sumout " "Node \"G16\|Add1~16\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|datab " "Node \"G17\|ram~280\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|datad " "Node \"G16\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~16\|cout " "Node \"G16\|Add1~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|cin " "Node \"G16\|Add1~52\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|cout " "Node \"G16\|Add1~52\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|cin " "Node \"G16\|Add1~56\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|cout " "Node \"G16\|Add1~56\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~32\|cin " "Node \"G16\|Add1~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|sumout " "Node \"G16\|Add1~56\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|datac " "Node \"G16\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|sumout " "Node \"G16\|Add1~52\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux14~1\|datad " "Node \"G16\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|datac " "Node \"G16\|Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|sumout " "Node \"G16\|Add0~14\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux15~2\|datac " "Node \"G16\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~280\|datad " "Node \"G17\|ram~280\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~14\|cout " "Node \"G16\|Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|cin " "Node \"G16\|Add0~70\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~70\|cout " "Node \"G16\|Add0~70\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|cin " "Node \"G16\|Add0~74\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|cout " "Node \"G16\|Add0~74\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~62\|cin " "Node \"G16\|Add0~62\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|sumout " "Node \"G16\|Add0~74\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Mux13~2\|datad " "Node \"G16\|Mux13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|datac " "Node \"G18\|SAIDA\[4\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|datad " "Node \"G18\|SAIDA\[3\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|datab " "Node \"G18\|SAIDA\[1\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|dataf " "Node \"G18\|SAIDA\[1\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|dataa " "Node \"G17\|ram~433\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|datad " "Node \"G17\|ram~305\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|datab " "Node \"G17\|ram~309\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|datad " "Node \"G17\|ram~437\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|datab " "Node \"G17\|ram~297\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|dataa " "Node \"G17\|ram~337\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|datab " "Node \"G17\|ram~301\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|datad " "Node \"G17\|ram~341\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|dataa " "Node \"G17\|ram~289\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|dataa " "Node \"G17\|ram~329\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|dataa " "Node \"G17\|ram~293\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|dataa " "Node \"G17\|ram~333\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|dataa " "Node \"G17\|ram~276\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|datab " "Node \"G17\|ram~317\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~56\|datac " "Node \"G16\|Add1~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add0~74\|datac " "Node \"G16\|Add0~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~285\|datae " "Node \"G17\|ram~285\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~321\|datae " "Node \"G17\|ram~321\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~281\|datae " "Node \"G17\|ram~281\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~16\|datac " "Node \"G18\|SAIDA\[1\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~433\|datae " "Node \"G17\|ram~433\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~305\|datae " "Node \"G17\|ram~305\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~437\|datae " "Node \"G17\|ram~437\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~309\|datae " "Node \"G17\|ram~309\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[0\]~26\|datad " "Node \"G18\|SAIDA\[0\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[4\]~23\|dataa " "Node \"G18\|SAIDA\[4\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~337\|datae " "Node \"G17\|ram~337\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~297\|datae " "Node \"G17\|ram~297\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~341\|datae " "Node \"G17\|ram~341\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~301\|datae " "Node \"G17\|ram~301\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[3\]~20\|dataa " "Node \"G18\|SAIDA\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~329\|datae " "Node \"G17\|ram~329\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~289\|datae " "Node \"G17\|ram~289\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~333\|datae " "Node \"G17\|ram~333\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~293\|datae " "Node \"G17\|ram~293\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~317\|datae " "Node \"G17\|ram~317\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G17\|ram~276\|datae " "Node \"G17\|ram~276\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~14\|dataa " "Node \"G18\|SAIDA\[1\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G16\|Add1~52\|datac " "Node \"G16\|Add1~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""} { "Warning" "WSTA_SCC_NODE" "G18\|SAIDA\[1\]~15\|dataa " "Node \"G18\|SAIDA\[1\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543615020733 ""}  } { { "memram.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } } { "Multiplexador2x1_16bits.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 10 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ULA.vhd" "" { Text "C:/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 71 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1543615020733 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "223 " "Design contains combinational loop of 223 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1543615020737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout " "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615020754 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543615020754 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543615020756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543615020756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543615020759 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543615020772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543615021103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543615021103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.486 " "Worst-case setup slack is -89.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.486          -13935.879 Clock_Sistema  " "  -89.486          -13935.879 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615021122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.481 " "Worst-case hold slack is -0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -0.481 Clock_Sistema  " "   -0.481              -0.481 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615021148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615021156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615021163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.125 " "Worst-case minimum pulse width slack is -7.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.125           -9187.262 Clock_Sistema  " "   -7.125           -9187.262 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615021170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615021170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543615021180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543615021231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543615024747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout " "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615024951 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543615024951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543615024952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543615025026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543615025026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.943 " "Worst-case setup slack is -88.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.943          -13728.435 Clock_Sistema  " "  -88.943          -13728.435 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615025036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.771 " "Worst-case hold slack is -0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -0.771 Clock_Sistema  " "   -0.771              -0.771 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615025063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615025070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615025076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.858 " "Worst-case minimum pulse width slack is -6.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.858           -8825.795 Clock_Sistema  " "   -6.858           -8825.795 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615025084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615025084 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543615025092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543615025393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543615027141 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout " "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027267 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543615027267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543615027268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543615027293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543615027293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.517 " "Worst-case setup slack is -42.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.517           -6797.635 Clock_Sistema  " "  -42.517           -6797.635 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.185 " "Worst-case hold slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 Clock_Sistema  " "   -0.185              -0.185 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615027336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615027342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.462 " "Worst-case minimum pulse width slack is -3.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.462           -3478.910 Clock_Sistema  " "   -3.462           -3478.910 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027349 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543615027358 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~14\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~62\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~66\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~70\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add0~74\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datac  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~16\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~32\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~36\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout " "From: G16\|Add1~52\|datab  to: G16\|Add1~56\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Add1~56\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|datab  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux11~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataa  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux12~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|datad  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux13~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout " "From: G16\|Mux15~1\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[0\]~28\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout " "From: G18\|SAIDA\[1\]~15\|dataf  to: G16\|Add1~52\|sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543615027571 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543615027571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543615027572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543615027594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543615027594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.965 " "Worst-case setup slack is -37.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.965           -6018.078 Clock_Sistema  " "  -37.965           -6018.078 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.255 " "Worst-case hold slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.255 Clock_Sistema  " "   -0.255              -0.255 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615027639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543615027646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.082 " "Worst-case minimum pulse width slack is -3.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.082           -3040.257 Clock_Sistema  " "   -3.082           -3040.257 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543615027652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543615027652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543615031138 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543615031175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 393 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 393 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543615031336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 17:57:11 2018 " "Processing ended: Fri Nov 30 17:57:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543615031336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543615031336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543615031336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543615031336 ""}
