// Seed: 972535215
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  type_4(
      1'b0, id_1, id_1
  );
  assign id_2 = 1;
  logic id_2 = id_2;
  logic id_3;
endmodule
