Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Sep 13 10:20:13 2022
| Host             : sunny running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file z920_nvdla_ps_wrapper_power_routed.rpt -pb z920_nvdla_ps_wrapper_power_summary_routed.pb -rpx z920_nvdla_ps_wrapper_power_routed.rpx
| Design           : z920_nvdla_ps_wrapper
| Device           : xczu19eg-ffvc1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.904        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.671        |
| Device Static (W)        | 1.233        |
| Total Off-Chip Power (W) | 0.088        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 95.7         |
| Junction Temperature (C) | 29.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.347 |       15 |       --- |             --- |
| CLB Logic                |     0.137 |   272602 |       --- |             --- |
|   LUT as Logic           |     0.112 |   106282 |    522720 |           20.33 |
|   Register               |     0.009 |   129687 |   1045440 |           12.41 |
|   LUT as Distributed RAM |     0.008 |     1026 |    161280 |            0.64 |
|   LUT as Shift Register  |     0.005 |     1445 |    161280 |            0.90 |
|   CARRY8                 |     0.003 |     1733 |     65340 |            2.65 |
|   Others                 |    <0.001 |     3685 |       --- |             --- |
|   BUFG                   |    <0.001 |        4 |        88 |            4.55 |
|   F7/F8 Muxes            |     0.000 |     7599 |    522720 |            1.45 |
| Signals                  |     0.174 |   229557 |       --- |             --- |
| Block RAM                |     0.392 |      385 |       984 |           39.13 |
| MMCM                     |     0.206 |        0 |       --- |             --- |
| PLL                      |     0.177 |        3 |       --- |             --- |
| DSPs                     |     0.006 |       35 |      1968 |            1.78 |
| I/O                      |     0.530 |      119 |       512 |           23.24 |
| PS8                      |     2.702 |        1 |       --- |             --- |
| Static Power             |     1.233 |          |           |                 |
|   PS Static              |     0.102 |          |           |                 |
|   PL Static              |     1.131 |          |           |                 |
| Total                    |     5.904 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.578 |       1.231 |      0.347 |
| Vccint_io       |       0.850 |     0.305 |       0.208 |      0.098 |
| Vccbram         |       0.850 |     0.024 |       0.019 |      0.005 |
| Vccaux          |       1.800 |     0.544 |       0.209 |      0.335 |
| Vccaux_io       |       1.800 |     0.208 |       0.135 |      0.073 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.165 |       0.165 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.108 |       1.073 |      0.036 |
| VCC_PSINTLP     |       0.850 |     0.262 |       0.255 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.788 |       0.783 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.008 |       0.007 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.002 |       0.001 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| C0_SYS_CLK_0_clk_p                                                                                  | C0_SYS_CLK_0_clk_p                                                                                                                                                                                                |             5.0 |
| clk_out1_z920_nvdla_ps_clk_wiz_0_0                                                                  | z920_nvdla_ps_i/NVDLA_system/clk_wiz_0/inst/clk_out1_z920_nvdla_ps_clk_wiz_0_0                                                                                                                                    |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                 |            50.0 |
| mmcm_clkout0                                                                                        | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             6.4 |
| mmcm_clkout0                                                                                        | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_infrastructure/pll_gate_cnt_reg[0]_0                                                                                                                                           |             6.4 |
| mmcm_clkout5                                                                                        | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            25.6 |
| mmcm_clkout6                                                                                        | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |            12.8 |
| pll_clk[0]                                                                                          | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.8 |
| pll_clk[0]_DIV                                                                                      | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             6.4 |
| pll_clk[1]                                                                                          | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.8 |
| pll_clk[1]_DIV                                                                                      | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]  |             6.4 |
| pll_clk[2]                                                                                          | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.8 |
| pll_clk[2]_DIV                                                                                      | z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             6.4 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| z920_nvdla_ps_wrapper                                                                       |     4.671 |
|   dbg_hub                                                                                   |     0.001 |
|     inst                                                                                    |     0.001 |
|       BSCANID.u_xsdbm_id                                                                    |     0.001 |
|         CORE_XSDB.UUT_MASTER                                                                |     0.001 |
|           U_ICON_INTERFACE                                                                  |    <0.001 |
|             U_CMD1                                                                          |    <0.001 |
|             U_CMD2                                                                          |    <0.001 |
|             U_CMD3                                                                          |    <0.001 |
|             U_CMD4                                                                          |    <0.001 |
|             U_CMD5                                                                          |    <0.001 |
|             U_CMD6_RD                                                                       |    <0.001 |
|               U_RD_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD6_WR                                                                       |    <0.001 |
|               U_WR_FIFO                                                                     |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                       |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gras.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwas.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_15_0_5                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |    <0.001 |
|             U_CMD7_CTL                                                                      |    <0.001 |
|             U_CMD7_STAT                                                                     |    <0.001 |
|             U_STATIC_STATUS                                                                 |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                         |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                             |    <0.001 |
|             U_RD_ABORT_FLAG                                                                 |    <0.001 |
|             U_RD_REQ_FLAG                                                                   |    <0.001 |
|             U_TIMER                                                                         |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                     |    <0.001 |
|         CORE_XSDB.U_ICON                                                                    |    <0.001 |
|           U_CMD                                                                             |    <0.001 |
|           U_STAT                                                                            |    <0.001 |
|           U_SYNC                                                                            |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                     |    <0.001 |
|   sys_rst_0_IBUF_inst                                                                       |    <0.001 |
|   z920_nvdla_ps_i                                                                           |     4.669 |
|     NVDLA_system                                                                            |     0.716 |
|       NV_nvdla_wrapper_1                                                                    |     0.612 |
|         inst                                                                                |     0.612 |
|           apb2csb                                                                           |    <0.001 |
|           nvdla_top                                                                         |     0.612 |
|             u_partition_a                                                                   |     0.026 |
|               u_NV_NVDLA_cacc                                                               |     0.026 |
|                 u_assembly_buffer                                                           |     0.009 |
|                   u_accu_abuf_0                                                             |     0.009 |
|                 u_assembly_ctrl                                                             |    <0.001 |
|                 u_calculator                                                                |     0.004 |
|                   u_cell_int8_0                                                             |    <0.001 |
|                   u_cell_int8_1                                                             |    <0.001 |
|                   u_cell_int8_2                                                             |    <0.001 |
|                   u_cell_int8_3                                                             |    <0.001 |
|                   u_cell_int8_4                                                             |    <0.001 |
|                   u_cell_int8_5                                                             |    <0.001 |
|                   u_cell_int8_6                                                             |    <0.001 |
|                   u_cell_int8_7                                                             |    <0.001 |
|                 u_delivery_buffer                                                           |     0.011 |
|                   u_accu_dbuf                                                               |     0.010 |
|                 u_delivery_ctrl                                                             |    <0.001 |
|                 u_regfile                                                                   |     0.001 |
|                   u_dual_reg_d0                                                             |    <0.001 |
|                   u_dual_reg_d1                                                             |    <0.001 |
|                   u_single_reg                                                              |    <0.001 |
|             u_partition_c                                                                   |     0.306 |
|               u_NV_NVDLA_cbuf                                                               |     0.188 |
|                 u_cbuf_ram_bank0_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank0_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank10_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank10_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank11_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank11_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank12_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank12_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank13_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank13_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank14_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank14_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank15_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank15_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank16_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank16_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank17_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank17_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank18_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank18_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank19_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank19_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank1_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank1_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank20_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank20_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank21_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank21_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank22_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank22_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank23_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank23_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank24_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank24_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank25_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank25_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank26_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank26_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank27_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank27_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank28_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank28_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank29_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank29_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank2_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank2_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank30_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank30_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank31_ram0                                                      |     0.002 |
|                 u_cbuf_ram_bank31_ram1                                                      |     0.002 |
|                 u_cbuf_ram_bank3_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank3_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank4_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank4_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank5_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank5_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank6_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank6_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank7_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank7_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank8_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank8_ram1                                                       |     0.002 |
|                 u_cbuf_ram_bank9_ram0                                                       |     0.002 |
|                 u_cbuf_ram_bank9_ram1                                                       |     0.002 |
|               u_NV_NVDLA_cdma                                                               |     0.095 |
|                 u_cvt                                                                       |     0.015 |
|                   u_cell_0                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_1                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_2                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_3                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_4                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_5                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_6                                                                  |     0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                   u_cell_7                                                                  |     0.001 |
|                     pipe_p1                                                                 |    <0.001 |
|                     pipe_p2                                                                 |    <0.001 |
|                     pipe_p3                                                                 |     0.001 |
|                 u_dc                                                                        |     0.008 |
|                   NV_NVDLA_PDP_RDMA_rdreq                                                   |    <0.001 |
|                   NV_NVDLA_PDP_RDMA_rdrsp                                                   |    <0.001 |
|                   u_fifo                                                                    |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                       M_reg_0_63_0_5                                                        |    <0.001 |
|                       M_reg_64_127_0_5                                                      |    <0.001 |
|                 u_dma_mux                                                                   |    <0.001 |
|                 u_img                                                                       |     0.015 |
|                   u_ctrl                                                                    |    <0.001 |
|                   u_pack                                                                    |     0.007 |
|                   u_sg                                                                      |     0.007 |
|                     NV_NVDLA_PDP_RDMA_rdreq                                                 |    <0.001 |
|                     NV_NVDLA_PDP_RDMA_rdrsp                                                 |    <0.001 |
|                     u_NV_NVDLA_CDMA_IMG_fifo                                                |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_NV_NVDLA_CDMA_IMG_sg2pack_fifo                                        |     0.003 |
|                       ram                                                                   |     0.002 |
|                 u_regfile                                                                   |     0.006 |
|                   u_dual_reg_d0                                                             |     0.002 |
|                   u_dual_reg_d1                                                             |     0.003 |
|                   u_single_reg                                                              |    <0.001 |
|                 u_shared_buffer                                                             |     0.041 |
|                   u_shared_buffer_00                                                        |     0.003 |
|                   u_shared_buffer_01                                                        |     0.002 |
|                   u_shared_buffer_02                                                        |     0.002 |
|                   u_shared_buffer_03                                                        |     0.002 |
|                   u_shared_buffer_04                                                        |     0.003 |
|                   u_shared_buffer_05                                                        |     0.002 |
|                   u_shared_buffer_06                                                        |     0.002 |
|                   u_shared_buffer_07                                                        |     0.002 |
|                   u_shared_buffer_08                                                        |     0.003 |
|                   u_shared_buffer_09                                                        |     0.002 |
|                   u_shared_buffer_10                                                        |     0.002 |
|                   u_shared_buffer_11                                                        |     0.002 |
|                   u_shared_buffer_12                                                        |     0.002 |
|                   u_shared_buffer_13                                                        |     0.002 |
|                   u_shared_buffer_14                                                        |     0.002 |
|                   u_shared_buffer_15                                                        |     0.002 |
|                 u_status                                                                    |     0.002 |
|                 u_wt                                                                        |     0.008 |
|                   NV_NVDLA_PDP_RDMA_rdreq                                                   |    <0.001 |
|                   NV_NVDLA_PDP_RDMA_rdrsp                                                   |     0.003 |
|                   u_8atmm_fifo                                                              |     0.002 |
|                     ram                                                                     |     0.001 |
|                       M_reg_0_7_0_5                                                         |    <0.001 |
|                       M_reg_0_7_12_17                                                       |    <0.001 |
|                       M_reg_0_7_18_23                                                       |    <0.001 |
|                       M_reg_0_7_24_29                                                       |    <0.001 |
|                       M_reg_0_7_6_11                                                        |    <0.001 |
|                   u_fifo                                                                    |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                       M_reg_0_63_0_5                                                        |    <0.001 |
|                       M_reg_64_127_0_5                                                      |    <0.001 |
|               u_NV_NVDLA_csc                                                                |     0.024 |
|                 u_dl                                                                        |     0.009 |
|                 u_regfile                                                                   |     0.002 |
|                   u_dual_reg_d0                                                             |    <0.001 |
|                   u_dual_reg_d1                                                             |    <0.001 |
|                   u_single_reg                                                              |    <0.001 |
|                 u_sg                                                                        |     0.003 |
|                   u_dat_fifo                                                                |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_wt_fifo                                                                 |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                 u_wl                                                                        |     0.010 |
|                   u_dec                                                                     |     0.003 |
|               u_partition_c_reset                                                           |    <0.001 |
|                 sync_reset_synced_rstn                                                      |    <0.001 |
|                   NV_GENERIC_CELL                                                           |    <0.001 |
|             u_partition_ma                                                                  |     0.004 |
|               u_NV_NVDLA_cmac                                                               |     0.004 |
|                 u_core                                                                      |     0.004 |
|                   u_active                                                                  |     0.002 |
|                   u_mac_0                                                                   |    <0.001 |
|                   u_mac_1                                                                   |    <0.001 |
|                   u_mac_2                                                                   |    <0.001 |
|                   u_mac_3                                                                   |    <0.001 |
|                   u_rt_in                                                                   |    <0.001 |
|                   u_rt_out                                                                  |    <0.001 |
|                 u_reg                                                                       |    <0.001 |
|                   u_dual_reg_d0                                                             |    <0.001 |
|                   u_dual_reg_d1                                                             |    <0.001 |
|                   u_single_reg                                                              |    <0.001 |
|             u_partition_mb                                                                  |     0.004 |
|               u_NV_NVDLA_cmac                                                               |     0.004 |
|                 u_core                                                                      |     0.004 |
|                   u_active                                                                  |     0.002 |
|                   u_mac_0                                                                   |    <0.001 |
|                   u_mac_1                                                                   |    <0.001 |
|                   u_mac_2                                                                   |    <0.001 |
|                   u_mac_3                                                                   |    <0.001 |
|                   u_rt_in                                                                   |    <0.001 |
|                   u_rt_out                                                                  |    <0.001 |
|                 u_reg                                                                       |    <0.001 |
|                   u_dual_reg_d0                                                             |    <0.001 |
|                   u_dual_reg_d1                                                             |    <0.001 |
|                   u_single_reg                                                              |    <0.001 |
|             u_partition_o                                                                   |     0.190 |
|               u_NV_NVDLA_cdp                                                                |     0.078 |
|                 u_DP_nan                                                                    |    <0.001 |
|                 u_dp                                                                        |     0.043 |
|                   u_NV_NVDLA_CDP_DP_LUT_ctrl                                                |     0.006 |
|                     u_LUT_CTRL_unit0                                                        |     0.006 |
|                   u_NV_NVDLA_CDP_DP_bufferin                                                |     0.004 |
|                   u_NV_NVDLA_CDP_DP_cvtin                                                   |     0.002 |
|                     u_HLS_cdp_icvt_0                                                        |     0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                   u_NV_NVDLA_CDP_DP_cvtout                                                  |     0.003 |
|                     u_HLS_cdp_ocvt_0                                                        |     0.003 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       pipe_p4                                                               |    <0.001 |
|                   u_NV_NVDLA_CDP_DP_intp                                                    |     0.012 |
|                     u_interp_X0                                                             |     0.008 |
|                     u_intpinfo_sync_fifo                                                    |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_31_0_3                                                      |    <0.001 |
|                   u_NV_NVDLA_CDP_DP_lut                                                     |     0.011 |
|                   u_NV_NVDLA_CDP_DP_mul                                                     |    <0.001 |
|                     u_mul_unit0                                                             |    <0.001 |
|                   u_NV_NVDLA_CDP_DP_sum                                                     |     0.003 |
|                     u_sum_block_0                                                           |    <0.001 |
|                   u_NV_NVDLA_CDP_DP_syncfifo                                                |     0.002 |
|                     u_data_sync_fifo                                                        |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_63_0_6                                                      |    <0.001 |
|                         M_reg_0_63_7_7                                                      |    <0.001 |
|                         M_reg_0_63_8_8                                                      |    <0.001 |
|                         M_reg_64_127_0_6                                                    |    <0.001 |
|                         M_reg_64_127_7_7                                                    |    <0.001 |
|                         M_reg_64_127_8_8                                                    |    <0.001 |
|                     u_info_sync_fifo                                                        |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_63_0_6                                                      |    <0.001 |
|                         M_reg_0_63_14_16                                                    |    <0.001 |
|                         M_reg_0_63_7_13                                                     |    <0.001 |
|                         M_reg_64_127_0_6                                                    |    <0.001 |
|                         M_reg_64_127_14_16                                                  |    <0.001 |
|                         M_reg_64_127_7_13                                                   |    <0.001 |
|                     u_sumpd_sync_fifo                                                       |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_63_0_2                                                      |    <0.001 |
|                         M_reg_0_63_3_5                                                      |    <0.001 |
|                         M_reg_0_63_6_8                                                      |    <0.001 |
|                 u_rdma                                                                      |     0.025 |
|                   u_cq                                                                      |     0.004 |
|                     ram                                                                     |     0.003 |
|                   u_eg                                                                      |     0.018 |
|                     NV_NVDLA_CDP_RDMA_rdrsp                                                 |     0.003 |
|                     u_lat_fifo                                                              |     0.006 |
|                       ram                                                                   |     0.005 |
|                         M_reg_0_7_0_5                                                       |    <0.001 |
|                         M_reg_0_7_12_17                                                     |    <0.001 |
|                         M_reg_0_7_18_23                                                     |    <0.001 |
|                         M_reg_0_7_24_29                                                     |    <0.001 |
|                         M_reg_0_7_6_11                                                      |    <0.001 |
|                     u_ro0_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro1_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro2_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro3_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro4_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro5_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro6_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro7_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                   u_ig                                                                      |     0.001 |
|                     NV_NVDLA_CDP_RDMA_rdreq                                                 |    <0.001 |
|                   u_reg                                                                     |     0.001 |
|                     u_dual_reg_d0                                                           |    <0.001 |
|                     u_dual_reg_d1                                                           |    <0.001 |
|                     u_single_reg                                                            |    <0.001 |
|                 u_reg                                                                       |     0.002 |
|                   u_dual_reg_d0                                                             |    <0.001 |
|                   u_dual_reg_d1                                                             |    <0.001 |
|                   u_single_reg                                                              |    <0.001 |
|                 u_wdma                                                                      |     0.007 |
|                   NV_NVDLA_CDP_WDMA_wr                                                      |    <0.001 |
|                   u_cmd_fifo                                                                |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo0                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo1                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo2                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo3                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo4                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo5                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo6                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_dat0_fifo7                                                              |    <0.001 |
|                     ram                                                                     |    <0.001 |
|                   u_intr_fifo                                                               |    <0.001 |
|               u_NV_NVDLA_cfgrom                                                             |    <0.001 |
|               u_NV_NVDLA_csb_master                                                         |     0.008 |
|                 u_fifo_csb2nvdla                                                            |     0.002 |
|                   NV_AFIFO_rd_popping_sync0                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_rd_popping_sync1                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_rd_popping_sync2                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_wr_pushing_sync0                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_wr_pushing_sync1                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_wr_pushing_sync2                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   ram                                                                       |    <0.001 |
|                   rd_pushing_gray                                                           |    <0.001 |
|                   wr_popping_gray                                                           |    <0.001 |
|                 u_fifo_nvdla2csb                                                            |    <0.001 |
|                   NV_AFIFO_rd_popping_sync0                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_rd_popping_sync1                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_wr_pushing_sync0                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   NV_AFIFO_wr_pushing_sync1                                                 |    <0.001 |
|                     sync3d                                                                  |    <0.001 |
|                   ram                                                                       |    <0.001 |
|                   rd_pushing_gray                                                           |    <0.001 |
|                   wr_popping_gray                                                           |    <0.001 |
|               u_NV_NVDLA_glb                                                                |    <0.001 |
|                 u_csb                                                                       |    <0.001 |
|                   u_reg                                                                     |    <0.001 |
|                 u_ic                                                                        |    <0.001 |
|                   u_sync_core_intr                                                          |    <0.001 |
|                     sync_0                                                                  |    <0.001 |
|                       NV_GENERIC_CELL                                                       |    <0.001 |
|               u_NV_NVDLA_mcif                                                               |     0.035 |
|                 u_csb                                                                       |    <0.001 |
|                   u_reg                                                                     |    <0.001 |
|                 u_read                                                                      |     0.020 |
|                   u_eg                                                                      |     0.014 |
|                     lat_fifo0                                                               |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     lat_fifo1                                                               |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     lat_fifo2                                                               |     0.002 |
|                       ram                                                                   |    <0.001 |
|                     lat_fifo3                                                               |     0.001 |
|                       ram                                                                   |     0.001 |
|                     lat_fifo4                                                               |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     lat_fifo5                                                               |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     lat_fifo6                                                               |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     pipe_p0                                                                 |    <0.001 |
|                     pipe_p1                                                                 |    <0.001 |
|                     pipe_p2                                                                 |    <0.001 |
|                     pipe_p3                                                                 |    <0.001 |
|                     pipe_p4                                                                 |    <0.001 |
|                     pipe_p5                                                                 |    <0.001 |
|                     pipe_p6                                                                 |    <0.001 |
|                     pipe_pr                                                                 |    <0.001 |
|                   u_ig                                                                      |     0.006 |
|                     u_arb                                                                   |     0.001 |
|                       pipe_out                                                              |    <0.001 |
|                       pipe_p0                                                               |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       pipe_p4                                                               |    <0.001 |
|                       pipe_p5                                                               |    <0.001 |
|                       pipe_p6                                                               |    <0.001 |
|                       u_read_ig_arb                                                         |    <0.001 |
|                     u_bpt0                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt1                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt2                                                                  |     0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt3                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt4                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt5                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_bpt6                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                     u_cvt                                                                   |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                 u_write                                                                     |     0.014 |
|                   u_cq                                                                      |     0.007 |
|                     adr_ram                                                                 |     0.001 |
|                     ram                                                                     |     0.004 |
|                       M_reg_0_63_0_2                                                        |    <0.001 |
|                       M_reg_128_191_0_2                                                     |    <0.001 |
|                       M_reg_192_255_0_2                                                     |    <0.001 |
|                       M_reg_64_127_0_2                                                      |    <0.001 |
|                   u_eg                                                                      |    <0.001 |
|                     u_pipe                                                                  |    <0.001 |
|                   u_ig                                                                      |     0.007 |
|                     u_arb                                                                   |     0.002 |
|                       pipe_0                                                                |    <0.001 |
|                       pipe_1                                                                |    <0.001 |
|                       pipe_2                                                                |    <0.001 |
|                       u_dfifo0                                                              |    <0.001 |
|                         ram                                                                 |    <0.001 |
|                       u_dfifo1                                                              |    <0.001 |
|                         ram                                                                 |    <0.001 |
|                       u_dfifo2                                                              |    <0.001 |
|                         ram                                                                 |    <0.001 |
|                       u_write_ig_arb                                                        |    <0.001 |
|                     u_bpt0                                                                  |     0.002 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       u_dfifo                                                               |    <0.001 |
|                     u_bpt1                                                                  |     0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       u_dfifo                                                               |    <0.001 |
|                     u_bpt2                                                                  |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       u_dfifo                                                               |    <0.001 |
|                     u_cvt                                                                   |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       pipe_p3                                                               |    <0.001 |
|                       pipe_p4                                                               |    <0.001 |
|               u_NV_NVDLA_pdp                                                                |     0.069 |
|                 u_core                                                                      |     0.018 |
|                   u_cal1d                                                                   |     0.009 |
|                     u_NV_NVDLA_PDP_cal1d_info_fifo                                          |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     unit1d_0                                                                |    <0.001 |
|                     unit1d_1                                                                |    <0.001 |
|                     unit1d_2                                                                |    <0.001 |
|                     unit1d_3                                                                |    <0.001 |
|                     unit1d_4                                                                |    <0.001 |
|                     unit1d_5                                                                |    <0.001 |
|                     unit1d_6                                                                |     0.001 |
|                     unit1d_7                                                                |     0.001 |
|                   u_cal2d                                                                   |     0.008 |
|                     bank0_uram_0                                                            |    <0.001 |
|                     bank1_uram_0                                                            |    <0.001 |
|                     bank2_uram_0                                                            |    <0.001 |
|                     bank3_uram_0                                                            |    <0.001 |
|                     bank4_uram_0                                                            |    <0.001 |
|                     bank5_uram_0                                                            |    <0.001 |
|                     bank6_uram_0                                                            |    <0.001 |
|                     bank7_uram_0                                                            |    <0.001 |
|                   u_preproc                                                                 |    <0.001 |
|                 u_nan                                                                       |    <0.001 |
|                 u_rdma                                                                      |     0.040 |
|                   u_cq                                                                      |     0.016 |
|                     ram                                                                     |     0.012 |
|                   u_eg                                                                      |     0.020 |
|                     NV_NVDLA_PDP_RDMA_rdrsp                                                 |     0.003 |
|                     u_lat_fifo                                                              |     0.006 |
|                       ram                                                                   |     0.006 |
|                         M_reg_0_7_0_5                                                       |    <0.001 |
|                         M_reg_0_7_12_17                                                     |    <0.001 |
|                         M_reg_0_7_18_23                                                     |    <0.001 |
|                         M_reg_0_7_24_29                                                     |    <0.001 |
|                         M_reg_0_7_6_11                                                      |    <0.001 |
|                     u_ro0_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro1_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro2_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro3_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro4_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro5_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro6_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_ro7_fifo                                                              |     0.001 |
|                       ram                                                                   |    <0.001 |
|                   u_ig                                                                      |     0.002 |
|                     NV_NVDLA_PDP_RDMA_rdreq                                                 |    <0.001 |
|                   u_reg                                                                     |     0.002 |
|                     u_dual_reg_d0                                                           |    <0.001 |
|                     u_dual_reg_d1                                                           |     0.001 |
|                     u_single_reg                                                            |    <0.001 |
|                 u_reg                                                                       |     0.003 |
|                   u_dual_reg_d0                                                             |     0.001 |
|                   u_dual_reg_d1                                                             |     0.002 |
|                   u_single_reg                                                              |    <0.001 |
|                 u_wdma                                                                      |     0.008 |
|                   NV_NVDLA_PDP_WDMA_wr                                                      |    <0.001 |
|                   u_cmd                                                                     |     0.002 |
|                     u_fifo                                                                  |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                   u_dat                                                                     |     0.005 |
|                     u_dat0_fifo0                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo1                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo2                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo3                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo4                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo5                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo6                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_dat0_fifo7                                                            |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                   u_intr_fifo                                                               |    <0.001 |
|               u_sync_core_reset                                                             |    <0.001 |
|                 sync_reset_synced_dla_rstn                                                  |    <0.001 |
|                   NV_GENERIC_CELL                                                           |    <0.001 |
|                 sync_reset_synced_rstn                                                      |    <0.001 |
|                   NV_GENERIC_CELL                                                           |    <0.001 |
|               u_sync_falcon_reset                                                           |    <0.001 |
|                 sync_reset_synced_rstn                                                      |    <0.001 |
|                   NV_GENERIC_CELL                                                           |    <0.001 |
|             u_partition_p                                                                   |     0.082 |
|               u_NV_NVDLA_sdp                                                                |     0.082 |
|                 u_core                                                                      |     0.021 |
|                   pipe_p11                                                                  |    <0.001 |
|                   u_NV_NVDLA_SDP_cmux                                                       |    <0.001 |
|                     pipe_p1                                                                 |    <0.001 |
|                     pipe_p2                                                                 |    <0.001 |
|                   u_bn                                                                      |     0.005 |
|                     u_sdp_x_alu_0                                                           |     0.002 |
|                       pipe_p1                                                               |     0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       x_alu_shiftleft_su                                                    |    <0.001 |
|                     u_sdp_x_mul_0                                                           |     0.002 |
|                       pipe_p1                                                               |     0.001 |
|                       x_mul_prelu                                                           |    <0.001 |
|                     u_sdp_x_relu_0                                                          |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                     u_sdp_x_trt_0                                                           |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                   u_bn_alu_pack                                                             |    <0.001 |
|                   u_bn_dppack                                                               |    <0.001 |
|                   u_bn_dpunpack                                                             |    <0.001 |
|                   u_bn_mul_pack                                                             |    <0.001 |
|                   u_bs                                                                      |     0.004 |
|                     u_sdp_x_alu_0                                                           |     0.002 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |    <0.001 |
|                       x_alu_shiftleft_su                                                    |    <0.001 |
|                     u_sdp_x_mul_0                                                           |     0.002 |
|                       pipe_p1                                                               |     0.002 |
|                       x_mul_prelu                                                           |    <0.001 |
|                     u_sdp_x_relu_0                                                          |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                     u_sdp_x_trt_0                                                           |    <0.001 |
|                       pipe_p1                                                               |    <0.001 |
|                   u_bs_alu_pack                                                             |    <0.001 |
|                   u_bs_dppack                                                               |    <0.001 |
|                   u_bs_dpunpack                                                             |    <0.001 |
|                   u_bs_mul_pack                                                             |    <0.001 |
|                   u_c                                                                       |     0.004 |
|                     c_int_0                                                                 |     0.004 |
|                       pipe_p1                                                               |    <0.001 |
|                       pipe_p2                                                               |     0.002 |
|                       pipe_p3                                                               |    <0.001 |
|                       pipe_p4                                                               |    <0.001 |
|                   u_dpin_pack                                                               |    <0.001 |
|                   u_dpout_unpack                                                            |    <0.001 |
|                 u_rdma                                                                      |     0.054 |
|                   u_brdma                                                                   |     0.017 |
|                     u_NV_NVDLA_SDP_RDMA_dmaif                                               |     0.003 |
|                       NV_NVDLA_SDP_RDMA_rdreq                                               |    <0.001 |
|                       NV_NVDLA_SDP_RDMA_rdrsp                                               |     0.003 |
|                     u_cq                                                                    |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_15_0_5                                                      |    <0.001 |
|                         M_reg_0_15_6_11                                                     |    <0.001 |
|                     u_eg                                                                    |     0.007 |
|                       u_alu                                                                 |     0.002 |
|                         pipe_p1                                                             |    <0.001 |
|                         u_roc                                                               |    <0.001 |
|                           ram                                                               |    <0.001 |
|                         u_rod0                                                              |    <0.001 |
|                         u_rod1                                                              |    <0.001 |
|                         u_rod2                                                              |    <0.001 |
|                         u_rod3                                                              |    <0.001 |
|                       u_mul                                                                 |     0.002 |
|                         pipe_p1                                                             |    <0.001 |
|                         u_roc                                                               |    <0.001 |
|                           ram                                                               |    <0.001 |
|                         u_rod0                                                              |    <0.001 |
|                         u_rod1                                                              |    <0.001 |
|                         u_rod2                                                              |    <0.001 |
|                         u_rod3                                                              |    <0.001 |
|                       u_rdma_unpack                                                         |     0.002 |
|                     u_ig                                                                    |    <0.001 |
|                     u_lat_fifo                                                              |     0.007 |
|                       ram                                                                   |     0.007 |
|                   u_mrdma                                                                   |     0.013 |
|                     u_NV_NVDLA_SDP_RDMA_dmaif                                               |     0.003 |
|                       NV_NVDLA_SDP_RDMA_rdreq                                               |    <0.001 |
|                       NV_NVDLA_SDP_RDMA_rdrsp                                               |     0.003 |
|                     u_cq                                                                    |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_15_0_5                                                      |    <0.001 |
|                     u_eg                                                                    |     0.008 |
|                       u_cmd                                                                 |     0.001 |
|                         u_dfifo                                                             |    <0.001 |
|                           ram                                                               |    <0.001 |
|                         u_sfifo                                                             |    <0.001 |
|                           ram                                                               |    <0.001 |
|                       u_din                                                                 |     0.006 |
|                         u_lat_fifo                                                          |     0.004 |
|                           ram                                                               |     0.004 |
|                             M_reg_0_7_0_5                                                   |    <0.001 |
|                             M_reg_0_7_12_17                                                 |    <0.001 |
|                             M_reg_0_7_18_23                                                 |    <0.001 |
|                             M_reg_0_7_24_29                                                 |    <0.001 |
|                             M_reg_0_7_6_11                                                  |    <0.001 |
|                         u_pfifo0                                                            |    <0.001 |
|                         u_pfifo1                                                            |    <0.001 |
|                         u_pfifo2                                                            |    <0.001 |
|                         u_pfifo3                                                            |    <0.001 |
|                         u_rdma_unpack                                                       |    <0.001 |
|                       u_dout                                                                |    <0.001 |
|                         pipe_p1                                                             |    <0.001 |
|                     u_ig                                                                    |    <0.001 |
|                   u_nrdma                                                                   |     0.018 |
|                     u_NV_NVDLA_SDP_RDMA_dmaif                                               |     0.003 |
|                       NV_NVDLA_SDP_RDMA_rdreq                                               |    <0.001 |
|                       NV_NVDLA_SDP_RDMA_rdrsp                                               |     0.003 |
|                     u_cq                                                                    |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                         M_reg_0_15_0_5                                                      |    <0.001 |
|                         M_reg_0_15_6_11                                                     |    <0.001 |
|                     u_eg                                                                    |     0.007 |
|                       u_alu                                                                 |     0.002 |
|                         pipe_p1                                                             |    <0.001 |
|                         u_roc                                                               |    <0.001 |
|                           ram                                                               |    <0.001 |
|                         u_rod0                                                              |    <0.001 |
|                         u_rod1                                                              |    <0.001 |
|                         u_rod2                                                              |    <0.001 |
|                         u_rod3                                                              |    <0.001 |
|                       u_mul                                                                 |     0.002 |
|                         pipe_p1                                                             |    <0.001 |
|                         u_roc                                                               |    <0.001 |
|                           ram                                                               |    <0.001 |
|                         u_rod0                                                              |    <0.001 |
|                         u_rod1                                                              |    <0.001 |
|                         u_rod2                                                              |    <0.001 |
|                         u_rod3                                                              |    <0.001 |
|                       u_rdma_unpack                                                         |     0.002 |
|                     u_ig                                                                    |    <0.001 |
|                     u_lat_fifo                                                              |     0.007 |
|                       ram                                                                   |     0.007 |
|                   u_reg                                                                     |     0.005 |
|                     u_dual_reg_d0                                                           |     0.002 |
|                     u_dual_reg_d1                                                           |     0.002 |
|                     u_single_reg                                                            |    <0.001 |
|                 u_reg                                                                       |     0.004 |
|                   u_dual_reg_d0                                                             |     0.001 |
|                   u_dual_reg_d1                                                             |     0.001 |
|                   u_single_reg                                                              |    <0.001 |
|                 u_wdma                                                                      |     0.004 |
|                   u_cmd                                                                     |     0.002 |
|                     u_dfifo                                                                 |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                     u_sfifo                                                                 |    <0.001 |
|                       ram                                                                   |    <0.001 |
|                   u_dat                                                                     |     0.002 |
|                     u_in                                                                    |     0.001 |
|                       u_dfifo0                                                              |    <0.001 |
|                       u_dfifo1                                                              |    <0.001 |
|                       u_dfifo2                                                              |    <0.001 |
|                       u_dfifo3                                                              |    <0.001 |
|                     u_out                                                                   |    <0.001 |
|                   u_dmaif_wr                                                                |    <0.001 |
|                   u_intr                                                                    |    <0.001 |
|                     u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                                 |    <0.001 |
|       axi_apb_bridge_0                                                                      |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           APB_MASTER_IF_MODULE                                                              |    <0.001 |
|           AXILITE_SLAVE_IF_MODULE                                                           |    <0.001 |
|           MULTIPLEXOR_MODULE                                                                |    <0.001 |
|       axi_interconnect_0                                                                    |     0.003 |
|         s00_couplers                                                                        |     0.003 |
|           auto_pc                                                                           |     0.003 |
|             inst                                                                            |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|                 RD.ar_channel_0                                                             |    <0.001 |
|                   ar_cmd_fsm_0                                                              |    <0.001 |
|                   cmd_translator_0                                                          |    <0.001 |
|                     incr_cmd_0                                                              |    <0.001 |
|                     wrap_cmd_0                                                              |    <0.001 |
|                 RD.r_channel_0                                                              |    <0.001 |
|                   rd_data_fifo_0                                                            |    <0.001 |
|                   transaction_fifo_0                                                        |    <0.001 |
|                 SI_REG                                                                      |     0.001 |
|                   ar.ar_pipe                                                                |    <0.001 |
|                   aw.aw_pipe                                                                |    <0.001 |
|                   b.b_pipe                                                                  |    <0.001 |
|                   r.r_pipe                                                                  |    <0.001 |
|                 WR.aw_channel_0                                                             |    <0.001 |
|                   aw_cmd_fsm_0                                                              |    <0.001 |
|                   cmd_translator_0                                                          |    <0.001 |
|                     incr_cmd_0                                                              |    <0.001 |
|                     wrap_cmd_0                                                              |    <0.001 |
|                 WR.b_channel_0                                                              |    <0.001 |
|                   bid_fifo_0                                                                |    <0.001 |
|                   bresp_fifo_0                                                              |    <0.001 |
|       axi_interconnect_4                                                                    |     0.003 |
|         s00_couplers                                                                        |     0.003 |
|           auto_ds                                                                           |     0.003 |
|             inst                                                                            |     0.003 |
|               gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                     |     0.002 |
|                 USE_READ.read_addr_inst                                                     |    <0.001 |
|                   cmd_queue                                                                 |    <0.001 |
|                     inst                                                                    |    <0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                                   RAM_reg_0_31_6_11                                         |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 USE_READ.read_data_inst                                                     |    <0.001 |
|                 USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                     inst                                                                    |    <0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                   cmd_queue                                                                 |    <0.001 |
|                     inst                                                                    |    <0.001 |
|                       fifo_gen_inst                                                         |    <0.001 |
|                         inst_fifo_gen                                                       |    <0.001 |
|                           gconvfifo.rf                                                      |    <0.001 |
|                             grf.rf                                                          |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                                 gr1.gr1_int.rfwft                                           |    <0.001 |
|                                 grss.rsts                                                   |    <0.001 |
|                                 rpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                                 gwss.wsts                                                   |    <0.001 |
|                                 wpntr                                                       |    <0.001 |
|                               gntv_or_sync_fifo.mem                                         |    <0.001 |
|                                 gdm.dm_gen.dm                                               |    <0.001 |
|                                   RAM_reg_0_31_0_5                                          |    <0.001 |
|                                   RAM_reg_0_31_6_11                                         |    <0.001 |
|                               rstblk                                                        |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 USE_WRITE.write_data_inst                                                   |    <0.001 |
|               gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst             |     0.001 |
|                 gen_axi4_axi3.axi3_conv_inst                                                |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                 |    <0.001 |
|                       inst                                                                  |    <0.001 |
|                         fifo_gen_inst                                                       |    <0.001 |
|                           inst_fifo_gen                                                     |    <0.001 |
|                             gconvfifo.rf                                                    |    <0.001 |
|                               grf.rf                                                        |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                   gr1.gr1_int.rfwft                                         |    <0.001 |
|                                   grss.rsts                                                 |    <0.001 |
|                                   rpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                   gwss.wsts                                                 |    <0.001 |
|                                   wpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                   gdm.dm_gen.dm                                             |    <0.001 |
|                                     RAM_reg_0_31_0_0                                        |    <0.001 |
|                                 rstblk                                                      |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                       inst                                                                  |    <0.001 |
|                         fifo_gen_inst                                                       |    <0.001 |
|                           inst_fifo_gen                                                     |    <0.001 |
|                             gconvfifo.rf                                                    |    <0.001 |
|                               grf.rf                                                        |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                   gr1.gr1_int.rfwft                                         |    <0.001 |
|                                   grss.rsts                                                 |    <0.001 |
|                                   rpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                   gwss.wsts                                                 |    <0.001 |
|                                   wpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                   gdm.dm_gen.dm                                             |    <0.001 |
|                                     RAM_reg_0_31_0_4                                        |    <0.001 |
|                                 rstblk                                                      |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                               |    <0.001 |
|                       inst                                                                  |    <0.001 |
|                         fifo_gen_inst                                                       |    <0.001 |
|                           inst_fifo_gen                                                     |    <0.001 |
|                             gconvfifo.rf                                                    |    <0.001 |
|                               grf.rf                                                        |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                                   gr1.gr1_int.rfwft                                         |    <0.001 |
|                                   grss.rsts                                                 |    <0.001 |
|                                   rpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                                   gwss.wsts                                                 |    <0.001 |
|                                   wpntr                                                     |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                       |    <0.001 |
|                                   gdm.dm_gen.dm                                             |    <0.001 |
|                                     RAM_reg_0_31_0_4                                        |    <0.001 |
|                                 rstblk                                                      |    <0.001 |
|                                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst       |    <0.001 |
|                   USE_WRITE.write_data_inst                                                 |    <0.001 |
|           auto_pc                                                                           |     0.000 |
|       clk_wiz_0                                                                             |     0.097 |
|         inst                                                                                |     0.097 |
|       proc_sys_reset_1                                                                      |    <0.001 |
|         U0                                                                                  |    <0.001 |
|           EXT_LPF                                                                           |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                      |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           SEQ                                                                               |    <0.001 |
|             SEQ_COUNTER                                                                     |    <0.001 |
|     axi_bram_ctrl_1                                                                         |     0.013 |
|       U0                                                                                    |     0.013 |
|         gext_inst.abcv4_0_ext_inst                                                          |     0.013 |
|           GEN_AXI4.I_FULL_AXI                                                               |     0.013 |
|             GEN_ARB.I_SNG_PORT                                                              |    <0.001 |
|             I_RD_CHNL                                                                       |     0.007 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|             I_WR_CHNL                                                                       |     0.003 |
|               I_WRAP_BRST                                                                   |    <0.001 |
|     axi_cdma_1                                                                              |     0.054 |
|       U0                                                                                    |     0.054 |
|         GEN_SG_MODE.I_SG_MODE_WRAP                                                          |     0.054 |
|           GEN_INCLUDE_SF.I_STORE_FORWARD                                                    |     0.016 |
|             I_DATA_FIFO                                                                     |     0.015 |
|               I_SYNC_FIFOGEN_FIFO                                                           |     0.015 |
|                 xpm_fifo_instance.xpm_fifo_sync_inst                                        |     0.015 |
|                   xpm_fifo_base_inst                                                        |     0.015 |
|                     gen_fwft.rdpp1_inst                                                     |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                         |     0.014 |
|                     rdp_inst                                                                |    <0.001 |
|                     rdpp1_inst                                                              |    <0.001 |
|                     rst_d1_inst                                                             |    <0.001 |
|                     wrp_inst                                                                |    <0.001 |
|                     wrpp1_inst                                                              |    <0.001 |
|                     xpm_fifo_rst_inst                                                       |    <0.001 |
|             I_WR_LEN_FIFO                                                                   |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                 DYNSHREG_F_I                                                                |    <0.001 |
|           I_DATAMOVER                                                                       |     0.026 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                               |     0.006 |
|               I_ADDR_CNTL                                                                   |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|               I_CMD_STATUS                                                                  |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                          |    <0.001 |
|                 I_CMD_FIFO                                                                  |    <0.001 |
|               I_MSTR_PCC                                                                    |     0.003 |
|                 I_STRT_STRB_GEN                                                             |    <0.001 |
|               I_RD_DATA_CNTL                                                                |     0.002 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|               I_RD_STATUS_CNTLR                                                             |    <0.001 |
|               I_RESET                                                                       |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                               |     0.020 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                    |     0.003 |
|                 I_STRT_STRB_GEN                                                             |    <0.001 |
|               I_ADDR_CNTL                                                                   |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|               I_CMD_STATUS                                                                  |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                          |    <0.001 |
|                 I_CMD_FIFO                                                                  |    <0.001 |
|               I_RESET                                                                       |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                          |     0.014 |
|               I_WR_DATA_CNTL                                                                |     0.002 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                         |     0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |     0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |     0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|               I_WR_STATUS_CNTLR                                                             |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                  |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                        |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                               |    <0.001 |
|                       DYNSHREG_F_I                                                          |    <0.001 |
|           I_HYBRID_REG_MODULE                                                               |     0.004 |
|             I_AXI_LITE                                                                      |     0.002 |
|             I_REGISTER_BLOCK                                                                |     0.002 |
|           I_RST_MODULE                                                                      |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                                            |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                                        |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                                             |    <0.001 |
|           I_SG_CNTLR                                                                        |    <0.001 |
|             I_GEN_IDLE_CLR                                                                  |    <0.001 |
|             I_GEN_IDLE_SET                                                                  |    <0.001 |
|             I_GEN_SG_IDLE_RISE                                                              |    <0.001 |
|           I_SG_ENGINE                                                                       |     0.007 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                |    <0.001 |
|               I_UPDT_CMDSTS_IF                                                              |    <0.001 |
|               I_UPDT_SG                                                                     |    <0.001 |
|             GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                               |    <0.001 |
|               GEN_QUEUE.I_UPDT_DESC_QUEUE                                                   |    <0.001 |
|             GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                             |    <0.001 |
|             I_SG_AXI_DATAMOVER                                                              |     0.002 |
|               GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                           |    <0.001 |
|                 I_ADDR_CNTL                                                                 |    <0.001 |
|                 I_CMD_STATUS                                                                |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                   I_CMD_FIFO                                                                |    <0.001 |
|                 I_MSTR_SCC                                                                  |    <0.001 |
|                 I_RD_DATA_CNTL                                                              |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                           |    <0.001 |
|                 I_RESET                                                                     |    <0.001 |
|               GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                           |     0.001 |
|                 I_ADDR_CNTL                                                                 |    <0.001 |
|                 I_CMD_STATUS                                                                |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                   I_CMD_FIFO                                                                |    <0.001 |
|                 I_MSTR_SCC                                                                  |    <0.001 |
|                 I_WR_DATA_CNTL                                                              |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                           |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                         DYNSHREG_F_I                                                        |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                         DYNSHREG_F_I                                                        |    <0.001 |
|             I_SG_FETCH_MNGR                                                                 |    <0.001 |
|               I_FTCH_CMDSTS_IF                                                              |    <0.001 |
|               I_FTCH_PNTR_MNGR                                                              |    <0.001 |
|               I_FTCH_SG                                                                     |    <0.001 |
|             I_SG_FETCH_QUEUE                                                                |     0.003 |
|               GEN_QUEUE.FTCH_QUEUE_I                                                        |     0.002 |
|           I_SIMPLE_DMA_CNTLR                                                                |    <0.001 |
|     axi_interconnect_1                                                                      |     0.011 |
|       s00_couplers                                                                          |     0.011 |
|         auto_ds                                                                             |     0.006 |
|           inst                                                                              |     0.006 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.006 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 cmd_queue                                                                   |     0.001 |
|                   inst                                                                      |     0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.003 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |     0.002 |
|                   inst                                                                      |     0.002 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_pc                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.004 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |     0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|     axi_interconnect_2                                                                      |     0.027 |
|       m02_couplers                                                                          |     0.011 |
|         auto_ds                                                                             |     0.011 |
|           inst                                                                              |     0.011 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                           |     0.011 |
|               USE_READ.read_addr_inst                                                       |     0.001 |
|                 cmd_queue                                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_READ.read_data_inst                                                       |     0.004 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                           |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |     0.005 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 cmd_queue                                                                   |     0.004 |
|                   inst                                                                      |     0.004 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_5                                            |    <0.001 |
|                                 RAM_reg_0_31_12_17                                          |    <0.001 |
|                                 RAM_reg_0_31_6_11                                           |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|       s00_mmu                                                                               |     0.002 |
|         inst                                                                                |     0.002 |
|           decerr_slave_inst                                                                 |    <0.001 |
|           register_slice_inst                                                               |    <0.001 |
|             ar.ar_pipe                                                                      |    <0.001 |
|             aw.aw_pipe                                                                      |    <0.001 |
|       xbar                                                                                  |     0.015 |
|         inst                                                                                |     0.015 |
|           gen_samd.crossbar_samd                                                            |     0.015 |
|             addr_arbiter_ar                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                |     0.004 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.004 |
|             gen_master_slots[1].reg_slice_mi                                                |     0.004 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.004 |
|             gen_master_slots[2].reg_slice_mi                                                |     0.005 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.005 |
|             gen_master_slots[3].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|             splitter_aw_mi                                                                  |    <0.001 |
|     axi_interconnect_3                                                                      |     0.034 |
|       s00_couplers                                                                          |     0.018 |
|         auto_us                                                                             |     0.018 |
|           inst                                                                              |     0.018 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                   |     0.018 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                        |     0.005 |
|                 r.r_pipe                                                                    |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                |     0.002 |
|               USE_READ.read_addr_inst                                                       |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |     0.001 |
|                 gen_id_queue.id_queue                                                       |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                              |     0.006 |
|               USE_WRITE.write_addr_inst                                                     |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |     0.002 |
|                 gen_id_queue.id_queue                                                       |    <0.001 |
|               si_register_slice_inst                                                        |     0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|       s02_couplers                                                                          |     0.009 |
|         auto_us                                                                             |     0.009 |
|           inst                                                                              |     0.009 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                   |     0.009 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                        |     0.005 |
|                 r.r_pipe                                                                    |     0.005 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                |    <0.001 |
|               USE_READ.read_addr_inst                                                       |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                              |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                     |    <0.001 |
|               si_register_slice_inst                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|       xbar                                                                                  |     0.008 |
|         inst                                                                                |     0.008 |
|           gen_samd.crossbar_samd                                                            |     0.008 |
|             addr_arbiter_ar                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                              |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                    |     0.001 |
|               gen_wmux.mux_w                                                                |     0.001 |
|               gen_wmux.wmux_aw_fifo                                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                |     0.004 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |     0.004 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                    |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                |    <0.001 |
|               b.b_pipe                                                                      |    <0.001 |
|               r.r_pipe                                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                 |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                 |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                 |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                  |    <0.001 |
|               wrouter_aw_fifo                                                               |    <0.001 |
|             splitter_aw_mi                                                                  |    <0.001 |
|     blk_mem_gen_1                                                                           |     0.158 |
|       U0                                                                                    |     0.158 |
|         inst_blk_mem_gen                                                                    |     0.158 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |     0.158 |
|             valid.cstr                                                                      |     0.158 |
|               has_mux_a.A                                                                   |     0.002 |
|               ramloop[0].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[100].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[101].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[102].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[103].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[104].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[105].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[106].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[107].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[108].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[109].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[10].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[110].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[111].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[112].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[113].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[114].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[115].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[116].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[117].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[118].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[119].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[11].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[120].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[121].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[122].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[123].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[124].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[125].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[126].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[127].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[128].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[129].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[12].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[130].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[131].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[132].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[133].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[134].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[135].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[136].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[137].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[138].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[139].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[13].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[140].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[141].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[142].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[143].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[144].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[145].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[146].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[147].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[148].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[149].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[14].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[150].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[151].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[152].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[153].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[154].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[155].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[156].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[157].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[158].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[159].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[15].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[160].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[161].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[162].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[163].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[164].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[165].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[166].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[167].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[168].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[169].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[16].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[170].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[171].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[172].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[173].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[174].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[175].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[176].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[177].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[178].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[179].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[17].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[180].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[181].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[182].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[183].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[184].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[185].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[186].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[187].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[188].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[189].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[18].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[190].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[191].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[192].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[193].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[194].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[195].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[196].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[197].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[198].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[199].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[19].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[1].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[200].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[201].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[202].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[203].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[204].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[205].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[206].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[207].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[208].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[209].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[20].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[210].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[211].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[212].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[213].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[214].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[215].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[216].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[217].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[218].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[219].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[21].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[220].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[221].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[222].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[223].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[224].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[225].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[226].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[227].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[228].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[229].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[22].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[230].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[231].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[232].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[233].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[234].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[235].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[236].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[237].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[238].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[239].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[23].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[240].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[241].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[242].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[243].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[244].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[245].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[246].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[247].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[248].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[249].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[24].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[250].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[251].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[252].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[253].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[254].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[255].ram.r                                                            |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[25].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[26].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[27].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[28].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[29].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[2].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[30].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[31].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[32].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[33].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[34].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[35].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[36].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[37].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[38].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[39].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[3].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[40].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[41].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[42].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[43].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[44].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[45].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[46].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[47].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[48].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[49].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[4].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[50].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[51].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[52].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[53].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[54].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[55].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[56].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[57].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[58].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[59].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[5].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[60].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[61].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[62].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[63].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[64].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[65].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[66].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[67].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[68].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[69].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[6].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[70].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[71].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[72].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[73].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[74].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[75].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[76].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[77].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[78].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[79].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[7].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[80].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[81].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[82].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[83].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[84].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[85].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[86].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[87].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[88].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[89].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[8].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[90].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[91].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[92].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[93].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[94].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[95].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[96].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[97].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[98].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[99].ram.r                                                             |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[9].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|     ddr4_0                                                                                  |     0.947 |
|       inst                                                                                  |     0.947 |
|         u_ddr4_infrastructure                                                               |     0.111 |
|         u_ddr4_mem_intfc                                                                    |     0.805 |
|           u_ddr_cal_riu                                                                     |     0.021 |
|             mcs0                                                                            |     0.020 |
|               inst                                                                          |     0.020 |
|                 dlmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 dlmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     lmb_mux_I                                                               |    <0.001 |
|                       one_lmb.pselect_mask_lmb                                              |    <0.001 |
|                 ilmb                                                                        |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 ilmb_cntlr                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 iomodule_0                                                                  |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 lmb_bram_I                                                                  |     0.005 |
|                   U0                                                                        |     0.005 |
|                     inst_blk_mem_gen                                                        |     0.005 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.005 |
|                         valid.cstr                                                          |     0.005 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[10].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[11].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[12].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[13].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[14].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[15].ram.r                                                 |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[8].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[9].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                 microblaze_I                                                                |     0.012 |
|                   U0                                                                        |     0.012 |
|                     MicroBlaze_Core_I                                                       |     0.012 |
|                       Performance.Core                                                      |     0.012 |
|                         Data_Flow_I                                                         |     0.007 |
|                           ALU_I                                                             |     0.002 |
|                             Use_Carry_Decoding.CarryIn_MUXCY                                |    <0.001 |
|                             Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |    <0.001 |
|                               Last_Bit.I_ALU_LUT_2                                          |    <0.001 |
|                               Last_Bit.I_ALU_LUT_V5                                         |    <0.001 |
|                               Last_Bit.MULT_AND_I                                           |    <0.001 |
|                               Last_Bit.MUXCY_XOR_I                                          |     0.000 |
|                               Last_Bit.Pre_MUXCY_I                                          |    <0.001 |
|                             Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |     0.000 |
|                             Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                             Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |    <0.001 |
|                               Not_Last_Bit.I_ALU_LUT_V5                                     |    <0.001 |
|                                 Using_FPGA.Native                                           |    <0.001 |
|                               Not_Last_Bit.MUXCY_XOR_I                                      |    <0.001 |
|                           Barrel_Shifter_I                                                  |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |    <0.001 |
|                             Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |    <0.001 |
|                           Byte_Doublet_Handle_gti_I                                         |    <0.001 |
|                           Data_Flow_Logic_I                                                 |    <0.001 |
|                             Gen_Bits[0].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[10].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[11].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[12].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[13].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[14].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[15].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[16].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[17].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[18].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[19].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[1].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[20].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[21].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[22].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[23].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[24].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[25].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[26].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[27].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[28].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[29].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[2].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[30].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[31].MEM_EX_Result_Inst                                 |    <0.001 |
|                             Gen_Bits[3].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[4].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[5].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[6].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[7].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[8].MEM_EX_Result_Inst                                  |    <0.001 |
|                             Gen_Bits[9].MEM_EX_Result_Inst                                  |    <0.001 |
|                           MUL_Unit_I                                                        |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                             Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |    <0.001 |
|                               Using_DSP48E1.DSP48E1_I1                                      |    <0.001 |
|                           Operand_Select_I                                                  |     0.001 |
|                             Gen_Bit[0].MUXF7_I1                                             |     0.000 |
|                             Gen_Bit[10].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[11].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[12].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[13].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[14].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[15].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[16].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[17].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[18].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[19].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[1].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[20].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[21].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[22].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[23].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[24].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[25].MUXF7_I1                                            |     0.000 |
|                             Gen_Bit[26].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[27].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[28].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[29].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[2].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[30].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[31].MUXF7_I1                                            |    <0.001 |
|                             Gen_Bit[3].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[4].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[5].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[6].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[7].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[8].MUXF7_I1                                             |    <0.001 |
|                             Gen_Bit[9].MUXF7_I1                                             |    <0.001 |
|                           Register_File_I                                                   |    <0.001 |
|                             Using_LUT6.All_RAM32M[0].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[10].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[11].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[12].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[13].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[14].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[15].ram32m_i                              |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[1].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[2].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[3].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[4].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[5].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[6].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[7].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[8].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                             Using_LUT6.All_RAM32M[9].ram32m_i                               |    <0.001 |
|                               Using_FPGA.Native                                             |    <0.001 |
|                           Shift_Logic_Module_I                                              |     0.000 |
|                           Using_Div_Unit.Div_unit_I1                                        |    <0.001 |
|                             FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |     0.000 |
|                             FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |    <0.001 |
|                             FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |    <0.001 |
|                             FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |    <0.001 |
|                             FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |     0.000 |
|                             FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |    <0.001 |
|                           Zero_Detect_I                                                     |    <0.001 |
|                             Part_Of_Zero_Carry_Start                                        |    <0.001 |
|                             Zero_Detecting[3].I_Part_Of_Zero_Detect                         |     0.000 |
|                             Zero_Detecting[5].I_Part_Of_Zero_Detect                         |    <0.001 |
|                           msr_reg_i                                                         |    <0.001 |
|                             MEM_MSR_Bits[25].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[28].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[29].Using_FDR.MSR_I                                |    <0.001 |
|                             MEM_MSR_Bits[30].Using_FDR.MSR_I                                |    <0.001 |
|                             OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |    <0.001 |
|                             OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |    <0.001 |
|                         Decode_I                                                            |     0.004 |
|                           PC_Module_I                                                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |    <0.001 |
|                             Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |    <0.001 |
|                             Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |     0.000 |
|                             Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |    <0.001 |
|                             Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |     0.000 |
|                             Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |     0.000 |
|                           PreFetch_Buffer_I1                                                |     0.002 |
|                             Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                             Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |     0.000 |
|                             Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |    <0.001 |
|                             Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |     0.000 |
|                             Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |     0.000 |
|                             Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |    <0.001 |
|                             Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |     0.000 |
|                             Last_Sel_DFF                                                    |    <0.001 |
|                             Mux_Select_Empty_LUT6                                           |    <0.001 |
|                             Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                             OF_Valid_DFF                                                    |    <0.001 |
|                           Use_MuxCy[10].OF_Piperun_Stage                                    |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[11].OF_Piperun_Stage                                    |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[1].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[2].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[3].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[4].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[5].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[6].OF_Piperun_Stage                                     |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           Use_MuxCy[7].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[8].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Use_MuxCy[9].OF_Piperun_Stage                                     |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           Using_FPGA_2.ex_byte_access_i_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_doublet_access_i_Inst                             |    <0.001 |
|                           Using_FPGA_2.ex_is_load_instr_Inst                                |    <0.001 |
|                           Using_FPGA_2.ex_is_lwx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_is_swx_instr_Inst                                 |    <0.001 |
|                           Using_FPGA_2.ex_load_store_instr_Inst                             |    <0.001 |
|                           Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |    <0.001 |
|                           Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |    <0.001 |
|                           Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |    <0.001 |
|                           Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |    <0.001 |
|                           if_pc_incr_carry_and_0                                            |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           if_pc_incr_carry_and_3                                            |     0.000 |
|                             MUXCY_I                                                         |     0.000 |
|                           jump_logic_I1                                                     |    <0.001 |
|                             MUXCY_JUMP_CARRY                                                |     0.000 |
|                             MUXCY_JUMP_CARRY2                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY3                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY4                                               |    <0.001 |
|                             MUXCY_JUMP_CARRY5                                               |     0.000 |
|                             MUXCY_JUMP_CARRY6                                               |    <0.001 |
|                           mem_PipeRun_carry_and                                             |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                           mem_wait_on_ready_N_carry_or                                      |    <0.001 |
|                             MUXCY_I                                                         |    <0.001 |
|                         Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                         mem_databus_ready_sel_carry_or                                      |    <0.001 |
|                           MUXCY_I                                                           |    <0.001 |
|                       Reset_DFF                                                             |    <0.001 |
|                       Using_Async_Wakeup_0.Wakeup_DFF                                       |    <0.001 |
|                       Using_Async_Wakeup_1.Wakeup_DFF                                       |    <0.001 |
|                 rst_0                                                                       |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                     EXT_LPF                                                                 |    <0.001 |
|                       ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |    <0.001 |
|                       ACTIVE_LOW_AUX.ACT_LO_AUX                                             |    <0.001 |
|                     SEQ                                                                     |    <0.001 |
|                       SEQ_COUNTER                                                           |    <0.001 |
|                 second_dlmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_ilmb_cntlr                                                           |    <0.001 |
|                   U0                                                                        |    <0.001 |
|                 second_lmb_bram_I                                                           |     0.003 |
|                   U0                                                                        |     0.003 |
|                     inst_blk_mem_gen                                                        |     0.003 |
|                       gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |     0.003 |
|                         valid.cstr                                                          |     0.003 |
|                           ramloop[0].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[1].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[2].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[3].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[4].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[5].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[6].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|                           ramloop[7].ram.r                                                  |    <0.001 |
|                             prim_noinit.ram                                                 |    <0.001 |
|           u_ddr_cal_top                                                                     |     0.044 |
|             u_ddr_cal                                                                       |     0.026 |
|               DDR_XSDB_BRAM                                                                 |    <0.001 |
|                 mem_inst                                                                    |    <0.001 |
|                   gen_mem[0].inst                                                           |    <0.001 |
|               U_XSDB_SLAVE                                                                  |    <0.001 |
|               u_ddr_cal_addr_decode                                                         |     0.022 |
|                 u_ddr_cal_cplx                                                              |     0.005 |
|                   u_ddr_cal_cplx_data                                                       |     0.001 |
|                 u_ddr_cal_odt                                                               |    <0.001 |
|               u_ddr_config_rom                                                              |    <0.001 |
|               u_xsdb_arbiter                                                                |    <0.001 |
|                 u_slave_addr_sync                                                           |    <0.001 |
|                 u_slave_di_sync                                                             |    <0.001 |
|                 u_slave_do_sync                                                             |    <0.001 |
|                 u_slave_en_sync                                                             |    <0.001 |
|                 u_slave_rdy_cptd_sync                                                       |    <0.001 |
|                 u_slave_rdy_sync                                                            |    <0.001 |
|                 u_slave_we_sync                                                             |    <0.001 |
|             u_ddr_mc_pi                                                                     |     0.012 |
|               rdEn[0].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[0].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[1].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[2].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[3].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[4].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[5].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[6].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_low                                                    |    <0.001 |
|               rdEn[7].u_ddr_mc_rd_en_upp                                                    |    <0.001 |
|               u_ddr_mc_read                                                                 |     0.001 |
|               u_ddr_mc_write                                                                |     0.004 |
|                 genByte[0].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[1].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[2].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[3].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[4].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[5].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[6].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|                 genByte[7].u_ddr_mc_wr_byte                                                 |    <0.001 |
|                   genBit[0].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[1].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[2].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[3].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[4].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[5].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[6].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   genBit[7].u_ddr_mc_wr_bit                                                 |    <0.001 |
|                   u_ddr_mc_wr_dm                                                            |    <0.001 |
|           u_ddr_mc                                                                          |     0.017 |
|             bgr[0].u_ddr_mc_group                                                           |     0.004 |
|             bgr[1].u_ddr_mc_group                                                           |     0.002 |
|             bgr[2].u_ddr_mc_group                                                           |     0.003 |
|             bgr[3].u_ddr_mc_group                                                           |     0.003 |
|             u_ddr_mc_act_timer                                                              |    <0.001 |
|               rr[0].u__ddr_mc_act_rank                                                      |    <0.001 |
|             u_ddr_mc_arb_a                                                                  |    <0.001 |
|             u_ddr_mc_arb_c                                                                  |     0.002 |
|             u_ddr_mc_arb_mux_p                                                              |    <0.001 |
|               u_ddr_mc_arb_p                                                                |    <0.001 |
|             u_ddr_mc_cmd_mux_a                                                              |    <0.001 |
|             u_ddr_mc_cmd_mux_c                                                              |    <0.001 |
|             u_ddr_mc_ctl                                                                    |    <0.001 |
|               u_ddr_mc_odt                                                                  |    <0.001 |
|             u_ddr_mc_periodic                                                               |    <0.001 |
|             u_ddr_mc_rd_wr                                                                  |    <0.001 |
|               wtrs[0].u_ddr_mc_wtr                                                          |    <0.001 |
|             u_ddr_mc_ref                                                                    |    <0.001 |
|           u_ddr_ui                                                                          |     0.009 |
|             u_ddr_ui_cmd                                                                    |    <0.001 |
|             u_ddr_ui_rd_data                                                                |    <0.001 |
|             u_ddr_ui_wr_data                                                                |     0.008 |
|               rams[0].RAM32M0                                                               |    <0.001 |
|               rams[1].RAM32M0                                                               |    <0.001 |
|               wr_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[22].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[23].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[24].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[25].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[26].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[27].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[28].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[29].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[30].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[31].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[32].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[33].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[34].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[35].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[36].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[37].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[38].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[39].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[40].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[41].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[42].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[43].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[44].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[45].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[46].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[47].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[48].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[49].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[50].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[51].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[52].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[53].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[54].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[55].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[56].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[57].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[58].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[59].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[60].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[61].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[62].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[63].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[64].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[65].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[66].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[67].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[68].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[69].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[70].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[71].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[72].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[73].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[74].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[75].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[76].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[77].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[78].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[79].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[80].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[81].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[82].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[83].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[84].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[85].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[86].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[87].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[88].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[89].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               wr_buffer_ram[90].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[91].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[92].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[93].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[94].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[95].RAM32M0                                                     |    <0.001 |
|               wr_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|           u_en_vtc_sync                                                                     |    <0.001 |
|           u_fab_rst_sync                                                                    |    <0.001 |
|           u_io_addr_strobe_lvl_sync                                                         |    <0.001 |
|           u_io_addr_sync                                                                    |    <0.001 |
|           u_io_read_data_sync                                                               |    <0.001 |
|           u_io_ready_lvl_sync                                                               |    <0.001 |
|           u_io_write_data_sync                                                              |    <0.001 |
|           u_io_write_strobe_sync                                                            |    <0.001 |
|           u_mig_ddr4_phy                                                                    |     0.713 |
|             inst                                                                            |     0.713 |
|               generate_block1.u_ddr_xiphy                                                   |     0.150 |
|                 byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper                        |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.004 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.004 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.013 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.003 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.011 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.002 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.011 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|                 byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |     0.014 |
|                   I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |     0.001 |
|                   I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.002 |
|                   I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |     0.001 |
|                   I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |    <0.001 |
|                   I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |     0.000 |
|                   u_xiphy_riuor                                                             |    <0.001 |
|               u_ddr4_phy_pll                                                                |     0.183 |
|                 diff_input_clk.u_ibufg_sys_clk                                              |     0.006 |
|               u_ddr_iob                                                                     |     0.377 |
|                 genByte[0].u_ddr_iob_byte                                                   |     0.043 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[10].u_ddr_iob_byte                                                  |     0.042 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[11].u_ddr_iob_byte                                                  |     0.042 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[1].u_ddr_iob_byte                                                   |     0.043 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[2].u_ddr_iob_byte                                                   |     0.043 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[3].u_ddr_iob_byte                                                   |     0.044 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[4].u_ddr_iob_byte                                                   |     0.001 |
|                 genByte[5].u_ddr_iob_byte                                                   |     0.013 |
|                   genBuf[8].genBuf.OBUFDS                                                   |     0.002 |
|                 genByte[6].u_ddr_iob_byte                                                   |     0.011 |
|                 genByte[7].u_ddr_iob_byte                                                   |     0.011 |
|                 genByte[8].u_ddr_iob_byte                                                   |     0.042 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|                 genByte[9].u_ddr_iob_byte                                                   |     0.042 |
|                   genBuf[0].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[10].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[11].genblk1_1.IOBUF                                                |     0.004 |
|                   genBuf[2].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[3].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[4].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[5].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[6].genBuf.IO_BUFDS                                                 |     0.007 |
|                     OBUFTDS                                                                 |    <0.001 |
|                   genBuf[8].genblk1_1.IOBUF                                                 |     0.004 |
|                   genBuf[9].genblk1_1.IOBUF                                                 |     0.004 |
|           u_phy2clb_bisc_complete_sync                                                      |    <0.001 |
|           u_phy2clb_fixdly_rdy_low                                                          |    <0.001 |
|           u_phy2clb_fixdly_rdy_upp                                                          |    <0.001 |
|           u_phy2clb_phy_rdy_low                                                             |    <0.001 |
|           u_phy2clb_phy_rdy_upp                                                             |    <0.001 |
|           u_phy2clb_phy_ready_sync                                                          |    <0.001 |
|           u_riu2clb_valid_sync                                                              |    <0.001 |
|         u_ddr_axi                                                                           |     0.030 |
|           USE_UPSIZER.upsizer_d2                                                            |     0.020 |
|             USE_READ.read_addr_inst                                                         |    <0.001 |
|               USE_BURSTS.cmd_queue                                                          |    <0.001 |
|             USE_READ.read_data_inst                                                         |     0.005 |
|             USE_WRITE.write_addr_inst                                                       |     0.001 |
|               USE_BURSTS.cmd_queue                                                          |    <0.001 |
|             USE_WRITE.write_data_inst                                                       |     0.005 |
|             mi_register_slice_inst                                                          |     0.006 |
|               r_pipe                                                                        |     0.006 |
|             si_register_slice_inst                                                          |     0.003 |
|               ar_pipe                                                                       |     0.001 |
|               aw_pipe                                                                       |     0.001 |
|           axi_ar_channel_0                                                                  |     0.001 |
|             ar_cmd_fsm_0                                                                    |    <0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_aw_channel_0                                                                  |     0.001 |
|             aw_cmd_fsm_0                                                                    |    <0.001 |
|             axi_mc_cmd_translator_0                                                         |    <0.001 |
|               axi_mc_incr_cmd_0                                                             |    <0.001 |
|               axi_mc_wrap_cmd_0                                                             |    <0.001 |
|           axi_b_channel_0                                                                   |    <0.001 |
|             bid_fifo_0                                                                      |    <0.001 |
|           axi_cmd_arbiter_0                                                                 |    <0.001 |
|           axi_r_channel_0                                                                   |     0.003 |
|             rd_data_fifo_0                                                                  |     0.003 |
|             transaction_fifo_0                                                              |    <0.001 |
|           axi_w_channel_0                                                                   |     0.005 |
|     proc_sys_reset_0                                                                        |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     util_vector_logic_0                                                                     |     0.000 |
|     zynq_ultra_ps_e_0                                                                       |     2.711 |
|       inst                                                                                  |     2.711 |
+---------------------------------------------------------------------------------------------+-----------+


