

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_382_1213'
================================================================
* Date:           Tue May 20 14:30:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_382_1  |       14|       14|         2|          2|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_242 = alloca i32 1" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 5 'alloca' 'i_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 0, i3 %i_242" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 6 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i41"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_242" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln382 = icmp_eq  i3 %i, i3 7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 9 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln383 = add i3 %i, i3 1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 10 'add' 'add_ln383' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.inc.i.i41.split, void %fpdiv2_503.exit44.exitStub" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 11 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i3 %i" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 12 'trunc' 'trunc_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 13 'partselect' 'tmp_s' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1020_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_s" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 14 'bitconcatenate' 'tmp_1020_cast' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i3 %tmp_1020_cast" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 15 'zext' 'zext_ln383' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 16 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 17 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 18 'load' 'c_0_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 19 'load' 'c_1_load' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln383, i32 1, i32 2" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 20 'partselect' 'tmp_532' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1024_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_532" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 21 'bitconcatenate' 'tmp_1024_cast' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln383_1 = zext i3 %tmp_1024_cast" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 22 'zext' 'zext_ln383_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c_0_addr_1 = getelementptr i64 %c_0, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 23 'getelementptr' 'c_0_addr_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1_addr_1 = getelementptr i64 %c_1, i32 0, i32 %zext_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 24 'getelementptr' 'c_1_addr_1' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%c_0_load_1 = load i3 %c_0_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 25 'load' 'c_0_load_1' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%c_1_load_1 = load i3 %c_1_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 26 'load' 'c_1_load_1' <Predicate = (!icmp_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln382)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln380 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 27 'specpipeline' 'specpipeline_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 29 'specloopname' 'specloopname_ln382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 30 'load' 'c_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 31 'load' 'c_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 32 'partselect' 'tmp_530' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_0_load, i32 1, i32 63" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 33 'partselect' 'tmp_531' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.41ns)   --->   "%select_ln383 = select i1 %trunc_ln382, i63 %tmp_530, i63 %tmp_531" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 34 'select' 'select_ln383' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load_1 = load i3 %c_0_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 35 'load' 'c_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load_1 = load i3 %c_1_addr_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 36 'load' 'c_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i64 %c_0_load_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 37 'trunc' 'trunc_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln383_1 = trunc i64 %c_1_load_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 38 'trunc' 'trunc_ln383_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln383_1 = select i1 %trunc_ln382, i1 %trunc_ln383, i1 %trunc_ln383_1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 39 'select' 'select_ln383_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln383_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %select_ln383_1, i63 %select_ln383" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 40 'bitconcatenate' 'or_ln383_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %trunc_ln382, void %arrayidx.i.i345614.case.0, void %arrayidx.i.i345614.case.1" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 41 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln383_1, i3 %c_0_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 42 'store' 'store_ln383' <Predicate = (!trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i345614.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 43 'br' 'br_ln383' <Predicate = (!trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln383 = store i64 %or_ln383_1, i3 %c_1_addr" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 44 'store' 'store_ln383' <Predicate = (trunc_ln382)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln383 = br void %arrayidx.i.i345614.exit" [src/fpx.c:383->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 45 'br' 'br_ln383' <Predicate = (trunc_ln382)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln380 = store i3 %add_ln383, i3 %i_242" [src/fpx.c:380->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 46 'store' 'store_ln380' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln382 = br void %for.inc.i.i41" [src/fpx.c:382->src/generic/fp_generic.c:82->src/fpx.c:126]   --->   Operation 47 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_242                   (alloca           ) [ 011]
store_ln380             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln382              (icmp             ) [ 010]
add_ln383               (add              ) [ 001]
br_ln382                (br               ) [ 000]
trunc_ln382             (trunc            ) [ 001]
tmp_s                   (partselect       ) [ 000]
tmp_1020_cast           (bitconcatenate   ) [ 000]
zext_ln383              (zext             ) [ 000]
c_0_addr                (getelementptr    ) [ 001]
c_1_addr                (getelementptr    ) [ 001]
tmp_532                 (partselect       ) [ 000]
tmp_1024_cast           (bitconcatenate   ) [ 000]
zext_ln383_1            (zext             ) [ 000]
c_0_addr_1              (getelementptr    ) [ 001]
c_1_addr_1              (getelementptr    ) [ 001]
specpipeline_ln380      (specpipeline     ) [ 000]
speclooptripcount_ln380 (speclooptripcount) [ 000]
specloopname_ln382      (specloopname     ) [ 000]
c_0_load                (load             ) [ 000]
c_1_load                (load             ) [ 000]
tmp_530                 (partselect       ) [ 000]
tmp_531                 (partselect       ) [ 000]
select_ln383            (select           ) [ 000]
c_0_load_1              (load             ) [ 000]
c_1_load_1              (load             ) [ 000]
trunc_ln383             (trunc            ) [ 000]
trunc_ln383_1           (trunc            ) [ 000]
select_ln383_1          (select           ) [ 000]
or_ln383_1              (bitconcatenate   ) [ 000]
br_ln383                (br               ) [ 000]
store_ln383             (store            ) [ 000]
br_ln383                (br               ) [ 000]
store_ln383             (store            ) [ 000]
br_ln383                (br               ) [ 000]
store_ln380             (store            ) [ 000]
br_ln382                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_242_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_242/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="c_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="c_1_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="65" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="64" slack="0"/>
<pin id="68" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 c_0_load_1/1 store_ln383/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="0"/>
<pin id="78" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 c_1_load_1/1 store_ln383/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_0_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="c_1_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln380_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln382_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln383_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln383/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln382_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln382/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="3" slack="0"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1020_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1020_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln383_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_532_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="3" slack="0"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_532/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1024_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1024_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln383_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_530_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_530/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_531_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="63" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="7" slack="0"/>
<pin id="183" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_531/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln383_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="63" slack="0"/>
<pin id="191" dir="0" index="2" bw="63" slack="0"/>
<pin id="192" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln383/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln383_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln383/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln383_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln383_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln383_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln383_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln383_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="63" slack="0"/>
<pin id="214" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln383_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln380_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="0" index="1" bw="3" slack="1"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_242_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_242 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_ln383_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln383 "/>
</bind>
</comp>

<comp id="239" class="1005" name="trunc_ln382_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln382 "/>
</bind>
</comp>

<comp id="245" class="1005" name="c_0_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="c_1_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="c_0_addr_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="1"/>
<pin id="259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="c_1_addr_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="69"><net_src comp="46" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="79"><net_src comp="53" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="80" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="101" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="120" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="110" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="144" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="70" pin="7"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="60" pin="7"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="193"><net_src comp="168" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="178" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="60" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="70" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="188" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="219"><net_src comp="210" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="227"><net_src comp="42" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="237"><net_src comp="110" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="242"><net_src comp="116" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="248"><net_src comp="46" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="254"><net_src comp="53" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="260"><net_src comp="80" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="265"><net_src comp="87" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_1 | {2 }
	Port: c_0 | {2 }
 - Input state : 
	Port: fp2div2_503_Pipeline_VITIS_LOOP_382_1213 : c_1 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_382_1213 : c_0 | {1 2 }
  - Chain level:
	State 1
		store_ln380 : 1
		i : 1
		icmp_ln382 : 2
		add_ln383 : 2
		br_ln382 : 3
		trunc_ln382 : 2
		tmp_s : 2
		tmp_1020_cast : 3
		zext_ln383 : 4
		c_0_addr : 5
		c_1_addr : 5
		c_0_load : 6
		c_1_load : 6
		tmp_532 : 3
		tmp_1024_cast : 4
		zext_ln383_1 : 5
		c_0_addr_1 : 6
		c_1_addr_1 : 6
		c_0_load_1 : 7
		c_1_load_1 : 7
	State 2
		tmp_530 : 1
		tmp_531 : 1
		select_ln383 : 2
		trunc_ln383 : 1
		trunc_ln383_1 : 1
		select_ln383_1 : 2
		or_ln383_1 : 3
		store_ln383 : 4
		store_ln383 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln383_fu_188  |    0    |    63   |
|          | select_ln383_1_fu_203 |    0    |    2    |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln382_fu_104   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln383_fu_110   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln382_fu_116  |    0    |    0    |
|   trunc  |   trunc_ln383_fu_195  |    0    |    0    |
|          |  trunc_ln383_1_fu_199 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_120     |    0    |    0    |
|partselect|     tmp_532_fu_144    |    0    |    0    |
|          |     tmp_530_fu_168    |    0    |    0    |
|          |     tmp_531_fu_178    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  tmp_1020_cast_fu_130 |    0    |    0    |
|bitconcatenate|  tmp_1024_cast_fu_154 |    0    |    0    |
|          |   or_ln383_1_fu_210   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln383_fu_138   |    0    |    0    |
|          |  zext_ln383_1_fu_162  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    87   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln383_reg_234 |    3   |
| c_0_addr_1_reg_257|    3   |
|  c_0_addr_reg_245 |    3   |
| c_1_addr_1_reg_262|    3   |
|  c_1_addr_reg_251 |    3   |
|   i_242_reg_224   |    3   |
|trunc_ln382_reg_239|    1   |
+-------------------+--------+
|       Total       |   19   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_60 |  p0  |   3  |   3  |    9   ||    0    ||    14   |
| grp_access_fu_60 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_70 |  p0  |   3  |   3  |    9   ||    0    ||    14   |
| grp_access_fu_70 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  6.5906 ||    0    ||    46   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   46   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   19   |   133  |
+-----------+--------+--------+--------+
