$date 2021-01-11 16:39:26.356872 $end
$timescale 1 ns $end
$scope module UseFSM_tb $end
$var wire 1 ! clk $end
$var wire 1 # rst $end
$var wire 1 % data_in_valid $end
$var wire 1 & data_last $end
$var wire 8 ' data_in $end
$var string 3 ( u_output_port $end
$var string 3 * u1_output_port $end
$var wire 1 , u2_output_port $end
$var wire 1 . u3_output_port $end
$var wire 1 / u4_output_port $end
$var wire 1 1 u5_output_port $end
$var wire 1 3 u6_output_port $end
$var wire 1 4 u7_output_port $end
$var wire 1 6 u8_output_port $end
$var wire 1 8 u9_output_port $end
$var wire 1 9 u10_output_port $end
$var wire 1 ; u11_output_port $end
$var wire 1 = u12_output_port $end
$var wire 1 ? u13_output_port $end
$var wire 1 A u14_output_port $end
$var wire 1 C u15_output_port $end
$var wire 1 D u16_output_port $end
$var wire 1 F u17_output_port $end
$var wire 1 H u18_output_port $end
$var wire 1 J u19_output_port $end
$var wire 1 K u20_output_port $end
$var wire 1 M u21_output_port $end
$var string 3 O my_fsm_next_state $end
$var string 3 S my_fsm_state $end
$var string 3 W u22_output_port $end
$var string 3 X u23_output_port $end
$var string 3 Y u24_output_port $end
$var string 3 Z u25_output_port $end
$var string 3 [ u26_output_port $end
$var string 3 \ u27_output_port $end
$var wire 1 ] u28_output_port $end
$var wire 1 ^ u29_output_port $end
$var wire 1 _ u30_output_port $end
$var wire 1 ` u31_output_port $end
$var wire 1 a u32_output_port $end
$var wire 1 b u33_output_port $end
$var wire 9 c u34_output_port $end
$var wire 8 d u35_output_port $end
$var wire 1 e u36_output_port $end
$var wire 1 f u37_output_port $end
$var wire 9 g u38_output_port $end
$var wire 8 h u39_output_port $end
$var wire 8 i wire_1 $end
$var wire 8 j next_my_sum $end
$var wire 8 k data_out $end
$var wire 8 l wire $end
$var wire 8 m my_sum $end
$var string 3 n u42_output_port $end
$var wire 1 o data_out_valid $end
$scope module my_fsm $end
$var wire 1 " clock_port $end
$var wire 1 $ reset_port $end
$var string 3 ) reset_value $end
$var string 3 + default_state $end
$var wire 1 - input_reset_to_idle $end
$var wire 1 0 input_idle_to_get_first_data $end
$var wire 1 2 input_get_data_to_get_wait $end
$var wire 1 5 input_get_data_to_get_data $end
$var wire 1 7 input_get_wait_to_get_wait $end
$var wire 1 : input_get_wait_to_get_data $end
$var wire 1 < input_get_data_to_send_data $end
$var wire 1 > input_get_wait_to_send_data $end
$var wire 1 @ input_idle_to_send_data $end
$var wire 1 B input_send_data_to_idle $end
$var wire 1 E input_send_data_to_get_first_data $end
$var wire 1 G input_send_data_to_send_data $end
$var wire 1 I input_get_first_data_to_get_wait $end
$var wire 1 L input_get_first_data_to_get_data $end
$var wire 1 N input_get_first_data_to_send_data $end
$var string 3 P next_state $end
$var string 3 Q wire_1 $end
$var string 3 R local_next_state $end
$var string 3 T state $end
$var string 3 U wire $end
$var string 3 V local_state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
x%
x&
bx '
sreset (
sreset )
sidle *
sidle +
1,
1-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
sidle O
sidle P
sidle Q
sidle R
s S
s T
s U
s V
sreset W
sidle X
sget_first_data Y
sget_data Z
sget_wait [
ssend_data \
0]
0^
1_
0`
0a
0b
bx c
bx d
0e
0f
bx g
bx h
b0 i
b0 j
bx k
bx l
bx m
ssend_data n
Xo
$end
#20
0!
0"
#30
1!
1"
sreset S
sreset T
sreset U
sreset V
b0 k
b0 l
b0 m
bX g
bX c
0o
bX h
bX d
#40
0!
0"
#50
1!
1"
#60
0!
0"
#70
1!
1"
#80
0!
0"
#90
1!
1"
#100
0!
0"
#110
1!
1"
0#
0$
#120
0!
0"
#130
1!
1"
sidle S
sidle T
sidle U
sidle V
#140
0!
0"
#150
1!
1"
#160
0!
0"
#170
1!
1"
#180
0!
0"
#190
1!
1"
#200
0!
0"
#210
1!
1"
b1110010 '
1%
0&
0F
0G
0H
0I
1J
1.
0M
0N
b1110010 c
01
02
13
b1110010 g
06
07
18
0;
0<
0=
0>
0?
0@
0A
0B
1C
1D
1E
b1110010 h
b1110010 d
19
1:
1/
10
1K
1L
14
15
sget_first_data O
sget_first_data P
sget_first_data Q
sget_first_data R
0_
1a
b1110010 i
b1110010 j
#220
0!
0"
#230
1!
1"
b1101 '
sget_first_data S
sget_first_data T
sget_first_data U
sget_first_data V
b1110010 k
b1110010 l
b1110010 m
b1111111 c
b1111111 g
b1111111 h
b1111111 d
sget_data O
sget_data P
sget_data Q
sget_data R
0a
1b
b1111111 i
b1111111 j
#240
0!
0"
#250
1!
1"
b11100010 '
sget_data S
sget_data T
sget_data U
sget_data V
b1111111 k
b1111111 l
b1111111 m
b101100001 c
b101100001 g
b1100001 h
b1100001 d
b1100001 i
b1100001 j
#260
0!
0"
#270
1!
1"
b1101000 '
b1100001 k
b1100001 l
b1100001 m
b11001001 c
b11001001 g
b11001001 h
b11001001 d
b11001001 i
b11001001 j
#280
0!
0"
#290
1!
1"
b10111 '
1&
b11001001 k
b11001001 l
b11001001 m
1F
1G
0J
0.
1M
1N
b11100000 c
03
b11100000 g
08
1;
1<
1=
1>
1?
1@
0C
0D
0E
b11100000 h
b11100000 d
09
0:
0/
00
0K
0L
04
05
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
1f
0b
b11100000 i
b11100000 j
#300
0!
0"
#310
1!
1"
0%
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b11100000 k
b11100000 l
b11100000 m
0M
0N
16
17
b11110111 g
0?
0@
0F
0G
b11110111 c
1H
1I
11
12
1A
1B
1o
0;
0<
0=
0>
b11110111 h
b11110111 d
sidle O
sidle P
sidle Q
sidle R
1_
0f
b0 i
b0 j
#320
0!
0"
#330
1!
1"
sidle S
sidle T
sidle U
sidle V
b0 k
b0 l
b0 m
b10111 g
b10111 c
0o
b10111 h
b10111 d
#340
0!
0"
#350
1!
1"
#360
0!
0"
#370
1!
1"
#380
0!
0"
#390
1!
1"
#400
0!
0"
#410
1!
1"
#420
0!
0"
#430
1!
1"
b111 '
1%
1F
1G
0H
0I
1M
1N
b111 c
01
02
b111 g
06
07
1;
1<
1=
1>
1?
1@
0A
0B
b111 h
b111 d
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
0_
1f
b111 i
b111 j
#440
0!
0"
#450
1!
1"
0%
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b111 k
b111 l
b111 m
0M
0N
16
17
b1110 g
0?
0@
0F
0G
b1110 c
1H
1I
11
12
1A
1B
1o
0;
0<
0=
0>
b1110 h
b1110 d
sidle O
sidle P
sidle Q
sidle R
1_
0f
b0 i
b0 j
#460
0!
0"
#470
1!
1"
b1011 '
1%
0&
sidle S
sidle T
sidle U
sidle V
b0 k
b0 l
b0 m
0H
0I
1J
1.
b1011 c
01
02
13
b1011 g
06
07
18
0o
0A
0B
1C
1D
1E
b1011 h
b1011 d
19
1:
1/
10
1K
1L
14
15
sget_first_data O
sget_first_data P
sget_first_data Q
sget_first_data R
0_
1a
b1011 i
b1011 j
#480
0!
0"
#490
1!
1"
b1001010 '
sget_first_data S
sget_first_data T
sget_first_data U
sget_first_data V
b1011 k
b1011 l
b1011 m
b1010101 c
b1010101 g
b1010101 h
b1010101 d
sget_data O
sget_data P
sget_data Q
sget_data R
0a
1b
b1010101 i
b1010101 j
#500
0!
0"
#510
1!
1"
b11110001 '
1&
sget_data S
sget_data T
sget_data U
sget_data V
b1010101 k
b1010101 l
b1010101 m
1F
1G
0J
0.
1M
1N
b101000110 c
03
b101000110 g
08
1;
1<
1=
1>
1?
1@
0C
0D
0E
b1000110 h
b1000110 d
09
0:
0/
00
0K
0L
04
05
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
1f
0b
b1000110 i
b1000110 j
#520
0!
0"
#530
1!
1"
0%
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b1000110 k
b1000110 l
b1000110 m
0M
0N
16
17
b100110111 g
0?
0@
0F
0G
b100110111 c
1H
1I
11
12
1A
1B
1o
0;
0<
0=
0>
b110111 h
b110111 d
sidle O
sidle P
sidle Q
sidle R
1_
0f
b0 i
b0 j
#540
0!
0"
#550
1!
1"
b1111000 '
1%
0&
sidle S
sidle T
sidle U
sidle V
b0 k
b0 l
b0 m
0H
0I
1J
1.
b1111000 c
01
02
13
b1111000 g
06
07
18
0o
0A
0B
1C
1D
1E
b1111000 h
b1111000 d
19
1:
1/
10
1K
1L
14
15
sget_first_data O
sget_first_data P
sget_first_data Q
sget_first_data R
0_
1a
b1111000 i
b1111000 j
#560
0!
0"
#570
1!
1"
b10110001 '
sget_first_data S
sget_first_data T
sget_first_data U
sget_first_data V
b1111000 k
b1111000 l
b1111000 m
b100101001 c
b100101001 g
b101001 h
b101001 d
sget_data O
sget_data P
sget_data Q
sget_data R
0a
1b
b101001 i
b101001 j
#580
0!
0"
#590
1!
1"
b100 '
sget_data S
sget_data T
sget_data U
sget_data V
b101001 k
b101001 l
b101001 m
b101101 c
b101101 g
b101101 h
b101101 d
b101101 i
b101101 j
#600
0!
0"
#610
1!
1"
b101110 '
1&
b101101 k
b101101 l
b101101 m
1F
1G
0J
0.
1M
1N
b1011011 c
03
b1011011 g
08
1;
1<
1=
1>
1?
1@
0C
0D
0E
b1011011 h
b1011011 d
09
0:
0/
00
0K
0L
04
05
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
1f
0b
b1011011 i
b1011011 j
#620
0!
0"
#630
1!
1"
b100001 '
0&
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b1011011 k
b1011011 l
b1011011 m
0F
0G
1J
1.
0M
0N
b1111100 c
13
b1111100 g
18
0;
0<
0=
0>
1o
0?
0@
1C
1D
1E
b1111100 h
b1111100 d
19
1:
1/
10
1K
1L
14
15
sget_first_data O
sget_first_data P
sget_first_data Q
sget_first_data R
1a
0f
b100001 i
b100001 j
#640
0!
0"
#650
1!
1"
b10000011 '
sget_first_data S
sget_first_data T
sget_first_data U
sget_first_data V
b100001 k
b100001 l
b100001 m
b10100100 c
b10100100 g
0o
b10100100 h
b10100100 d
sget_data O
sget_data P
sget_data Q
sget_data R
0a
1b
b10100100 i
b10100100 j
#660
0!
0"
#670
1!
1"
b11100011 '
sget_data S
sget_data T
sget_data U
sget_data V
b10100100 k
b10100100 l
b10100100 m
b110000111 c
b110000111 g
b10000111 h
b10000111 d
b10000111 i
b10000111 j
#680
0!
0"
#690
1!
1"
b11000110 '
b10000111 k
b10000111 l
b10000111 m
b101001101 c
b101001101 g
b1001101 h
b1001101 d
b1001101 i
b1001101 j
#700
0!
0"
#710
1!
1"
b1000 '
b1001101 k
b1001101 l
b1001101 m
b1010101 c
b1010101 g
b1010101 h
b1010101 d
b1010101 i
b1010101 j
#720
0!
0"
#730
1!
1"
b111 '
1&
b1010101 k
b1010101 l
b1010101 m
1F
1G
0J
0.
1M
1N
b1011100 c
03
b1011100 g
08
1;
1<
1=
1>
1?
1@
0C
0D
0E
b1011100 h
b1011100 d
09
0:
0/
00
0K
0L
04
05
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
1f
0b
b1011100 i
b1011100 j
#740
0!
0"
#750
1!
1"
0%
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b1011100 k
b1011100 l
b1011100 m
0M
0N
16
17
b1100011 g
0?
0@
0F
0G
b1100011 c
1H
1I
11
12
1A
1B
1o
0;
0<
0=
0>
b1100011 h
b1100011 d
sidle O
sidle P
sidle Q
sidle R
1_
0f
b0 i
b0 j
#760
0!
0"
#770
1!
1"
b10000110 '
1%
0&
sidle S
sidle T
sidle U
sidle V
b0 k
b0 l
b0 m
0H
0I
1J
1.
b10000110 c
01
02
13
b10000110 g
06
07
18
0o
0A
0B
1C
1D
1E
b10000110 h
b10000110 d
19
1:
1/
10
1K
1L
14
15
sget_first_data O
sget_first_data P
sget_first_data Q
sget_first_data R
0_
1a
b10000110 i
b10000110 j
#780
0!
0"
#790
1!
1"
0%
sget_first_data S
sget_first_data T
sget_first_data U
sget_first_data V
b10000110 k
b10000110 l
b10000110 m
16
17
b100001100 g
b100001100 c
1H
1I
11
12
1A
1B
0D
0E
b1100 h
b1100 d
09
0:
0/
00
0K
0L
04
05
sget_wait O
sget_wait P
sget_wait Q
sget_wait R
1e
0a
#800
0!
0"
#810
1!
1"
sget_wait S
sget_wait T
sget_wait U
sget_wait V
#820
0!
0"
#830
1!
1"
#840
0!
0"
#850
1!
1"
#860
0!
0"
#870
1!
1"
b1011111 '
1%
0H
0I
b11100101 c
01
02
b11100101 g
06
07
0A
0B
1D
1E
b11100101 h
b11100101 d
19
1:
1/
10
1K
1L
14
15
sget_data O
sget_data P
sget_data Q
sget_data R
0e
1b
b11100101 i
b11100101 j
#880
0!
0"
#890
1!
1"
0%
sget_data S
sget_data T
sget_data U
sget_data V
b11100101 k
b11100101 l
b11100101 m
16
17
b101000100 g
b101000100 c
1H
1I
11
12
1A
1B
0D
0E
b1000100 h
b1000100 d
09
0:
0/
00
0K
0L
04
05
sget_wait O
sget_wait P
sget_wait Q
sget_wait R
1e
0b
#900
0!
0"
#910
1!
1"
sget_wait S
sget_wait T
sget_wait U
sget_wait V
#920
0!
0"
#930
1!
1"
#940
0!
0"
#950
1!
1"
#960
0!
0"
#970
1!
1"
b11010010 '
1%
0H
0I
b110110111 c
01
02
b110110111 g
06
07
0A
0B
1D
1E
b10110111 h
b10110111 d
19
1:
1/
10
1K
1L
14
15
sget_data O
sget_data P
sget_data Q
sget_data R
0e
1b
b10110111 i
b10110111 j
#980
0!
0"
#990
1!
1"
0%
sget_data S
sget_data T
sget_data U
sget_data V
b10110111 k
b10110111 l
b10110111 m
16
17
b110001001 g
b110001001 c
1H
1I
11
12
1A
1B
0D
0E
b10001001 h
b10001001 d
09
0:
0/
00
0K
0L
04
05
sget_wait O
sget_wait P
sget_wait Q
sget_wait R
1e
0b
#1000
0!
0"
#1010
1!
1"
sget_wait S
sget_wait T
sget_wait U
sget_wait V
#1020
0!
0"
#1030
1!
1"
#1040
0!
0"
#1050
1!
1"
#1060
0!
0"
#1070
1!
1"
b10001011 '
1%
0H
0I
b101000010 c
01
02
b101000010 g
06
07
0A
0B
1D
1E
b1000010 h
b1000010 d
19
1:
1/
10
1K
1L
14
15
sget_data O
sget_data P
sget_data Q
sget_data R
0e
1b
b1000010 i
b1000010 j
#1080
0!
0"
#1090
1!
1"
0%
sget_data S
sget_data T
sget_data U
sget_data V
b1000010 k
b1000010 l
b1000010 m
16
17
b11001101 g
b11001101 c
1H
1I
11
12
1A
1B
0D
0E
b11001101 h
b11001101 d
09
0:
0/
00
0K
0L
04
05
sget_wait O
sget_wait P
sget_wait Q
sget_wait R
1e
0b
#1100
0!
0"
#1110
1!
1"
sget_wait S
sget_wait T
sget_wait U
sget_wait V
#1120
0!
0"
#1130
1!
1"
#1140
0!
0"
#1150
1!
1"
#1160
0!
0"
#1170
1!
1"
b11101110 '
1%
1&
1F
1G
0H
0I
0J
0.
1M
1N
b100110000 c
01
02
03
b100110000 g
06
07
08
1;
1<
1=
1>
1?
1@
0A
0B
0C
b110000 h
b110000 d
ssend_data O
ssend_data P
ssend_data Q
ssend_data R
0e
1f
b110000 i
b110000 j
#1180
0!
0"
#1190
1!
1"
0%
ssend_data S
ssend_data T
ssend_data U
ssend_data V
b110000 k
b110000 l
b110000 m
0M
0N
16
17
b100011110 g
0?
0@
0F
0G
b100011110 c
1H
1I
11
12
1A
1B
1o
0;
0<
0=
0>
b11110 h
b11110 d
sidle O
sidle P
sidle Q
sidle R
1_
0f
b0 i
b0 j
#1200
0!
0"
#1210
1!
1"
sidle S
sidle T
sidle U
sidle V
b0 k
b0 l
b0 m
b11101110 g
b11101110 c
0o
b11101110 h
b11101110 d
