Usage: ./MemTop [OPTIONS]

OPTIONS
=============================================

-p:<path>: 
	Overwrites the source of information for the number of Cuda Cores
	<path> specifies the path to the directory, that contains the 'deviceQuery' executable
-p: Overwrites the source of information for the number of Cuda Cores, uses 'nvidia-settings'
-d:<id> Sets the device, that will be benchmarked
-l1: Turns on benchmark for l1 data cache
-l2: Turns on benchmark for l2 data cache
-txt: Turns on benchmark for texture cache
-ro: Turns on benchmark for read-only cache
-c: Turns on benchmark for constant cache

If none of the benchmark switches is used, every benchmark is executed!
Will execute All Checks
Using helper_cuda option for number of cores


Measure if L1 is used for caching global loads
[L1_L2_DIFF.CUH]: Compare average values: L1 32.400000 <<>> L2 209.800000, compute absolute distance: 177.400000
EXECUTE L2 DATACACHE CHECK


Measure L2 DataCache Cache Line Size


Measure L2 DataCache latencyCycles


Measure L1 DataCache Size
Got Boundaries: 6427...7160
====================================================================================================
====================================================================================================

Measure L1 DataCache cache line size


Measure L1 DataCache latencyCycles


Measure L1 DataCache bandwidth


Measure Texture Cache Size
Got Boundaries: 5856...6516
====================================================================================================
====================================================================================================

Measure Texture Cache Cache Line Size


Measure Texture Cache latencyCycles


Measure ReadOnly Cache Size
Got Boundaries: 6427...7160
====================================================================================================
====================================================================================================

Measure ReadOnly Cache Cache Line Size


Measure ReadOnly Cache latencyCycles


Measure Constant Cache Size


Measure Constant Cache Cache Line Size


Measure Constant Cache latencyCycles


Measure Number Of Constant Caches (C1)


Check two tex Share check


Check two RO Share check


Check two C1 Share check


Check two L1 Share check


Check if Const L1 Cache and Data L1 Cache share the same Cache Hardware physically


Check if Read Only Cache and L1 Data Cache share the same Cache Hardware physically


Check if L1 Data Cache and Texture Cache share the same Cache Hardware physically


Check if Read Only Cache and Texture Cache share the same Cache Hardware physically

Check how many Texture Caches exist Per SM

corePts: numTestedCores/-Threads = 1024
Number of Executed Threads too high for check - dividing by 2
corePts: numTestedCores/-Threads = 512
 1 Texture Cache(s) in 1 SM

Measure Main Memory latencyCycles

Measure Shared Memory Latency



**************************************************
	PRINT GPU BENCHMARK RESULT
**************************************************

GPU name: Tesla V100-PCIE-32GB

PRINT COMPUTE RESOURCE INFORMATION:
CUDA compute capability: 7.00
Number Of streaming multiprocessors: 80
Number Of Cores in GPU: 5120
Number Of Cores/SM in GPU: 64

PRINT REGISTER INFORMATION:
Registers per thread block: 65536 32-bit registers
Registers per SM: 65536 32-bit registers

PRINT ADDITIONAL INFORMATION:
Memory Clock Frequency: 877.000 MHz
Memory Bus Width: 4096 bits
GPU Clock rate: 1.380 GHz

PRINT L1 DATA CACHE INFORMATION:
Detected L1 Data Cache Size: 25.628906 KiB
Detected L1 Data Cache Line Size: 32 B
Detected L1 Data Cache Load Latency: 36 cycles
Detected L1 Data Cache Load Latency: 28 nanoseconds
L1 Data Cache Is Shared On SM-level
Does L1 Data Cache Share the physical cache with the Texture Cache? Yes
Does L1 Data Cache Share the physical cache with the Read-Only Cache? Yes
Does L1 Data Cache Share the physical cache with the Constant L1 Cache? No
Detected L1 Data Caches Per SM: 1

PRINT L2 CACHE INFORMATION:
Detected L2 Cache Size: 6.000 MiB
Detected L2 Cache Line Size: 64 B
Detected L2 Cache Load Latency: 215 cycles
Detected L2 Cache Load Latency: 174 nanoseconds
L2 Cache Is Shared On GPU-level

PRINT TEXTURE CACHE INFORMATION:
Detected Texture Cache Size: 24.011719 KiB
Detected Texture Cache Line Size: 32 B
Detected Texture Cache Load Latency: 80 cycles
Detected Texture Cache Load Latency: 57 nanoseconds
Texture Cache Is Shared On SM-level
Does Texture Cache Share the physical cache with the L1 Data Cache? Yes
Does Texture Cache Share the physical cache with the Read-Only Cache? Yes
Detected Texture Caches Per SM: 1

PRINT Read-Only CACHE INFORMATION:
Detected Read-Only Cache Size: 25.628906 KiB
Detected Read-Only Cache Line Size: 32 B
Detected Read-Only Cache Load Latency: 36 cycles
Detected Read-Only Cache Load Latency: 29 nanoseconds
Read-Only Cache Is Shared On SM-level
Does Read-Only Cache Share the physical cache with the L1 Data Cache? Yes
Does Read-Only Cache Share the physical cache with the Texture Cache? Yes
Detected Read-Only Caches Per SM: 1

PRINT CONSTANT CACHE L1 INFORMATION:
Detected Constant L1 Cache Size: 2.109375 KiB
Detected Constant L1 Cache Line Size: 64 B
Detected Constant L1 Cache Load Latency: 32 cycles
Detected Constant L1 Cache Load Latency: 23 nanoseconds
Constant L1 Cache Is Shared On SM-level
Does Constant L1 Cache Share the physical cache with the L1 Data Cache? No

Detected Constant L1 Caches Per SM: 1

PRINT CONSTANT L1.5 CACHE INFORMATION:
Detected Constant L1.5 Cache Size: >= 62.500000 KiB
Detected Constant L1.5 Cache Line Size: 256 B
Detected Constant L1.5 Cache Load Latency: 105 cycles
Detected Constant L1.5 Cache Load Latency: 85 nanoseconds
Const L1.5 Cache Is Shared On SM-level

PRINT MAIN MEMORY INFORMATION:
Detected Main Memory Size: 31.748474 GiB
Detected Main Memory Load Latency: 430 cycles
Detected Main Memory Load Latency: 179 nanoseconds
Main Memory Is Shared On GPU-level

PRINT SHARED MEMORY INFORMATION:
Detected Shared Memory Size: 96.000000 KiB
Detected Shared Memory Load Latency: 27 cycles
Detected Shared Memory Load Latency: 21 nanoseconds
Shared Memory Is Shared On SM-level

