

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
10fe61c5ee3539e294673d26adeaf96f  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55d17569cf9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55d17569cdc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5674
gpu_sim_insn = 1245360
gpu_ipc =     219.4854
gpu_tot_sim_cycle = 5674
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     219.4854
gpu_tot_issued_cta = 128
gpu_occupancy = 88.3977% 
gpu_tot_occupancy = 88.3977% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1059
partiton_level_parallism_total  =       0.1059
partiton_level_parallism_util =       1.4694
partiton_level_parallism_util_total  =       1.4694
L2_BW  =       9.1708 GB/Sec
L2_BW_total  =       9.1708 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1441
	L1I_total_cache_miss_rate = 0.0637
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7568
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 55, Miss_rate = 0.322, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1534
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21183
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1441
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7568
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7568
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18461	W0_Idle:20461	W0_Scoreboard:16485	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 267 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 44 
averagemflatency = 141 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 12 
mrq_lat_table:9 	1 	0 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2128 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30 	25 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1065 	523 	400 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1510         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2349         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0         0       172       171       162       174       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       176       163       175       166         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       163       259       166       154         0       172         0       172         0       133         0         0
dram[3]:          0         0         0         0       171       162       164       160         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       161       177       172       179         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       164       187       171       173       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7468 n_act=4 n_pre=3 n_ref_event=94358138646096 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003739
n_activity=196 dram_eff=0.1429
bk0: 14a 7385i bk1: 0a 7486i bk2: 0a 7486i bk3: 0a 7487i bk4: 0a 7487i bk5: 0a 7489i bk6: 0a 7489i bk7: 0a 7489i bk8: 0a 7489i bk9: 0a 7489i bk10: 0a 7489i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7491i bk14: 0a 7491i bk15: 0a 7492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003739 
total_CMD = 7489 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 7367 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7468 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94358138646096 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000935 
CoL_Bus_Util = 0.001869 
Either_Row_CoL_Bus_Util = 0.002804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0288423
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7480 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002136
n_activity=61 dram_eff=0.2623
bk0: 8a 7466i bk1: 0a 7489i bk2: 0a 7489i bk3: 0a 7489i bk4: 0a 7489i bk5: 0a 7489i bk6: 0a 7489i bk7: 0a 7489i bk8: 0a 7489i bk9: 0a 7489i bk10: 0a 7489i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7489i bk14: 0a 7489i bk15: 0a 7489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002136 
total_CMD = 7489 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7455 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7480 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.001068 
Either_Row_CoL_Bus_Util = 0.001202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00587528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7484 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001068
n_activity=40 dram_eff=0.2
bk0: 0a 7489i bk1: 0a 7490i bk2: 0a 7490i bk3: 0a 7490i bk4: 0a 7490i bk5: 4a 7471i bk6: 0a 7488i bk7: 0a 7488i bk8: 0a 7488i bk9: 0a 7488i bk10: 0a 7488i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7489i bk14: 0a 7489i bk15: 0a 7489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001068 
total_CMD = 7489 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7466 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7484 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000134 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00560823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7489 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7489i bk1: 0a 7489i bk2: 0a 7489i bk3: 0a 7489i bk4: 0a 7489i bk5: 0a 7489i bk6: 0a 7489i bk7: 0a 7489i bk8: 0a 7489i bk9: 0a 7489i bk10: 0a 7489i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7489i bk14: 0a 7489i bk15: 0a 7489i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7489 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7489 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7489 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7489 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7489i bk1: 0a 7489i bk2: 0a 7489i bk3: 0a 7489i bk4: 0a 7489i bk5: 0a 7489i bk6: 0a 7489i bk7: 0a 7489i bk8: 0a 7489i bk9: 0a 7489i bk10: 0a 7489i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7489i bk14: 0a 7489i bk15: 0a 7489i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7489 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7489 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7489 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7489 n_nop=7489 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7489i bk1: 0a 7489i bk2: 0a 7489i bk3: 0a 7489i bk4: 0a 7489i bk5: 0a 7489i bk6: 0a 7489i bk7: 0a 7489i bk8: 0a 7489i bk9: 0a 7489i bk10: 0a 7489i bk11: 0a 7489i bk12: 0a 7489i bk13: 0a 7489i bk14: 0a 7489i bk15: 0a 7489i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7489 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7489 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7489 
n_nop = 7489 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 356
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 241
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 241
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.21785
	minimum = 5
	maximum = 42
Network latency average = 9.21785
	minimum = 5
	maximum = 42
Slowest packet = 964
Flit latency average = 9.21785
	minimum = 5
	maximum = 42
Slowest flit = 964
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0190864
	minimum = 0.00634473 (at node 2)
	maximum = 0.05816 (at node 15)
Accepted packet rate average = 0.0190864
	minimum = 0.00740219 (at node 18)
	maximum = 0.0336623 (at node 0)
Injected flit rate average = 0.0190864
	minimum = 0.00634473 (at node 2)
	maximum = 0.05816 (at node 15)
Accepted flit rate average= 0.0190864
	minimum = 0.00740219 (at node 18)
	maximum = 0.0336623 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21785 (1 samples)
	minimum = 5 (1 samples)
	maximum = 42 (1 samples)
Network latency average = 9.21785 (1 samples)
	minimum = 5 (1 samples)
	maximum = 42 (1 samples)
Flit latency average = 9.21785 (1 samples)
	minimum = 5 (1 samples)
	maximum = 42 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0190864 (1 samples)
	minimum = 0.00634473 (1 samples)
	maximum = 0.05816 (1 samples)
Accepted packet rate average = 0.0190864 (1 samples)
	minimum = 0.00740219 (1 samples)
	maximum = 0.0336623 (1 samples)
Injected flit rate average = 0.0190864 (1 samples)
	minimum = 0.00634473 (1 samples)
	maximum = 0.05816 (1 samples)
Accepted flit rate average = 0.0190864 (1 samples)
	minimum = 0.00740219 (1 samples)
	maximum = 0.0336623 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2837 (cycle/sec)
gpgpu_silicon_slowdown = 246739x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2670
gpu_sim_insn = 1114192
gpu_ipc =     417.3004
gpu_tot_sim_cycle = 8344
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     282.7843
gpu_tot_issued_cta = 256
gpu_occupancy = 91.6450% 
gpu_tot_occupancy = 89.7815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2150
partiton_level_parallism_total  =       0.1408
partiton_level_parallism_util =       1.4794
partiton_level_parallism_util_total  =       1.4743
L2_BW  =      18.4569 GB/Sec
L2_BW_total  =      12.1423 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2401
	L1I_total_cache_miss_rate = 0.0557
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 303, Miss = 90, Miss_rate = 0.297, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[1]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[6]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[10]: Access = 264, Miss = 70, Miss_rate = 0.265, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[12]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[13]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[14]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3070
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40743
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2401
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 96, 96, 96, 96, 96, 96, 96, 96, 96, 107, 96, 96, 96, 96, 96, 96, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27054	W0_Idle:34277	W0_Scoreboard:28832	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 267 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 44 
averagemflatency = 138 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 11 
mrq_lat_table:13 	2 	0 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4208 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46 	37 	8 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2242 	1157 	660 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1510         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       331         0         0         0         0      2349         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0         0       172       171       162       174       172       172       163       134       134       172         0         0       172
dram[1]:          0         0         0         0       176       163       175       172       164       153       172       138         0         0         0         0
dram[2]:          0       172         0         0       163       259       166       154       151       172       140       172         0       133         0         0
dram[3]:          0         0         0         0       171       162       164       160       159       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       161       177       172       179       161       155       134       145         0         0       172         0
dram[5]:        172         0       172         0       164       187       172       173       172       175       137       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=10992 n_act=4 n_pre=3 n_ref_event=94358138646096 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002542
n_activity=196 dram_eff=0.1429
bk0: 14a 10909i bk1: 0a 11010i bk2: 0a 11010i bk3: 0a 11011i bk4: 0a 11011i bk5: 0a 11013i bk6: 0a 11013i bk7: 0a 11013i bk8: 0a 11013i bk9: 0a 11013i bk10: 0a 11013i bk11: 0a 11013i bk12: 0a 11013i bk13: 0a 11015i bk14: 0a 11015i bk15: 0a 11016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002542 
total_CMD = 11013 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 10891 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 10992 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94358138646096 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000636 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0196132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=11004 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001453
n_activity=61 dram_eff=0.2623
bk0: 8a 10990i bk1: 0a 11013i bk2: 0a 11013i bk3: 0a 11013i bk4: 0a 11013i bk5: 0a 11013i bk6: 0a 11013i bk7: 0a 11013i bk8: 0a 11013i bk9: 0a 11013i bk10: 0a 11013i bk11: 0a 11013i bk12: 0a 11013i bk13: 0a 11013i bk14: 0a 11013i bk15: 0a 11013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001453 
total_CMD = 11013 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 10979 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 11004 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000726 
Either_Row_CoL_Bus_Util = 0.000817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00399528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=10999 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002179
n_activity=101 dram_eff=0.2376
bk0: 8a 10990i bk1: 0a 11013i bk2: 0a 11013i bk3: 0a 11013i bk4: 0a 11013i bk5: 4a 10994i bk6: 0a 11011i bk7: 0a 11011i bk8: 0a 11012i bk9: 0a 11012i bk10: 0a 11013i bk11: 0a 11014i bk12: 0a 11014i bk13: 0a 11014i bk14: 0a 11014i bk15: 0a 11014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002179 
total_CMD = 11013 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 10956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 10999 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000182 
CoL_Bus_Util = 0.001090 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00789975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=11013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11013i bk1: 0a 11013i bk2: 0a 11013i bk3: 0a 11013i bk4: 0a 11013i bk5: 0a 11013i bk6: 0a 11013i bk7: 0a 11013i bk8: 0a 11013i bk9: 0a 11013i bk10: 0a 11013i bk11: 0a 11013i bk12: 0a 11013i bk13: 0a 11013i bk14: 0a 11013i bk15: 0a 11013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 11013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=11013 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11013i bk1: 0a 11013i bk2: 0a 11013i bk3: 0a 11013i bk4: 0a 11013i bk5: 0a 11013i bk6: 0a 11013i bk7: 0a 11013i bk8: 0a 11013i bk9: 0a 11013i bk10: 0a 11013i bk11: 0a 11013i bk12: 0a 11013i bk13: 0a 11013i bk14: 0a 11013i bk15: 0a 11013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 11013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11013 n_nop=11013 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11013i bk1: 0a 11013i bk2: 0a 11013i bk3: 0a 11013i bk4: 0a 11013i bk5: 0a 11013i bk6: 0a 11013i bk7: 0a 11013i bk8: 0a 11013i bk9: 0a 11013i bk10: 0a 11013i bk11: 0a 11013i bk12: 0a 11013i bk13: 0a 11013i bk14: 0a 11013i bk15: 0a 11013i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 11013 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11013 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11013 
n_nop = 11013 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21017
	minimum = 5
	maximum = 32
Network latency average = 7.21017
	minimum = 5
	maximum = 32
Slowest packet = 3683
Flit latency average = 7.21017
	minimum = 5
	maximum = 32
Slowest flit = 3683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0384797
	minimum = 0.0127341 (at node 5)
	maximum = 0.110861 (at node 19)
Accepted packet rate average = 0.0384797
	minimum = 0.0157303 (at node 16)
	maximum = 0.058427 (at node 2)
Injected flit rate average = 0.0384797
	minimum = 0.0127341 (at node 5)
	maximum = 0.110861 (at node 19)
Accepted flit rate average= 0.0384797
	minimum = 0.0157303 (at node 16)
	maximum = 0.058427 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.21401 (2 samples)
	minimum = 5 (2 samples)
	maximum = 37 (2 samples)
Network latency average = 8.21401 (2 samples)
	minimum = 5 (2 samples)
	maximum = 37 (2 samples)
Flit latency average = 8.21401 (2 samples)
	minimum = 5 (2 samples)
	maximum = 37 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.028783 (2 samples)
	minimum = 0.00953941 (2 samples)
	maximum = 0.0845107 (2 samples)
Accepted packet rate average = 0.028783 (2 samples)
	minimum = 0.0115663 (2 samples)
	maximum = 0.0460446 (2 samples)
Injected flit rate average = 0.028783 (2 samples)
	minimum = 0.00953941 (2 samples)
	maximum = 0.0845107 (2 samples)
Accepted flit rate average = 0.028783 (2 samples)
	minimum = 0.0115663 (2 samples)
	maximum = 0.0460446 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2781 (cycle/sec)
gpgpu_silicon_slowdown = 251708x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6042
gpu_sim_insn = 1246360
gpu_ipc =     206.2827
gpu_tot_sim_cycle = 14386
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     250.6543
gpu_tot_issued_cta = 384
gpu_occupancy = 51.9932% 
gpu_tot_occupancy = 75.2690% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1165
partiton_level_parallism_total  =       0.1306
partiton_level_parallism_util =       1.4915
partiton_level_parallism_util_total  =       1.4807
L2_BW  =       9.2833 GB/Sec
L2_BW_total  =      10.9415 GB/Sec
gpu_total_sim_rate=901478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 490, Miss = 152, Miss_rate = 0.310, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[1]: Access = 468, Miss = 136, Miss_rate = 0.291, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 451, Miss = 126, Miss_rate = 0.279, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[3]: Access = 486, Miss = 134, Miss_rate = 0.276, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 479, Miss = 131, Miss_rate = 0.273, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[5]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 310, Reservation_fails = 0
	L1D_cache_core[6]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 426, Miss = 113, Miss_rate = 0.265, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[8]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[9]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 311, Reservation_fails = 0
	L1D_cache_core[10]: Access = 439, Miss = 124, Miss_rate = 0.282, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[12]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[13]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[14]: Access = 404, Miss = 103, Miss_rate = 0.255, Pending_hits = 300, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1765
	L1D_total_cache_miss_rate = 0.2670
	L1D_total_cache_pending_hits = 4605
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63913
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
321, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 156, 156, 156, 156, 156, 156, 156, 156, 156, 167, 156, 156, 156, 156, 156, 156, 134, 134, 134, 134, 134, 134, 134, 134, 374, 134, 134, 134, 134, 134, 134, 134, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1629
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36446	W0_Idle:57541	W0_Scoreboard:58872	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13032 {8:1629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260640 {40:6516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 267 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 44 
averagemflatency = 138 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 10 
mrq_lat_table:28 	2 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6657 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	52 	37 	8 	1782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4180 	1587 	772 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1510         0         0         0         0         0         0      2250      2118         0         0         0         0         0         0         0 
dram[2]:       331         0         0         0         0      2349         0      3043         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1657         0         0      2376         0         0         0      1547         0         0      2113         0      1643         0 
dram[4]:         0         0      2338         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0       172       172       172       162       258       258       172       163       134       172       172       132         0       172
dram[1]:        172         0       176         0       176       172       175       259       259       172       172       258         0       172         0       172
dram[2]:          0       172         0       259       172       259       172       259       172       172       172       172       132       133       172       172
dram[3]:        172       172       258         0       172       258       164       172       172       260       172       259       258         0       260         0
dram[4]:        172       172       258         0       172       177       172       179       172       172       172       145         0       132       172         0
dram[5]:        172       172       172       172       260       187       172       173       172       175       137       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18957 n_act=6 n_pre=3 n_ref_event=94358138646096 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=276 dram_eff=0.1594
bk0: 14a 18884i bk1: 0a 18985i bk2: 0a 18985i bk3: 0a 18986i bk4: 0a 18986i bk5: 0a 18990i bk6: 4a 18971i bk7: 4a 18969i bk8: 0a 18986i bk9: 0a 18987i bk10: 0a 18987i bk11: 0a 18988i bk12: 0a 18988i bk13: 0a 18990i bk14: 0a 18990i bk15: 0a 18991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002317 
total_CMD = 18988 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 18820 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18957 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94358138646096 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000474 
CoL_Bus_Util = 0.001159 
Either_Row_CoL_Bus_Util = 0.001633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0155888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18964 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002107
n_activity=181 dram_eff=0.221
bk0: 8a 18965i bk1: 0a 18988i bk2: 0a 18989i bk3: 0a 18990i bk4: 0a 18990i bk5: 0a 18990i bk6: 0a 18990i bk7: 4a 18971i bk8: 4a 18969i bk9: 0a 18987i bk10: 0a 18987i bk11: 4a 18968i bk12: 0a 18985i bk13: 0a 18986i bk14: 0a 18986i bk15: 0a 18987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002107 
total_CMD = 18988 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18885 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18964 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001053 
Either_Row_CoL_Bus_Util = 0.001264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00874236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18964 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002107
n_activity=181 dram_eff=0.221
bk0: 8a 18966i bk1: 0a 18989i bk2: 0a 18989i bk3: 4a 18970i bk4: 0a 18987i bk5: 4a 18968i bk6: 0a 18985i bk7: 4a 18967i bk8: 0a 18986i bk9: 0a 18987i bk10: 0a 18988i bk11: 0a 18989i bk12: 0a 18989i bk13: 0a 18989i bk14: 0a 18989i bk15: 0a 18990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002107 
total_CMD = 18988 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18885 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18964 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001053 
Either_Row_CoL_Bus_Util = 0.001264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00890036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18959 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002528
n_activity=201 dram_eff=0.2388
bk0: 0a 18987i bk1: 0a 18989i bk2: 4a 18971i bk3: 0a 18989i bk4: 0a 18990i bk5: 4a 18971i bk6: 0a 18988i bk7: 0a 18988i bk8: 0a 18989i bk9: 4a 18970i bk10: 0a 18988i bk11: 4a 18970i bk12: 4a 18968i bk13: 0a 18985i bk14: 4a 18967i bk15: 0a 18984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031250
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002528 
total_CMD = 18988 
util_bw = 48 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 18855 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18959 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000316 
CoL_Bus_Util = 0.001264 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.034483 
queue_avg = 0.012745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0127449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18983 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004213
n_activity=40 dram_eff=0.2
bk0: 0a 18988i bk1: 0a 18989i bk2: 4a 18970i bk3: 0a 18987i bk4: 0a 18987i bk5: 0a 18988i bk6: 0a 18988i bk7: 0a 18988i bk8: 0a 18988i bk9: 0a 18988i bk10: 0a 18988i bk11: 0a 18988i bk12: 0a 18988i bk13: 0a 18988i bk14: 0a 18988i bk15: 0a 18988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000421 
total_CMD = 18988 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18965 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18983 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18988 n_nop=18983 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004213
n_activity=40 dram_eff=0.2
bk0: 0a 18988i bk1: 0a 18989i bk2: 0a 18989i bk3: 0a 18989i bk4: 4a 18970i bk5: 0a 18987i bk6: 0a 18987i bk7: 0a 18987i bk8: 0a 18987i bk9: 0a 18988i bk10: 0a 18988i bk11: 0a 18988i bk12: 0a 18988i bk13: 0a 18988i bk14: 0a 18988i bk15: 0a 18988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000421 
total_CMD = 18988 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18965 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18988 
n_nop = 18983 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 570, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7027
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7027
icnt_total_pkts_simt_to_mem=1879
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.89277
	minimum = 5
	maximum = 23
Network latency average = 5.89277
	minimum = 5
	maximum = 23
Slowest packet = 6523
Flit latency average = 5.89277
	minimum = 5
	maximum = 23
Slowest flit = 6523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0196648
	minimum = 0.00595829 (at node 5)
	maximum = 0.0380669 (at node 23)
Accepted packet rate average = 0.0196648
	minimum = 0.0081099 (at node 24)
	maximum = 0.0349222 (at node 3)
Injected flit rate average = 0.0196648
	minimum = 0.00595829 (at node 5)
	maximum = 0.0380669 (at node 23)
Accepted flit rate average= 0.0196648
	minimum = 0.0081099 (at node 24)
	maximum = 0.0349222 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.44026 (3 samples)
	minimum = 5 (3 samples)
	maximum = 32.3333 (3 samples)
Network latency average = 7.44026 (3 samples)
	minimum = 5 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 7.44026 (3 samples)
	minimum = 5 (3 samples)
	maximum = 32.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0257436 (3 samples)
	minimum = 0.0083457 (3 samples)
	maximum = 0.0690294 (3 samples)
Accepted packet rate average = 0.0257436 (3 samples)
	minimum = 0.0104141 (3 samples)
	maximum = 0.0423372 (3 samples)
Injected flit rate average = 0.0257436 (3 samples)
	minimum = 0.0083457 (3 samples)
	maximum = 0.0690294 (3 samples)
Accepted flit rate average = 0.0257436 (3 samples)
	minimum = 0.0104141 (3 samples)
	maximum = 0.0423372 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 901478 (inst/sec)
gpgpu_simulation_rate = 3596 (cycle/sec)
gpgpu_silicon_slowdown = 194660x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 2172
gpu_sim_insn = 1114592
gpu_ipc =     513.1639
gpu_tot_sim_cycle = 16558
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     285.0890
gpu_tot_issued_cta = 512
gpu_occupancy = 79.8904% 
gpu_tot_occupancy = 76.0918% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3204
partiton_level_parallism_total  =       0.1555
partiton_level_parallism_util =       1.4840
partiton_level_parallism_util_total  =       1.4816
L2_BW  =      23.0188 GB/Sec
L2_BW_total  =      12.5258 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2407
	L1I_total_cache_miss_rate = 0.0277
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 630, Miss = 193, Miss_rate = 0.306, Pending_hits = 360, Reservation_fails = 0
	L1D_cache_core[1]: Access = 612, Miss = 172, Miss_rate = 0.281, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[2]: Access = 595, Miss = 170, Miss_rate = 0.286, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[3]: Access = 626, Miss = 175, Miss_rate = 0.280, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[4]: Access = 627, Miss = 170, Miss_rate = 0.271, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[5]: Access = 564, Miss = 143, Miss_rate = 0.254, Pending_hits = 418, Reservation_fails = 0
	L1D_cache_core[6]: Access = 568, Miss = 155, Miss_rate = 0.273, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[7]: Access = 570, Miss = 157, Miss_rate = 0.275, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[8]: Access = 568, Miss = 146, Miss_rate = 0.257, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[9]: Access = 560, Miss = 148, Miss_rate = 0.264, Pending_hits = 407, Reservation_fails = 0
	L1D_cache_core[10]: Access = 603, Miss = 175, Miss_rate = 0.290, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[11]: Access = 600, Miss = 162, Miss_rate = 0.270, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[12]: Access = 576, Miss = 152, Miss_rate = 0.264, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[13]: Access = 588, Miss = 153, Miss_rate = 0.260, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[14]: Access = 556, Miss = 145, Miss_rate = 0.261, Pending_hits = 408, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2416
	L1D_total_cache_miss_rate = 0.2732
	L1D_total_cache_pending_hits = 6141
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
375, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 210, 221, 210, 221, 210, 210, 210, 210, 210, 221, 210, 210, 210, 210, 210, 210, 170, 170, 170, 170, 170, 170, 170, 170, 410, 170, 170, 170, 170, 170, 170, 181, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2141
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42891	W0_Idle:61723	W0_Scoreboard:70055	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17128 {8:2141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342560 {40:8564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 267 
max_icnt2mem_latency = 46 
maxmrqlatency = 21 
max_icnt2sh_latency = 44 
averagemflatency = 137 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 9 
mrq_lat_table:28 	2 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8889 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	52 	37 	8 	2478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5729 	2153 	889 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       601         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1510         0         0         0         0         0         0      2250      2118         0         0         0         0         0         0         0 
dram[2]:       331         0         0         0         0      2349         0      3043         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1657         0         0      2376         0         0         0      1547         0         0      2113         0      1643         0 
dram[4]:         0         0      2338         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0       172       172       172       162       258       258       180       163       172       172       172       172         0       172
dram[1]:        172         0       176         0       176       172       175       259       259       172       173       258         0       178         0       172
dram[2]:          0       172         0       259       172       259       172       259       173       177       172       172       177       172       172       172
dram[3]:        172       172       258         0       172       258       172       172       172       260       172       259       258         0       260         0
dram[4]:        172       172       258         0       172       177       174       179       172       172       172       145         0       172       172         0
dram[5]:        172       172       172       172       260       187       172       173       172       175       172       172       173       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21823 n_act=6 n_pre=3 n_ref_event=94358138646096 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002013
n_activity=276 dram_eff=0.1594
bk0: 14a 21750i bk1: 0a 21851i bk2: 0a 21851i bk3: 0a 21852i bk4: 0a 21852i bk5: 0a 21856i bk6: 4a 21837i bk7: 4a 21835i bk8: 0a 21852i bk9: 0a 21853i bk10: 0a 21853i bk11: 0a 21854i bk12: 0a 21854i bk13: 0a 21856i bk14: 0a 21856i bk15: 0a 21857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002013 
total_CMD = 21854 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 21686 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21823 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94358138646096 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000412 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0135444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21830 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00183
n_activity=181 dram_eff=0.221
bk0: 8a 21831i bk1: 0a 21854i bk2: 0a 21855i bk3: 0a 21856i bk4: 0a 21856i bk5: 0a 21856i bk6: 0a 21856i bk7: 4a 21837i bk8: 4a 21835i bk9: 0a 21853i bk10: 0a 21853i bk11: 4a 21834i bk12: 0a 21851i bk13: 0a 21852i bk14: 0a 21852i bk15: 0a 21853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001830 
total_CMD = 21854 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 21751 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21830 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000915 
Either_Row_CoL_Bus_Util = 0.001098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00759586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21830 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00183
n_activity=181 dram_eff=0.221
bk0: 8a 21832i bk1: 0a 21855i bk2: 0a 21855i bk3: 4a 21836i bk4: 0a 21853i bk5: 4a 21834i bk6: 0a 21851i bk7: 4a 21833i bk8: 0a 21852i bk9: 0a 21853i bk10: 0a 21854i bk11: 0a 21855i bk12: 0a 21855i bk13: 0a 21855i bk14: 0a 21855i bk15: 0a 21856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001830 
total_CMD = 21854 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 21751 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21830 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.000915 
Either_Row_CoL_Bus_Util = 0.001098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00773314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21825 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002196
n_activity=201 dram_eff=0.2388
bk0: 0a 21853i bk1: 0a 21855i bk2: 4a 21837i bk3: 0a 21855i bk4: 0a 21856i bk5: 4a 21837i bk6: 0a 21854i bk7: 0a 21854i bk8: 0a 21855i bk9: 4a 21836i bk10: 0a 21854i bk11: 4a 21836i bk12: 4a 21834i bk13: 0a 21851i bk14: 4a 21833i bk15: 0a 21850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031250
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002196 
total_CMD = 21854 
util_bw = 48 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 21721 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21825 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.001098 
Either_Row_CoL_Bus_Util = 0.001327 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.034483 
queue_avg = 0.011073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0110735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21849 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003661
n_activity=40 dram_eff=0.2
bk0: 0a 21854i bk1: 0a 21855i bk2: 4a 21836i bk3: 0a 21853i bk4: 0a 21853i bk5: 0a 21854i bk6: 0a 21854i bk7: 0a 21854i bk8: 0a 21854i bk9: 0a 21854i bk10: 0a 21854i bk11: 0a 21854i bk12: 0a 21854i bk13: 0a 21854i bk14: 0a 21854i bk15: 0a 21854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000366 
total_CMD = 21854 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 21831 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21849 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21854 n_nop=21849 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003661
n_activity=40 dram_eff=0.2
bk0: 0a 21854i bk1: 0a 21855i bk2: 0a 21855i bk3: 0a 21855i bk4: 4a 21836i bk5: 0a 21853i bk6: 0a 21853i bk7: 0a 21853i bk8: 0a 21853i bk9: 0a 21854i bk10: 0a 21854i bk11: 0a 21854i bk12: 0a 21854i bk13: 0a 21854i bk14: 0a 21854i bk15: 0a 21854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000366 
total_CMD = 21854 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 21831 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21854 
n_nop = 21849 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 750, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9259
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0102
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9259
icnt_total_pkts_simt_to_mem=2575
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.17555
	minimum = 5
	maximum = 27
Network latency average = 6.17555
	minimum = 5
	maximum = 27
Slowest packet = 9715
Flit latency average = 6.17555
	minimum = 5
	maximum = 27
Slowest flit = 9715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499284
	minimum = 0.0165746 (at node 1)
	maximum = 0.107735 (at node 15)
Accepted packet rate average = 0.0499284
	minimum = 0.0239411 (at node 16)
	maximum = 0.0773481 (at node 11)
Injected flit rate average = 0.0499284
	minimum = 0.0165746 (at node 1)
	maximum = 0.107735 (at node 15)
Accepted flit rate average= 0.0499284
	minimum = 0.0239411 (at node 16)
	maximum = 0.0773481 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.12408 (4 samples)
	minimum = 5 (4 samples)
	maximum = 31 (4 samples)
Network latency average = 7.12408 (4 samples)
	minimum = 5 (4 samples)
	maximum = 31 (4 samples)
Flit latency average = 7.12408 (4 samples)
	minimum = 5 (4 samples)
	maximum = 31 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0317898 (4 samples)
	minimum = 0.0104029 (4 samples)
	maximum = 0.0787058 (4 samples)
Accepted packet rate average = 0.0317898 (4 samples)
	minimum = 0.0137959 (4 samples)
	maximum = 0.0510899 (4 samples)
Injected flit rate average = 0.0317898 (4 samples)
	minimum = 0.0104029 (4 samples)
	maximum = 0.0787058 (4 samples)
Accepted flit rate average = 0.0317898 (4 samples)
	minimum = 0.0137959 (4 samples)
	maximum = 0.0510899 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2759 (cycle/sec)
gpgpu_silicon_slowdown = 253715x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 8291
gpu_sim_insn = 1252440
gpu_ipc =     151.0602
gpu_tot_sim_cycle = 24849
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     240.3696
gpu_tot_issued_cta = 640
gpu_occupancy = 28.6649% 
gpu_tot_occupancy = 58.4361% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1984
partiton_level_parallism_total  =       0.1698
partiton_level_parallism_util =       1.2122
partiton_level_parallism_util_total  =       1.3635
L2_BW  =      12.5738 GB/Sec
L2_BW_total  =      12.5418 GB/Sec
gpu_total_sim_rate=853277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 892, Miss = 288, Miss_rate = 0.323, Pending_hits = 456, Reservation_fails = 0
	L1D_cache_core[1]: Access = 973, Miss = 297, Miss_rate = 0.305, Pending_hits = 539, Reservation_fails = 0
	L1D_cache_core[2]: Access = 890, Miss = 282, Miss_rate = 0.317, Pending_hits = 481, Reservation_fails = 0
	L1D_cache_core[3]: Access = 951, Miss = 296, Miss_rate = 0.311, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[4]: Access = 955, Miss = 296, Miss_rate = 0.310, Pending_hits = 529, Reservation_fails = 0
	L1D_cache_core[5]: Access = 844, Miss = 240, Miss_rate = 0.284, Pending_hits = 538, Reservation_fails = 0
	L1D_cache_core[6]: Access = 925, Miss = 303, Miss_rate = 0.328, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[7]: Access = 832, Miss = 253, Miss_rate = 0.304, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[8]: Access = 782, Miss = 229, Miss_rate = 0.293, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[9]: Access = 890, Miss = 273, Miss_rate = 0.307, Pending_hits = 503, Reservation_fails = 0
	L1D_cache_core[10]: Access = 880, Miss = 266, Miss_rate = 0.302, Pending_hits = 527, Reservation_fails = 0
	L1D_cache_core[11]: Access = 883, Miss = 260, Miss_rate = 0.294, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[12]: Access = 803, Miss = 232, Miss_rate = 0.289, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[13]: Access = 943, Miss = 284, Miss_rate = 0.301, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[14]: Access = 761, Miss = 209, Miss_rate = 0.275, Pending_hits = 516, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4008
	L1D_total_cache_miss_rate = 0.3035
	L1D_total_cache_pending_hits = 7677
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111043
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
395, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 208, 301, 250, 261, 250, 261, 250, 250, 250, 250, 250, 261, 427, 250, 250, 250, 250, 250, 270, 270, 270, 270, 270, 270, 270, 270, 510, 270, 270, 270, 447, 270, 270, 281, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3136
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52476	W0_Idle:106251	W0_Scoreboard:164516	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25088 {8:3136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501760 {40:12544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 279 
max_icnt2mem_latency = 46 
maxmrqlatency = 32 
max_icnt2sh_latency = 44 
averagemflatency = 141 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 9 
mrq_lat_table:125 	24 	5 	177 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13304 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	4115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9649 	2753 	991 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       774         0      1588         0      1528         0         0      1510         0         0         0      1466      2013         0         0         0 
dram[1]:      1510         0      2438      2494      2876         0      1619      2250      2118         0         0         0         0      3143         0         0 
dram[2]:       331         0      2015      2526      2118      2349         0      3043      1561         0         0         0         0         0      2040      2354 
dram[3]:         0         0      1657         0      2829      2376         0      4356      1554      1547         0         0      2113      2201      1643      1618 
dram[4]:      2316         0      2338         0         0      2709         0         0         0         0         0         0      3394      3416         0         0 
dram[5]:         0      2222      2504      2419      1590      1568         0         0         0         0         0         0      2072         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/63 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       268       172       258       267       180       176       172       258       258       172       176       259
dram[1]:        172       259       259       268       267       258       259       259       259       173       173       258       258       267       172       173
dram[2]:        172       259       259       267       259       259       175       267       279       177       172       175       177       172       268       258
dram[3]:        172       172       258       172       258       258       175       259       267       260       172       259       272       270       268       267
dram[4]:        258       267       258       172       172       268       174       179       176       259       172       172       258       267       258       172
dram[5]:        172       267       271       267       268       259       258       175       176       261       260       172       258       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32693 n_act=17 n_pre=9 n_ref_event=94358138646096 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004757
n_activity=781 dram_eff=0.1997
bk0: 18a 32665i bk1: 0a 32798i bk2: 12a 32717i bk3: 0a 32795i bk4: 16a 32709i bk5: 0a 32792i bk6: 4a 32774i bk7: 8a 32746i bk8: 0a 32792i bk9: 0a 32796i bk10: 0a 32797i bk11: 4a 32779i bk12: 8a 32773i bk13: 0a 32799i bk14: 0a 32799i bk15: 8a 32778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041237
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004757 
total_CMD = 32797 
util_bw = 156 
Wasted_Col = 258 
Wasted_Row = 89 
Idle = 32294 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32693 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94358138646096 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000793 
CoL_Bus_Util = 0.002378 
Either_Row_CoL_Bus_Util = 0.003171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0294539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32697 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004878
n_activity=723 dram_eff=0.2213
bk0: 8a 32773i bk1: 4a 32781i bk2: 4a 32783i bk3: 8a 32752i bk4: 8a 32744i bk5: 12a 32760i bk6: 4a 32776i bk7: 4a 32775i bk8: 8a 32771i bk9: 0a 32796i bk10: 0a 32797i bk11: 4a 32780i bk12: 4a 32780i bk13: 12a 32717i bk14: 0a 32792i bk15: 0a 32793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054118
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004878 
total_CMD = 32797 
util_bw = 160 
Wasted_Col = 236 
Wasted_Row = 48 
Idle = 32353 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32697 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000610 
CoL_Bus_Util = 0.002439 
Either_Row_CoL_Bus_Util = 0.003049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0246364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32689 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005122
n_activity=808 dram_eff=0.2079
bk0: 8a 32775i bk1: 4a 32779i bk2: 4a 32777i bk3: 12a 32742i bk4: 4a 32775i bk5: 8a 32769i bk6: 0a 32794i bk7: 16a 32686i bk8: 8a 32738i bk9: 0a 32793i bk10: 0a 32795i bk11: 0a 32797i bk12: 0a 32800i bk13: 0a 32803i bk14: 16a 32716i bk15: 4a 32779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018256
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005122 
total_CMD = 32797 
util_bw = 168 
Wasted_Col = 263 
Wasted_Row = 82 
Idle = 32284 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32689 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000732 
CoL_Bus_Util = 0.002561 
Either_Row_CoL_Bus_Util = 0.003293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0307345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32699 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004635
n_activity=709 dram_eff=0.2144
bk0: 0a 32790i bk1: 0a 32794i bk2: 4a 32776i bk3: 0a 32796i bk4: 4a 32781i bk5: 4a 32780i bk6: 0a 32800i bk7: 4a 32782i bk8: 8a 32751i bk9: 4a 32779i bk10: 0a 32799i bk11: 8a 32776i bk12: 12a 32711i bk13: 12a 32738i bk14: 8a 32742i bk15: 8a 32740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091743
Bank_Level_Parallism_Col = 1.058172
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049862 

BW Util details:
bwutil = 0.004635 
total_CMD = 32797 
util_bw = 152 
Wasted_Col = 241 
Wasted_Row = 60 
Idle = 32344 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32699 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000701 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002988 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.010204 
queue_avg = 0.028173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0281733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32735 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002927
n_activity=481 dram_eff=0.1996
bk0: 4a 32777i bk1: 8a 32769i bk2: 4a 32778i bk3: 0a 32796i bk4: 0a 32796i bk5: 8a 32748i bk6: 0a 32794i bk7: 0a 32796i bk8: 0a 32796i bk9: 4a 32778i bk10: 0a 32799i bk11: 0a 32800i bk12: 4a 32782i bk13: 12a 32720i bk14: 4a 32777i bk15: 0a 32795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002927 
total_CMD = 32797 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 32496 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32735 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000427 
CoL_Bus_Util = 0.001464 
Either_Row_CoL_Bus_Util = 0.001890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0190871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32797 n_nop=32712 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004147
n_activity=537 dram_eff=0.2533
bk0: 0a 32801i bk1: 8a 32753i bk2: 16a 32737i bk3: 8a 32748i bk4: 8a 32744i bk5: 8a 32766i bk6: 8a 32764i bk7: 0a 32793i bk8: 0a 32797i bk9: 4a 32776i bk10: 4a 32777i bk11: 0a 32796i bk12: 4a 32779i bk13: 0a 32796i bk14: 0a 32797i bk15: 0a 32798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102857
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004147 
total_CMD = 32797 
util_bw = 136 
Wasted_Col = 179 
Wasted_Row = 48 
Idle = 32434 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32797 
n_nop = 32712 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000518 
CoL_Bus_Util = 0.002073 
Either_Row_CoL_Bus_Util = 0.002592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0250938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 1109, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1260, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 1104, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 1150, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1139, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1142, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1141, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13913
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13913
icnt_total_pkts_simt_to_mem=4220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.48738
	minimum = 5
	maximum = 22
Network latency average = 5.48738
	minimum = 5
	maximum = 22
Slowest packet = 12548
Flit latency average = 5.48738
	minimum = 5
	maximum = 22
Slowest flit = 12548
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0281385
	minimum = 0.00796044 (at node 14)
	maximum = 0.0528284 (at node 17)
Accepted packet rate average = 0.0281385
	minimum = 0.0141117 (at node 25)
	maximum = 0.0466771 (at node 13)
Injected flit rate average = 0.0281385
	minimum = 0.00796044 (at node 14)
	maximum = 0.0528284 (at node 17)
Accepted flit rate average= 0.0281385
	minimum = 0.0141117 (at node 25)
	maximum = 0.0466771 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.79674 (5 samples)
	minimum = 5 (5 samples)
	maximum = 29.2 (5 samples)
Network latency average = 6.79674 (5 samples)
	minimum = 5 (5 samples)
	maximum = 29.2 (5 samples)
Flit latency average = 6.79674 (5 samples)
	minimum = 5 (5 samples)
	maximum = 29.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0310596 (5 samples)
	minimum = 0.00991443 (5 samples)
	maximum = 0.0735303 (5 samples)
Accepted packet rate average = 0.0310596 (5 samples)
	minimum = 0.013859 (5 samples)
	maximum = 0.0502073 (5 samples)
Injected flit rate average = 0.0310596 (5 samples)
	minimum = 0.00991443 (5 samples)
	maximum = 0.0735303 (5 samples)
Accepted flit rate average = 0.0310596 (5 samples)
	minimum = 0.013859 (5 samples)
	maximum = 0.0502073 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 853277 (inst/sec)
gpgpu_simulation_rate = 3549 (cycle/sec)
gpgpu_silicon_slowdown = 197238x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2439
gpu_sim_insn = 1117092
gpu_ipc =     458.0123
gpu_tot_sim_cycle = 27288
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     259.8225
gpu_tot_issued_cta = 768
gpu_occupancy = 70.6013% 
gpu_tot_occupancy = 59.7917% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6494
partiton_level_parallism_total  =       0.2127
partiton_level_parallism_util =       1.6263
partiton_level_parallism_util_total  =       1.4264
L2_BW  =      28.6544 GB/Sec
L2_BW_total  =      13.9819 GB/Sec
gpu_total_sim_rate=886254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 1132, Miss = 403, Miss_rate = 0.356, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1141, Miss = 361, Miss_rate = 0.316, Pending_hits = 635, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1046, Miss = 335, Miss_rate = 0.320, Pending_hits = 577, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1183, Miss = 400, Miss_rate = 0.338, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1191, Miss = 416, Miss_rate = 0.349, Pending_hits = 625, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1040, Miss = 327, Miss_rate = 0.314, Pending_hits = 634, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1181, Miss = 429, Miss_rate = 0.363, Pending_hits = 576, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1028, Miss = 338, Miss_rate = 0.329, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[8]: Access = 974, Miss = 303, Miss_rate = 0.311, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1086, Miss = 350, Miss_rate = 0.322, Pending_hits = 611, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1112, Miss = 374, Miss_rate = 0.336, Pending_hits = 635, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1055, Miss = 336, Miss_rate = 0.318, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1023, Miss = 327, Miss_rate = 0.320, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1175, Miss = 391, Miss_rate = 0.333, Pending_hits = 672, Reservation_fails = 0
	L1D_cache_core[14]: Access = 957, Miss = 285, Miss_rate = 0.298, Pending_hits = 624, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5375
	L1D_total_cache_miss_rate = 0.3293
	L1D_total_cache_pending_hits = 9213
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
449, 284, 262, 273, 262, 262, 284, 273, 284, 262, 273, 273, 273, 273, 262, 355, 315, 326, 304, 315, 304, 315, 315, 304, 315, 315, 481, 304, 315, 304, 304, 304, 324, 324, 324, 324, 335, 335, 324, 324, 575, 324, 346, 335, 501, 324, 324, 335, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3648
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59223	W0_Idle:113406	W0_Scoreboard:177208	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29184 {8:3648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583680 {40:14592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 279 
max_icnt2mem_latency = 66 
maxmrqlatency = 32 
max_icnt2sh_latency = 44 
averagemflatency = 141 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 9 
mrq_lat_table:125 	24 	5 	177 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16424 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	5697 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12148 	3300 	1065 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       774         0      1588         0      1528         0         0      1510         0         0         0      1466      2013         0         0         0 
dram[1]:      1510         0      2438      2494      2876         0      1619      2250      2118         0         0         0         0      3143         0         0 
dram[2]:       331         0      2015      2526      2118      2349         0      3043      1561         0         0         0         0         0      2040      2354 
dram[3]:         0         0      1657         0      2829      2376         0      4356      1554      1547         0         0      2113      2201      1643      1618 
dram[4]:      2316         0      2338         0         0      2709         0         0         0         0         0         0      3394      3416         0         0 
dram[5]:         0      2222      2504      2419      1590      1568         0         0         0         0         0         0      2072         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/63 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       268       172       258       267       195       176       177       258       258       176       176       259
dram[1]:        172       259       259       268       267       258       259       259       259       174       175       258       258       267       172       173
dram[2]:        172       259       259       267       259       259       175       267       279       177       180       175       177       172       268       258
dram[3]:        172       172       258       172       258       258       175       259       267       260       180       259       272       270       268       267
dram[4]:        258       267       258       172       172       268       175       183       180       259       187       176       258       267       258       172
dram[5]:        172       267       271       267       268       259       258       183       181       261       260       175       258       173       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35912 n_act=17 n_pre=9 n_ref_event=94358138646096 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004331
n_activity=781 dram_eff=0.1997
bk0: 18a 35884i bk1: 0a 36017i bk2: 12a 35936i bk3: 0a 36014i bk4: 16a 35928i bk5: 0a 36011i bk6: 4a 35993i bk7: 8a 35965i bk8: 0a 36011i bk9: 0a 36015i bk10: 0a 36016i bk11: 4a 35998i bk12: 8a 35992i bk13: 0a 36018i bk14: 0a 36018i bk15: 8a 35997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041237
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004331 
total_CMD = 36016 
util_bw = 156 
Wasted_Col = 258 
Wasted_Row = 89 
Idle = 35513 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35912 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94358138646096 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000722 
CoL_Bus_Util = 0.002166 
Either_Row_CoL_Bus_Util = 0.002888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0268214
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35916 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004442
n_activity=723 dram_eff=0.2213
bk0: 8a 35992i bk1: 4a 36000i bk2: 4a 36002i bk3: 8a 35971i bk4: 8a 35963i bk5: 12a 35979i bk6: 4a 35995i bk7: 4a 35994i bk8: 8a 35990i bk9: 0a 36015i bk10: 0a 36016i bk11: 4a 35999i bk12: 4a 35999i bk13: 12a 35936i bk14: 0a 36011i bk15: 0a 36012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054118
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004442 
total_CMD = 36016 
util_bw = 160 
Wasted_Col = 236 
Wasted_Row = 48 
Idle = 35572 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35916 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000555 
CoL_Bus_Util = 0.002221 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35908 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004665
n_activity=808 dram_eff=0.2079
bk0: 8a 35994i bk1: 4a 35998i bk2: 4a 35996i bk3: 12a 35961i bk4: 4a 35994i bk5: 8a 35988i bk6: 0a 36013i bk7: 16a 35905i bk8: 8a 35957i bk9: 0a 36012i bk10: 0a 36014i bk11: 0a 36016i bk12: 0a 36019i bk13: 0a 36022i bk14: 16a 35935i bk15: 4a 35998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018256
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004665 
total_CMD = 36016 
util_bw = 168 
Wasted_Col = 263 
Wasted_Row = 82 
Idle = 35503 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35908 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000666 
CoL_Bus_Util = 0.002332 
Either_Row_CoL_Bus_Util = 0.002999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0279876
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35918 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00422
n_activity=709 dram_eff=0.2144
bk0: 0a 36009i bk1: 0a 36013i bk2: 4a 35995i bk3: 0a 36015i bk4: 4a 36000i bk5: 4a 35999i bk6: 0a 36019i bk7: 4a 36001i bk8: 8a 35970i bk9: 4a 35998i bk10: 0a 36018i bk11: 8a 35995i bk12: 12a 35930i bk13: 12a 35957i bk14: 8a 35961i bk15: 8a 35959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091743
Bank_Level_Parallism_Col = 1.058172
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049862 

BW Util details:
bwutil = 0.004220 
total_CMD = 36016 
util_bw = 152 
Wasted_Col = 241 
Wasted_Row = 60 
Idle = 35563 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35918 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000639 
CoL_Bus_Util = 0.002110 
Either_Row_CoL_Bus_Util = 0.002721 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.010204 
queue_avg = 0.025655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0256553
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35954 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002665
n_activity=481 dram_eff=0.1996
bk0: 4a 35996i bk1: 8a 35988i bk2: 4a 35997i bk3: 0a 36015i bk4: 0a 36015i bk5: 8a 35967i bk6: 0a 36013i bk7: 0a 36015i bk8: 0a 36015i bk9: 4a 35997i bk10: 0a 36018i bk11: 0a 36019i bk12: 4a 36001i bk13: 12a 35939i bk14: 4a 35996i bk15: 0a 36014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002665 
total_CMD = 36016 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 35715 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35954 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.001333 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173812
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36016 n_nop=35931 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003776
n_activity=537 dram_eff=0.2533
bk0: 0a 36020i bk1: 8a 35972i bk2: 16a 35956i bk3: 8a 35967i bk4: 8a 35963i bk5: 8a 35985i bk6: 8a 35983i bk7: 0a 36012i bk8: 0a 36016i bk9: 4a 35995i bk10: 4a 35996i bk11: 0a 36015i bk12: 4a 35998i bk13: 0a 36015i bk14: 0a 36016i bk15: 0a 36017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102857
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003776 
total_CMD = 36016 
util_bw = 136 
Wasted_Col = 179 
Wasted_Row = 48 
Idle = 35653 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36016 
n_nop = 35931 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000472 
CoL_Bus_Util = 0.001888 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.022851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 1351, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1493, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 1333, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 1394, Miss = 44, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1376, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1367, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1385, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17033
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17033
icnt_total_pkts_simt_to_mem=5804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.74426
	minimum = 5
	maximum = 28
Network latency average = 5.74426
	minimum = 5
	maximum = 28
Slowest packet = 19326
Flit latency average = 5.74426
	minimum = 5
	maximum = 28
Slowest flit = 19326
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0714318
	minimum = 0.0246002 (at node 2)
	maximum = 0.213202 (at node 15)
Accepted packet rate average = 0.0714318
	minimum = 0.0405904 (at node 22)
	maximum = 0.159082 (at node 15)
Injected flit rate average = 0.0714318
	minimum = 0.0246002 (at node 2)
	maximum = 0.213202 (at node 15)
Accepted flit rate average= 0.0714318
	minimum = 0.0405904 (at node 22)
	maximum = 0.159082 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.62133 (6 samples)
	minimum = 5 (6 samples)
	maximum = 29 (6 samples)
Network latency average = 6.62133 (6 samples)
	minimum = 5 (6 samples)
	maximum = 29 (6 samples)
Flit latency average = 6.62133 (6 samples)
	minimum = 5 (6 samples)
	maximum = 29 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0377883 (6 samples)
	minimum = 0.0123621 (6 samples)
	maximum = 0.0968089 (6 samples)
Accepted packet rate average = 0.0377883 (6 samples)
	minimum = 0.0183143 (6 samples)
	maximum = 0.068353 (6 samples)
Injected flit rate average = 0.0377883 (6 samples)
	minimum = 0.0123621 (6 samples)
	maximum = 0.0968089 (6 samples)
Accepted flit rate average = 0.0377883 (6 samples)
	minimum = 0.0183143 (6 samples)
	maximum = 0.068353 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 886254 (inst/sec)
gpgpu_simulation_rate = 3411 (cycle/sec)
gpgpu_silicon_slowdown = 205218x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 14954
gpu_sim_insn = 1290400
gpu_ipc =      86.2913
gpu_tot_sim_cycle = 42242
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     198.3911
gpu_tot_issued_cta = 896
gpu_occupancy = 21.4961% 
gpu_tot_occupancy = 44.5509% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4900
partiton_level_parallism_total  =       0.3109
partiton_level_parallism_util =       1.3274
partiton_level_parallism_util_total  =       1.3694
L2_BW  =      26.0430 GB/Sec
L2_BW_total  =      18.2516 GB/Sec
gpu_total_sim_rate=761857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 2583, Miss = 1059, Miss_rate = 0.410, Pending_hits = 674, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2149, Miss = 820, Miss_rate = 0.382, Pending_hits = 719, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2153, Miss = 801, Miss_rate = 0.372, Pending_hits = 734, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2309, Miss = 893, Miss_rate = 0.387, Pending_hits = 724, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1981, Miss = 749, Miss_rate = 0.378, Pending_hits = 733, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2084, Miss = 768, Miss_rate = 0.369, Pending_hits = 755, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2185, Miss = 869, Miss_rate = 0.398, Pending_hits = 685, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2361, Miss = 945, Miss_rate = 0.400, Pending_hits = 674, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2223, Miss = 846, Miss_rate = 0.381, Pending_hits = 684, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2294, Miss = 876, Miss_rate = 0.382, Pending_hits = 696, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2066, Miss = 793, Miss_rate = 0.384, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2160, Miss = 824, Miss_rate = 0.381, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1948, Miss = 720, Miss_rate = 0.370, Pending_hits = 720, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2192, Miss = 845, Miss_rate = 0.385, Pending_hits = 771, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1854, Miss = 671, Miss_rate = 0.362, Pending_hits = 709, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12479
	L1D_total_cache_miss_rate = 0.3835
	L1D_total_cache_pending_hits = 10766
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
509, 344, 322, 520, 510, 322, 344, 333, 344, 457, 646, 531, 333, 333, 322, 415, 488, 406, 498, 530, 384, 488, 395, 519, 395, 665, 675, 550, 395, 477, 384, 540, 364, 499, 667, 541, 489, 615, 571, 364, 708, 364, 647, 468, 676, 364, 364, 375, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7001
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70123	W0_Idle:133319	W0_Scoreboard:454746	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 56008 {8:7001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1120160 {40:28004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 341 
max_icnt2mem_latency = 66 
maxmrqlatency = 89 
max_icnt2sh_latency = 44 
averagemflatency = 149 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:821 	309 	73 	340 	1014 	85 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32400 	1659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	13024 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26251 	6444 	1204 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        12        20        12         8        16         0        16         4 
dram[3]:         4        16         4        12        16        12         0         8         8        12        20        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3224      4357      3494      7607      8575         0      3466      3799      6581      3901      8872      2733      2391      3647      3997      6172 
dram[1]:      3278      7452      5473      7939      3632      9804      4037      3562      3973      3681         0      5731      3875      3468      4094      4462 
dram[2]:      5625      2909      5897      8253      7513      6073      3653      3622      3944      5463      3406      3015      3475         0      4344      4809 
dram[3]:      6687      4212      7386      4512      3353      5530      7713      4356      4195      2335      2944      3000      3225      3624      4081      4802 
dram[4]:      3346      2874      8425      5323      3400      3414      3910      3072      6424      6503      4470      1388      4126      4181      4427      5289 
dram[5]:      2942      4996      4500      2999      8337      4989         0      1440      6214      4476      4825      1942      3477      3463      4094      4139 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  7.200000  6.000000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  6.166667  4.000000  5.333333  8.000000 10.000000  8.800000 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  8.000000 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/350 = 7.562857
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       276       270       268       280       259       297       277       320       284       267       274       271       278       268       268
dram[1]:        277       270       272       278       280       268       288       288       269       277       258       271       270       267       267       267
dram[2]:        271       274       273       277       268       278       285       293       279       275       292       296       291       263       276       268
dram[3]:        271       272       268       268       277       285       259       281       315       301       292       311       272       270       272       268
dram[4]:        270       290       289       281       294       284       304       341       268       271       267       281       275       269       299       269
dram[5]:        270       274       272       269       268       269       270       272       268       268       269       268       272       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55217 n_act=69 n_pre=53 n_ref_event=94358138646096 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01499
n_activity=3076 dram_eff=0.2718
bk0: 50a 55478i bk1: 24a 55631i bk2: 36a 55540i bk3: 16a 55685i bk4: 32a 55524i bk5: 4a 55736i bk6: 36a 55556i bk7: 36a 55521i bk8: 28a 55546i bk9: 20a 55604i bk10: 8a 55692i bk11: 20a 55648i bk12: 32a 55588i bk13: 28a 55642i bk14: 28a 55653i bk15: 20a 55698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854067
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239574
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014994 
total_CMD = 55754 
util_bw = 836 
Wasted_Col = 946 
Wasted_Row = 449 
Idle = 53523 

BW Util Bottlenecks: 
RCDc_limit = 716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55217 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 94358138646096 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 418 
Row_Bus_Util =  0.002188 
CoL_Bus_Util = 0.007497 
Either_Row_CoL_Bus_Util = 0.009632 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.005587 
queue_avg = 0.114234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.114234
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55209 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01578
n_activity=3270 dram_eff=0.2691
bk0: 44a 55566i bk1: 40a 55629i bk2: 32a 55566i bk3: 40a 55598i bk4: 56a 55479i bk5: 16a 55674i bk6: 12a 55644i bk7: 24a 55579i bk8: 32a 55587i bk9: 20a 55649i bk10: 16a 55711i bk11: 20a 55658i bk12: 24a 55607i bk13: 32a 55576i bk14: 16a 55690i bk15: 16a 55695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195745
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.061224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015784 
total_CMD = 55754 
util_bw = 880 
Wasted_Col = 902 
Wasted_Row = 422 
Idle = 53550 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55209 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001901 
CoL_Bus_Util = 0.007892 
Either_Row_CoL_Bus_Util = 0.009775 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001835 
queue_avg = 0.092011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0920113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55177 n_act=65 n_pre=49 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01664
n_activity=3079 dram_eff=0.3014
bk0: 36a 55610i bk1: 32a 55584i bk2: 36a 55601i bk3: 28a 55617i bk4: 20a 55685i bk5: 28a 55580i bk6: 24a 55622i bk7: 56a 55435i bk8: 24a 55597i bk9: 24a 55647i bk10: 28a 55585i bk11: 20a 55627i bk12: 32a 55546i bk13: 8a 55732i bk14: 44a 55527i bk15: 24a 55622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872845
Row_Buffer_Locality_read = 0.872845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339915
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.156652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016645 
total_CMD = 55754 
util_bw = 928 
Wasted_Col = 850 
Wasted_Row = 424 
Idle = 53552 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 279 
rwq = 0 
CCDLc_limit_alone = 279 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55177 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 464 
Row_Bus_Util =  0.002045 
CoL_Bus_Util = 0.008322 
Either_Row_CoL_Bus_Util = 0.010349 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001733 
queue_avg = 0.119382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.119382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55145 n_act=73 n_pre=57 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01725
n_activity=3449 dram_eff=0.2789
bk0: 20a 55647i bk1: 44a 55583i bk2: 8a 55704i bk3: 28a 55627i bk4: 44a 55506i bk5: 36a 55518i bk6: 4a 55729i bk7: 32a 55548i bk8: 40a 55502i bk9: 20a 55626i bk10: 44a 55545i bk11: 48a 55508i bk12: 40a 55518i bk13: 32a 55581i bk14: 24a 55569i bk15: 16a 55631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860707
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.336041
Bank_Level_Parallism_Col = 1.313901
Bank_Level_Parallism_Ready = 1.182952
write_to_read_ratio_blp_rw_average = 0.003924
GrpLevelPara = 1.228139 

BW Util details:
bwutil = 0.017254 
total_CMD = 55754 
util_bw = 962 
Wasted_Col = 965 
Wasted_Row = 494 
Idle = 53333 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55145 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 481 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.008627 
Either_Row_CoL_Bus_Util = 0.010923 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003284 
queue_avg = 0.130053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.130053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55186 n_act=66 n_pre=50 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01636
n_activity=2815 dram_eff=0.324
bk0: 36a 55610i bk1: 40a 55555i bk2: 24a 55639i bk3: 36a 55580i bk4: 12a 55643i bk5: 44a 55430i bk6: 40a 55491i bk7: 52a 55344i bk8: 12a 55685i bk9: 28a 55609i bk10: 8a 55700i bk11: 8a 55679i bk12: 28a 55600i bk13: 48a 55501i bk14: 24a 55597i bk15: 16a 55673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592952
Bank_Level_Parallism_Col = 1.544051
Bank_Level_Parallism_Ready = 1.312227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392283 

BW Util details:
bwutil = 0.016358 
total_CMD = 55754 
util_bw = 912 
Wasted_Col = 756 
Wasted_Row = 354 
Idle = 53732 

BW Util Bottlenecks: 
RCDc_limit = 571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55186 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 456 
Row_Bus_Util =  0.002081 
CoL_Bus_Util = 0.008179 
Either_Row_CoL_Bus_Util = 0.010188 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.007042 
queue_avg = 0.145496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.145496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55754 n_nop=55264 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01392
n_activity=2868 dram_eff=0.2706
bk0: 32a 55599i bk1: 36a 55536i bk2: 44a 55569i bk3: 44a 55518i bk4: 20a 55646i bk5: 24a 55613i bk6: 20a 55677i bk7: 12a 55664i bk8: 16a 55668i bk9: 20a 55634i bk10: 20a 55639i bk11: 20a 55662i bk12: 12a 55703i bk13: 32a 55627i bk14: 16a 55695i bk15: 20a 55670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175466
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.018041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013918 
total_CMD = 55754 
util_bw = 776 
Wasted_Col = 848 
Wasted_Row = 387 
Idle = 53743 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55754 
n_nop = 55264 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.006959 
Either_Row_CoL_Bus_Util = 0.008789 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004082 
queue_avg = 0.083653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0836532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3366, Miss = 250, Miss_rate = 0.074, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 2873, Miss = 168, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3029, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 2727, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2967, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 2853, Miss = 220, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2813, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2853, Miss = 257, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2757, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2789, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2639, Miss = 180, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2753, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34419
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0770
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28004
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34419
icnt_total_pkts_simt_to_mem=13131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.38126
	minimum = 5
	maximum = 23
Network latency average = 5.38126
	minimum = 5
	maximum = 23
Slowest packet = 27702
Flit latency average = 5.38126
	minimum = 5
	maximum = 23
Slowest flit = 27702
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0612075
	minimum = 0.0230039 (at node 4)
	maximum = 0.102715 (at node 17)
Accepted packet rate average = 0.0612075
	minimum = 0.0390531 (at node 18)
	maximum = 0.106995 (at node 0)
Injected flit rate average = 0.0612075
	minimum = 0.0230039 (at node 4)
	maximum = 0.102715 (at node 17)
Accepted flit rate average= 0.0612075
	minimum = 0.0390531 (at node 18)
	maximum = 0.106995 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.44418 (7 samples)
	minimum = 5 (7 samples)
	maximum = 28.1429 (7 samples)
Network latency average = 6.44418 (7 samples)
	minimum = 5 (7 samples)
	maximum = 28.1429 (7 samples)
Flit latency average = 6.44418 (7 samples)
	minimum = 5 (7 samples)
	maximum = 28.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0411339 (7 samples)
	minimum = 0.0138823 (7 samples)
	maximum = 0.0976527 (7 samples)
Accepted packet rate average = 0.0411339 (7 samples)
	minimum = 0.021277 (7 samples)
	maximum = 0.0738733 (7 samples)
Injected flit rate average = 0.0411339 (7 samples)
	minimum = 0.0138823 (7 samples)
	maximum = 0.0976527 (7 samples)
Accepted flit rate average = 0.0411339 (7 samples)
	minimum = 0.021277 (7 samples)
	maximum = 0.0738733 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 761857 (inst/sec)
gpgpu_simulation_rate = 3840 (cycle/sec)
gpgpu_silicon_slowdown = 182291x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2914
gpu_sim_insn = 1132352
gpu_ipc =     388.5902
gpu_tot_sim_cycle = 45156
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     210.6650
gpu_tot_issued_cta = 1024
gpu_occupancy = 73.1379% 
gpu_tot_occupancy = 46.8112% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8147
partiton_level_parallism_total  =       0.4079
partiton_level_parallism_util =       2.7949
partiton_level_parallism_util_total  =       1.6043
L2_BW  =      52.4563 GB/Sec
L2_BW_total  =      20.4589 GB/Sec
gpu_total_sim_rate=792732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 3031, Miss = 1381, Miss_rate = 0.456, Pending_hits = 770, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2633, Miss = 1162, Miss_rate = 0.441, Pending_hits = 827, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2601, Miss = 1105, Miss_rate = 0.425, Pending_hits = 842, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2773, Miss = 1215, Miss_rate = 0.438, Pending_hits = 832, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2477, Miss = 1101, Miss_rate = 0.444, Pending_hits = 841, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2564, Miss = 1105, Miss_rate = 0.431, Pending_hits = 863, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2629, Miss = 1185, Miss_rate = 0.451, Pending_hits = 781, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1262, Miss_rate = 0.450, Pending_hits = 770, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2703, Miss = 1182, Miss_rate = 0.437, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2706, Miss = 1160, Miss_rate = 0.429, Pending_hits = 792, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2546, Miss = 1130, Miss_rate = 0.444, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2616, Miss = 1137, Miss_rate = 0.435, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2408, Miss = 1052, Miss_rate = 0.437, Pending_hits = 816, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2576, Miss = 1119, Miss_rate = 0.434, Pending_hits = 855, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2298, Miss = 974, Miss_rate = 0.424, Pending_hits = 817, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17270
	L1D_total_cache_miss_rate = 0.4387
	L1D_total_cache_pending_hits = 12302
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204940
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
574, 420, 398, 585, 586, 409, 409, 398, 431, 522, 711, 596, 420, 420, 387, 502, 575, 482, 574, 606, 471, 564, 471, 573, 482, 752, 762, 604, 471, 553, 460, 627, 411, 535, 714, 588, 547, 673, 618, 411, 755, 411, 694, 515, 723, 400, 411, 433, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7513
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77782	W0_Idle:147117	W0_Scoreboard:468267	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60104 {8:7513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1202080 {40:30052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 479 
max_icnt2mem_latency = 339 
maxmrqlatency = 89 
max_icnt2sh_latency = 52 
averagemflatency = 155 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:822 	309 	73 	340 	1014 	85 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38513 	2370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	16806 	826 	442 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30700 	7857 	1595 	731 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        16         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        12        20        12         8        16         0        16         4 
dram[3]:         4        16         4        12        16        12         0         8         8        12        20        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3224      4357      3494      7607      8575         0      3466      3799      6581      3901      8872      2733      2391      3647      3997      6172 
dram[1]:      3278      7452      5473      7939      3632      9804      4037      3562      3973      3681         0      5731      3875      3468      4094      4462 
dram[2]:      5625      2909      5897      8253      7513      6073      3653      3622      3944      5463      3406      3015      3475         0      4344      4809 
dram[3]:      6687      4212      7386      4512      3353      5530      7713      4356      4195      2335      2944      3000      3225      3624      4081      4802 
dram[4]:      3346      2874      8425      5323      3400      3414      3910      3072      6424      6503      4470      1388      4126      4181      4427      5289 
dram[5]:      2942      4996      4500      2999      8337      4989         0      1440      6214      4476      4825      1942      3477      3463      4094      4139 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  5.666667  5.333333       inf  7.200000  6.000000  7.000000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  6.000000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  6.166667  4.000000  5.333333  8.000000 10.000000  8.800000 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  7.428571  6.000000  9.333333  4.000000  4.000000  7.000000  8.000000 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2648/351 = 7.544159
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       276       270       268       382       259       351       277       479       435       417       346       271       278       268       268
dram[1]:        277       270       272       278       280       268       350       288       437       435       451       404       270       267       267       267
dram[2]:        271       274       273       277       270       278       285       293       441       454       292       469       291       263       276       268
dram[3]:        271       272       268       268       277       285       259       281       448       451       358       370       272       270       272       268
dram[4]:        270       290       289       281       294       284       309       341       473       432       338       281       275       269       299       269
dram[5]:        270       274       272       269       268       309       433       285       472       471       339       281       272       268       267       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=59060 n_act=70 n_pre=54 n_ref_event=94358138646096 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01406
n_activity=3128 dram_eff=0.2679
bk0: 50a 59325i bk1: 24a 59478i bk2: 36a 59387i bk3: 16a 59512i bk4: 32a 59369i bk5: 4a 59581i bk6: 36a 59401i bk7: 36a 59366i bk8: 28a 59391i bk9: 20a 59450i bk10: 8a 59538i bk11: 20a 59494i bk12: 32a 59434i bk13: 28a 59488i bk14: 28a 59499i bk15: 20a 59545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852029
Row_Buffer_Locality_read = 0.854067
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.237374
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.071259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014060 
total_CMD = 59600 
util_bw = 838 
Wasted_Col = 953 
Wasted_Row = 461 
Idle = 57348 

BW Util Bottlenecks: 
RCDc_limit = 716 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 59060 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 70 
n_pre = 54 
n_ref = 94358138646096 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 419 
Row_Bus_Util =  0.002081 
CoL_Bus_Util = 0.007030 
Either_Row_CoL_Bus_Util = 0.009060 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.005556 
queue_avg = 0.106862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.106862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=59055 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01477
n_activity=3270 dram_eff=0.2691
bk0: 44a 59412i bk1: 40a 59475i bk2: 32a 59412i bk3: 40a 59444i bk4: 56a 59325i bk5: 16a 59520i bk6: 12a 59490i bk7: 24a 59425i bk8: 32a 59433i bk9: 20a 59495i bk10: 16a 59557i bk11: 20a 59504i bk12: 24a 59453i bk13: 32a 59422i bk14: 16a 59536i bk15: 16a 59541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195745
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.061224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014765 
total_CMD = 59600 
util_bw = 880 
Wasted_Col = 902 
Wasted_Row = 422 
Idle = 57396 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 59055 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001779 
CoL_Bus_Util = 0.007383 
Either_Row_CoL_Bus_Util = 0.009144 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001835 
queue_avg = 0.086074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0860738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=59023 n_act=65 n_pre=49 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01557
n_activity=3079 dram_eff=0.3014
bk0: 36a 59456i bk1: 32a 59430i bk2: 36a 59447i bk3: 28a 59463i bk4: 20a 59531i bk5: 28a 59426i bk6: 24a 59468i bk7: 56a 59281i bk8: 24a 59443i bk9: 24a 59493i bk10: 28a 59431i bk11: 20a 59473i bk12: 32a 59392i bk13: 8a 59578i bk14: 44a 59373i bk15: 24a 59468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872845
Row_Buffer_Locality_read = 0.872845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339915
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.156652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015570 
total_CMD = 59600 
util_bw = 928 
Wasted_Col = 850 
Wasted_Row = 424 
Idle = 57398 

BW Util Bottlenecks: 
RCDc_limit = 648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 279 
rwq = 0 
CCDLc_limit_alone = 279 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 59023 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 464 
Row_Bus_Util =  0.001913 
CoL_Bus_Util = 0.007785 
Either_Row_CoL_Bus_Util = 0.009681 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.001733 
queue_avg = 0.111678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.111678
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=58991 n_act=73 n_pre=57 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01614
n_activity=3449 dram_eff=0.2789
bk0: 20a 59493i bk1: 44a 59429i bk2: 8a 59550i bk3: 28a 59473i bk4: 44a 59352i bk5: 36a 59364i bk6: 4a 59575i bk7: 32a 59394i bk8: 40a 59348i bk9: 20a 59472i bk10: 44a 59391i bk11: 48a 59354i bk12: 40a 59364i bk13: 32a 59427i bk14: 24a 59415i bk15: 16a 59477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860707
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.336041
Bank_Level_Parallism_Col = 1.313901
Bank_Level_Parallism_Ready = 1.182952
write_to_read_ratio_blp_rw_average = 0.003924
GrpLevelPara = 1.228139 

BW Util details:
bwutil = 0.016141 
total_CMD = 59600 
util_bw = 962 
Wasted_Col = 965 
Wasted_Row = 494 
Idle = 57179 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 58991 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 481 
Row_Bus_Util =  0.002181 
CoL_Bus_Util = 0.008070 
Either_Row_CoL_Bus_Util = 0.010218 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003284 
queue_avg = 0.121661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.121661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=59032 n_act=66 n_pre=50 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0153
n_activity=2815 dram_eff=0.324
bk0: 36a 59456i bk1: 40a 59401i bk2: 24a 59485i bk3: 36a 59426i bk4: 12a 59489i bk5: 44a 59276i bk6: 40a 59337i bk7: 52a 59190i bk8: 12a 59531i bk9: 28a 59455i bk10: 8a 59546i bk11: 8a 59525i bk12: 28a 59446i bk13: 48a 59347i bk14: 24a 59443i bk15: 16a 59519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592952
Bank_Level_Parallism_Col = 1.544051
Bank_Level_Parallism_Ready = 1.312227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392283 

BW Util details:
bwutil = 0.015302 
total_CMD = 59600 
util_bw = 912 
Wasted_Col = 756 
Wasted_Row = 354 
Idle = 57578 

BW Util Bottlenecks: 
RCDc_limit = 571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 59032 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 456 
Row_Bus_Util =  0.001946 
CoL_Bus_Util = 0.007651 
Either_Row_CoL_Bus_Util = 0.009530 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.007042 
queue_avg = 0.136107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.136107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59600 n_nop=59110 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01302
n_activity=2868 dram_eff=0.2706
bk0: 32a 59445i bk1: 36a 59382i bk2: 44a 59415i bk3: 44a 59364i bk4: 20a 59492i bk5: 24a 59459i bk6: 20a 59523i bk7: 12a 59510i bk8: 16a 59514i bk9: 20a 59480i bk10: 20a 59485i bk11: 20a 59508i bk12: 12a 59549i bk13: 32a 59473i bk14: 16a 59541i bk15: 20a 59516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175466
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.018041
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013020 
total_CMD = 59600 
util_bw = 776 
Wasted_Col = 848 
Wasted_Row = 387 
Idle = 57589 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 297 
rwq = 0 
CCDLc_limit_alone = 297 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59600 
n_nop = 59110 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001745 
CoL_Bus_Util = 0.006510 
Either_Row_CoL_Bus_Util = 0.008221 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.004082 
queue_avg = 0.078255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.078255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5021, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 3359, Miss = 172, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3506, Miss = 232, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 3185, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3461, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 3306, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3279, Miss = 224, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3322, Miss = 259, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3210, Miss = 184, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3275, Miss = 272, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3108, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3211, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41243
L2_total_cache_misses = 2655
L2_total_cache_miss_rate = 0.0644
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 535
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30052
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=41243
icnt_total_pkts_simt_to_mem=18419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5267
	minimum = 5
	maximum = 301
Network latency average = 21.5006
	minimum = 5
	maximum = 301
Slowest packet = 50269
Flit latency average = 21.5006
	minimum = 5
	maximum = 301
Slowest flit = 50269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.153944
	minimum = 0.102951 (at node 13)
	maximum = 0.567948 (at node 15)
Accepted packet rate average = 0.153944
	minimum = 0.112217 (at node 20)
	maximum = 0.522649 (at node 15)
Injected flit rate average = 0.153944
	minimum = 0.102951 (at node 13)
	maximum = 0.567948 (at node 15)
Accepted flit rate average= 0.153944
	minimum = 0.112217 (at node 20)
	maximum = 0.522649 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.32949 (8 samples)
	minimum = 5 (8 samples)
	maximum = 62.25 (8 samples)
Network latency average = 8.32623 (8 samples)
	minimum = 5 (8 samples)
	maximum = 62.25 (8 samples)
Flit latency average = 8.32623 (8 samples)
	minimum = 5 (8 samples)
	maximum = 62.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0552351 (8 samples)
	minimum = 0.0250159 (8 samples)
	maximum = 0.15644 (8 samples)
Accepted packet rate average = 0.0552351 (8 samples)
	minimum = 0.0326444 (8 samples)
	maximum = 0.12997 (8 samples)
Injected flit rate average = 0.0552351 (8 samples)
	minimum = 0.0250159 (8 samples)
	maximum = 0.15644 (8 samples)
Accepted flit rate average = 0.0552351 (8 samples)
	minimum = 0.0326444 (8 samples)
	maximum = 0.12997 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 792732 (inst/sec)
gpgpu_simulation_rate = 3763 (cycle/sec)
gpgpu_silicon_slowdown = 186021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 27518
gpu_sim_insn = 1510919
gpu_ipc =      54.9066
gpu_tot_sim_cycle = 72674
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     151.6871
gpu_tot_issued_cta = 1152
gpu_occupancy = 42.7863% 
gpu_tot_occupancy = 45.1538% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4675
partiton_level_parallism =       1.7235
partiton_level_parallism_total  =       0.9060
partiton_level_parallism_util =       2.2699
partiton_level_parallism_util_total  =       2.0339
L2_BW  =      99.4903 GB/Sec
L2_BW_total  =      50.3841 GB/Sec
gpu_total_sim_rate=612428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 8138, Miss = 4413, Miss_rate = 0.542, Pending_hits = 1085, Reservation_fails = 399
	L1D_cache_core[1]: Access = 7054, Miss = 3720, Miss_rate = 0.527, Pending_hits = 1062, Reservation_fails = 44
	L1D_cache_core[2]: Access = 8518, Miss = 4830, Miss_rate = 0.567, Pending_hits = 1231, Reservation_fails = 606
	L1D_cache_core[3]: Access = 8328, Miss = 4604, Miss_rate = 0.553, Pending_hits = 1168, Reservation_fails = 507
	L1D_cache_core[4]: Access = 7884, Miss = 4216, Miss_rate = 0.535, Pending_hits = 1138, Reservation_fails = 420
	L1D_cache_core[5]: Access = 8197, Miss = 4431, Miss_rate = 0.541, Pending_hits = 1200, Reservation_fails = 340
	L1D_cache_core[6]: Access = 7668, Miss = 4126, Miss_rate = 0.538, Pending_hits = 1072, Reservation_fails = 293
	L1D_cache_core[7]: Access = 7910, Miss = 4218, Miss_rate = 0.533, Pending_hits = 1046, Reservation_fails = 326
	L1D_cache_core[8]: Access = 7717, Miss = 4185, Miss_rate = 0.542, Pending_hits = 1064, Reservation_fails = 380
	L1D_cache_core[9]: Access = 8406, Miss = 4730, Miss_rate = 0.563, Pending_hits = 1167, Reservation_fails = 610
	L1D_cache_core[10]: Access = 7805, Miss = 4245, Miss_rate = 0.544, Pending_hits = 1146, Reservation_fails = 251
	L1D_cache_core[11]: Access = 7345, Miss = 3920, Miss_rate = 0.534, Pending_hits = 1137, Reservation_fails = 277
	L1D_cache_core[12]: Access = 7233, Miss = 3806, Miss_rate = 0.526, Pending_hits = 1102, Reservation_fails = 302
	L1D_cache_core[13]: Access = 7667, Miss = 4127, Miss_rate = 0.538, Pending_hits = 1124, Reservation_fails = 308
	L1D_cache_core[14]: Access = 8030, Miss = 4541, Miss_rate = 0.566, Pending_hits = 1194, Reservation_fails = 574
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 64112
	L1D_total_cache_miss_rate = 0.5438
	L1D_total_cache_pending_hits = 16936
	L1D_total_cache_reservation_fails = 5637
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5637
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
634, 762, 635, 696, 865, 863, 811, 926, 636, 717, 771, 938, 886, 531, 540, 832, 1010, 542, 967, 1094, 1208, 978, 957, 840, 1074, 1166, 1186, 997, 531, 1030, 884, 917, 762, 938, 825, 1033, 721, 1232, 959, 970, 929, 471, 1066, 752, 1273, 782, 888, 607, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 18436
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32445
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 322
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91982	W0_Idle:168395	W0_Scoreboard:938989	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 259560 {8:32445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5191200 {40:129780,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1133 
max_icnt2mem_latency = 339 
maxmrqlatency = 671 
max_icnt2sh_latency = 162 
averagemflatency = 181 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 28 
mrq_lat_table:5014 	2216 	1169 	1131 	4209 	1338 	1100 	649 	156 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	141508 	21000 	594 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	63529 	1348 	615 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51893 	37866 	26049 	24207 	20885 	2205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	137 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        32        40        32        64        36        28        32        28        44        36        32        40        16        32 
dram[1]:        36        48        36        60        32        44        28        48        52        48        52        60        36        44        44        20 
dram[2]:        36        40        48        44        60        60        28        20        20        40        40        40        24        40        40        24 
dram[3]:        36        44        44        68        40        56        40        40        52        40        32        32        28        36        25        24 
dram[4]:        60        40        52        44        32        36        24        24        44        44        32        68        56        36        20        24 
dram[5]:        40        48        52        32        48        36        44        44        44        64        40        32        28        40        32        24 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540      6456      5541      7063      7119      8872      7522      7085      7261      7698      6349 
dram[1]:      7901      7452      7503      7939      5291      9804      6717      3562      7458      7296      7311      7419      5599      5285      7463      7245 
dram[2]:      7043      7695      6026      8253      7513      6073      3653      5905      7447      7156      7500      7700      7001      7003      6903      7026 
dram[3]:      7846      7808      7386      7600      7790      5530      7713      4356      7325      6968      7854      7346      6837      7101      7033      7509 
dram[4]:      7876      7877      8425      8113      8029      5744      5540      6720      7461      7081      7931      3925      5864      6169      4806      7937 
dram[5]:      5141      7827      4500      4183      8337      4989      4511      5239      7120      6053      7550      6649      6879      7147      6430      7372 
average row accesses per activate:
dram[0]: 12.833333 20.000000 10.333333 12.631579  8.055555 12.500000  8.714286  5.609756 12.666667 12.000000 13.600000 13.545455 12.333333 11.083333  8.642858  9.100000 
dram[1]: 14.153846 13.933333 11.500000 16.000000  6.920000  8.875000  5.781250  6.483871 15.200000 15.222222 14.900000 15.300000  9.375000 10.058824 11.416667  7.588235 
dram[2]: 11.250000  9.545455 15.428572 12.250000  9.800000  9.666667  7.178571  7.068965  9.444445 20.000000 12.727273 16.100000 12.333333 20.142857 11.312500  7.857143 
dram[3]: 14.000000 16.916666 12.733334 14.235294  7.666667  9.214286  8.520000  6.575758 13.181818 17.142857 16.000000 12.727273  8.150000 12.533334  5.393939  7.812500 
dram[4]: 17.923077 16.799999 11.368421 15.153846 10.333333  6.923077  9.200000  6.432433 21.142857 18.500000 17.714285 14.181818 14.181818 10.052631  6.840000  6.952381 
dram[5]: 13.466666 15.214286 12.250000 11.210526  9.789474  6.259259  7.923077  6.633333 19.000000 14.750000 15.363636 10.846154 10.000000 11.750000  7.625000  6.318182 
average row locality = 17021/1644 = 10.353406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         3         4         9        16        25         0         0         0         2         0         0         1         3 
dram[1]:         0         2         5         3         7        14        18        16         0         2         0         2         1         1         4         3 
dram[2]:         3         6         1         2         6        10        18        19         2         0         0         1         0         0         1         3 
dram[3]:         0         3         2         4         7         8        17        17         0         0         0         0         4         0         4         0 
dram[4]:         1         0         0         1         6        12        19        22         0         0         0         0         0         1         6         6 
dram[5]:         1         1         5         4         7        11        18        18         0         2         2         0         0         0         6         6 
total dram writes = 438
min_bank_accesses = 0!
chip skew: 81/66 = 1.23
average mf latency per bank:
dram[0]:     106542    none       76083     83071     40645     32641     18053     14030    none      none      none      337175    none      none      122346     85648
dram[1]:     none       96134     43104     78689     29586     17800     16025     19216    none      163134    none      299407    505741    526630     38707     51353
dram[2]:      59262     32937    192663    115399     38386     27447     16627     15059    143649    none      none      587206    none      none      166309     55441
dram[3]:     none       60010     89975     52687     27652     31952     18609     18017    none      none      none      none      117413    none       40459    none  
dram[4]:     177705    none      none      183872     33719     18657     15110     12821    none      none      none      none      none      505017     24722     26806
dram[5]:     203462    186280     42308     45095     31775     19055     16611     15720    none      162348    277588    none      none      none       29313     26761
maximum mf latency per bank:
dram[0]:        490       480       511       595       444       652       569      1133       577       634       538       560       405       488       417       796
dram[1]:        428       434       382       470       461       516       498       685       437       459       451       404       455       415       424       409
dram[2]:        359       499       412       639       498       557       635       678       441       472       404       785       382       505       775       597
dram[3]:        497       472       539       753       476       531       568       736       541       460       574       421       494       434       713       454
dram[4]:        359       372       396       398       408       440       442       484       473       432       371       496       339       801       367       402
dram[5]:        412       416       478       401       465       770       536       609       472       471       566       421       392      1007       744       399
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92617 n_act=271 n_pre=255 n_ref_event=94358138646096 n_req=2766 n_rd=2698 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.05834
n_activity=13669 dram_eff=0.4094
bk0: 230a 94695i bk1: 180a 95219i bk2: 152a 94893i bk3: 236a 94486i bk4: 140a 94982i bk5: 216a 93922i bk6: 172a 94367i bk7: 204a 93032i bk8: 152a 94848i bk9: 156a 94954i bk10: 136a 95077i bk11: 148a 94919i bk12: 148a 95154i bk13: 132a 95314i bk14: 120a 95359i bk15: 176a 94435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904917
Row_Buffer_Locality_read = 0.920311
Row_Buffer_Locality_write = 0.294118
Bank_Level_Parallism = 2.094429
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.620469
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058338 
total_CMD = 95923 
util_bw = 5596 
Wasted_Col = 3560 
Wasted_Row = 1461 
Idle = 85306 

BW Util Bottlenecks: 
RCDc_limit = 1889 
RCDWRc_limit = 203 
WTRc_limit = 222 
RTWc_limit = 749 
CCDLc_limit = 1493 
rwq = 0 
CCDLc_limit_alone = 1342 
WTRc_limit_alone = 210 
RTWc_limit_alone = 610 

Commands details: 
total_CMD = 95923 
n_nop = 92617 
Read = 2698 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 271 
n_pre = 255 
n_ref = 94358138646096 
n_req = 2766 
total_req = 2798 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 2798 
Row_Bus_Util =  0.005484 
CoL_Bus_Util = 0.029169 
Either_Row_CoL_Bus_Util = 0.034465 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.005445 
queue_avg = 1.124569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92517 n_act=284 n_pre=268 n_ref_event=0 n_req=2836 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.05986
n_activity=14279 dram_eff=0.4021
bk0: 184a 94998i bk1: 204a 94663i bk2: 248a 94491i bk3: 236a 94474i bk4: 164a 94248i bk5: 200a 93995i bk6: 168a 93851i bk7: 184a 93638i bk8: 152a 95005i bk9: 136a 95126i bk10: 148a 95090i bk11: 152a 95228i bk12: 148a 94864i bk13: 168a 94814i bk14: 132a 95117i bk15: 124a 94998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901975
Row_Buffer_Locality_read = 0.922853
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.109806
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059861 
total_CMD = 95923 
util_bw = 5742 
Wasted_Col = 3601 
Wasted_Row = 1692 
Idle = 84888 

BW Util Bottlenecks: 
RCDc_limit = 1808 
RCDWRc_limit = 283 
WTRc_limit = 186 
RTWc_limit = 976 
CCDLc_limit = 1429 
rwq = 0 
CCDLc_limit_alone = 1292 
WTRc_limit_alone = 183 
RTWc_limit_alone = 842 

Commands details: 
total_CMD = 95923 
n_nop = 92517 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 2836 
total_req = 2871 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2871 
Row_Bus_Util =  0.005755 
CoL_Bus_Util = 0.029930 
Either_Row_CoL_Bus_Util = 0.035508 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.004991 
queue_avg = 0.932561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92533 n_act=272 n_pre=256 n_ref_event=0 n_req=2846 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.06007
n_activity=13850 dram_eff=0.416
bk0: 176a 95083i bk1: 204a 94668i bk2: 212a 94745i bk3: 240a 94137i bk4: 188a 94636i bk5: 220a 93959i bk6: 184a 93345i bk7: 184a 93318i bk8: 84a 95105i bk9: 140a 95033i bk10: 140a 95041i bk11: 160a 94799i bk12: 148a 95194i bk13: 140a 95152i bk14: 180a 94593i bk15: 160a 94757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906536
Row_Buffer_Locality_read = 0.924638
Row_Buffer_Locality_write = 0.325581
Bank_Level_Parallism = 2.238131
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.664360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060069 
total_CMD = 95923 
util_bw = 5762 
Wasted_Col = 3544 
Wasted_Row = 1577 
Idle = 85040 

BW Util Bottlenecks: 
RCDc_limit = 1799 
RCDWRc_limit = 246 
WTRc_limit = 227 
RTWc_limit = 989 
CCDLc_limit = 1505 
rwq = 0 
CCDLc_limit_alone = 1352 
WTRc_limit_alone = 212 
RTWc_limit_alone = 851 

Commands details: 
total_CMD = 95923 
n_nop = 92533 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 272 
n_pre = 256 
n_ref = 0 
n_req = 2846 
total_req = 2881 

Dual Bus Interface Util: 
issued_total_row = 528 
issued_total_col = 2881 
Row_Bus_Util =  0.005504 
CoL_Bus_Util = 0.030035 
Either_Row_CoL_Bus_Util = 0.035341 
Issued_on_Two_Bus_Simul_Util = 0.000198 
issued_two_Eff = 0.005605 
queue_avg = 1.129229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92457 n_act=294 n_pre=278 n_ref_event=0 n_req=2881 n_rd=2796 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.06086
n_activity=14740 dram_eff=0.3961
bk0: 152a 94961i bk1: 200a 94877i bk2: 188a 94752i bk3: 236a 93981i bk4: 176a 94298i bk5: 244a 93841i bk6: 196a 93877i bk7: 200a 93230i bk8: 144a 95102i bk9: 120a 94937i bk10: 160a 94880i bk11: 140a 95088i bk12: 160a 94855i bk13: 188a 95003i bk14: 168a 94067i bk15: 124a 95019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900035
Row_Buffer_Locality_read = 0.917740
Row_Buffer_Locality_write = 0.317647
Bank_Level_Parallism = 2.172334
Bank_Level_Parallism_Col = 2.199069
Bank_Level_Parallism_Ready = 1.757070
write_to_read_ratio_blp_rw_average = 0.169249
GrpLevelPara = 1.626449 

BW Util details:
bwutil = 0.060861 
total_CMD = 95923 
util_bw = 5838 
Wasted_Col = 3941 
Wasted_Row = 1811 
Idle = 84333 

BW Util Bottlenecks: 
RCDc_limit = 2064 
RCDWRc_limit = 277 
WTRc_limit = 206 
RTWc_limit = 1033 
CCDLc_limit = 1627 
rwq = 0 
CCDLc_limit_alone = 1418 
WTRc_limit_alone = 198 
RTWc_limit_alone = 832 

Commands details: 
total_CMD = 95923 
n_nop = 92457 
Read = 2796 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 294 
n_pre = 278 
n_ref = 0 
n_req = 2881 
total_req = 2919 

Dual Bus Interface Util: 
issued_total_row = 572 
issued_total_col = 2919 
Row_Bus_Util =  0.005963 
CoL_Bus_Util = 0.030431 
Either_Row_CoL_Bus_Util = 0.036133 
Issued_on_Two_Bus_Simul_Util = 0.000261 
issued_two_Eff = 0.007213 
queue_avg = 1.134879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92506 n_act=276 n_pre=260 n_ref_event=4565658604079112714 n_req=2857 n_rd=2776 n_rd_L2_A=0 n_write=0 n_wr_bk=117 bw_util=0.06032
n_activity=14156 dram_eff=0.4087
bk0: 232a 94949i bk1: 168a 95116i bk2: 212a 94706i bk3: 196a 94880i bk4: 148a 94743i bk5: 168a 94162i bk6: 212a 93972i bk7: 216a 93489i bk8: 148a 95086i bk9: 148a 94960i bk10: 124a 95122i bk11: 156a 94982i bk12: 156a 95267i bk13: 188a 94203i bk14: 164a 94774i bk15: 140a 95048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906545
Row_Buffer_Locality_read = 0.922911
Row_Buffer_Locality_write = 0.345679
Bank_Level_Parallism = 2.048285
Bank_Level_Parallism_Col = 2.044199
Bank_Level_Parallism_Ready = 1.606123
write_to_read_ratio_blp_rw_average = 0.153372
GrpLevelPara = 1.636973 

BW Util details:
bwutil = 0.060319 
total_CMD = 95923 
util_bw = 5786 
Wasted_Col = 3531 
Wasted_Row = 1637 
Idle = 84969 

BW Util Bottlenecks: 
RCDc_limit = 1811 
RCDWRc_limit = 252 
WTRc_limit = 197 
RTWc_limit = 800 
CCDLc_limit = 1538 
rwq = 0 
CCDLc_limit_alone = 1376 
WTRc_limit_alone = 185 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 95923 
n_nop = 92506 
Read = 2776 
Write = 0 
L2_Alloc = 0 
L2_WB = 117 
n_act = 276 
n_pre = 260 
n_ref = 4565658604079112714 
n_req = 2857 
total_req = 2893 

Dual Bus Interface Util: 
issued_total_row = 536 
issued_total_col = 2893 
Row_Bus_Util =  0.005588 
CoL_Bus_Util = 0.030160 
Either_Row_CoL_Bus_Util = 0.035622 
Issued_on_Two_Bus_Simul_Util = 0.000125 
issued_two_Eff = 0.003512 
queue_avg = 0.807387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95923 n_nop=92494 n_act=291 n_pre=275 n_ref_event=0 n_req=2835 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.05999
n_activity=14494 dram_eff=0.397
bk0: 200a 94807i bk1: 212a 94786i bk2: 236a 94153i bk3: 208a 94737i bk4: 180a 94405i bk5: 156a 93707i bk6: 188a 93890i bk7: 180a 93671i bk8: 152a 94844i bk9: 176a 94834i bk10: 168a 94705i bk11: 140a 94902i bk12: 100a 95212i bk13: 140a 94354i bk14: 176a 94101i bk15: 132a 94759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900529
Row_Buffer_Locality_read = 0.920189
Row_Buffer_Locality_write = 0.307692
Bank_Level_Parallism = 2.332598
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.766090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059986 
total_CMD = 95923 
util_bw = 5754 
Wasted_Col = 3743 
Wasted_Row = 1694 
Idle = 84732 

BW Util Bottlenecks: 
RCDc_limit = 1938 
RCDWRc_limit = 294 
WTRc_limit = 255 
RTWc_limit = 1003 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 1343 
WTRc_limit_alone = 244 
RTWc_limit_alone = 829 

Commands details: 
total_CMD = 95923 
n_nop = 92494 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 291 
n_pre = 275 
n_ref = 0 
n_req = 2835 
total_req = 2877 

Dual Bus Interface Util: 
issued_total_row = 566 
issued_total_col = 2877 
Row_Bus_Util =  0.005901 
CoL_Bus_Util = 0.029993 
Either_Row_CoL_Bus_Util = 0.035747 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.004083 
queue_avg = 1.138486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14692, Miss = 1324, Miss_rate = 0.090, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 14163, Miss = 1561, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13788, Miss = 1407, Miss_rate = 0.102, Pending_hits = 16, Reservation_fails = 108
L2_cache_bank[3]: Access = 13728, Miss = 1536, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13338, Miss = 1395, Miss_rate = 0.105, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 13883, Miss = 1546, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13128, Miss = 1494, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13309, Miss = 1562, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 13461, Miss = 1443, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 13541, Miss = 1472, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13287, Miss = 1482, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13147, Miss = 1442, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163465
L2_total_cache_misses = 17664
L2_total_cache_miss_rate = 0.1081
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12418
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 841
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=163465
icnt_total_pkts_simt_to_mem=65845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.653
	minimum = 5
	maximum = 160
Network latency average = 24.9848
	minimum = 5
	maximum = 149
Slowest packet = 70397
Flit latency average = 24.9848
	minimum = 5
	maximum = 149
Slowest flit = 137347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.228333
	minimum = 0.0942292 (at node 1)
	maximum = 0.392616 (at node 16)
Accepted packet rate average = 0.228333
	minimum = 0.138746 (at node 15)
	maximum = 0.363544 (at node 2)
Injected flit rate average = 0.228333
	minimum = 0.0942292 (at node 1)
	maximum = 0.392616 (at node 16)
Accepted flit rate average= 0.228333
	minimum = 0.138746 (at node 15)
	maximum = 0.363544 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2543 (9 samples)
	minimum = 5 (9 samples)
	maximum = 73.1111 (9 samples)
Network latency average = 10.1772 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.8889 (9 samples)
Flit latency average = 10.1772 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.8889 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0744682 (9 samples)
	minimum = 0.0327063 (9 samples)
	maximum = 0.182681 (9 samples)
Accepted packet rate average = 0.0744682 (9 samples)
	minimum = 0.0444335 (9 samples)
	maximum = 0.155923 (9 samples)
Injected flit rate average = 0.0744682 (9 samples)
	minimum = 0.0327063 (9 samples)
	maximum = 0.182681 (9 samples)
Accepted flit rate average = 0.0744682 (9 samples)
	minimum = 0.0444335 (9 samples)
	maximum = 0.155923 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 612428 (inst/sec)
gpgpu_simulation_rate = 4037 (cycle/sec)
gpgpu_silicon_slowdown = 173396x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3852
gpu_sim_insn = 1211812
gpu_ipc =     314.5929
gpu_tot_sim_cycle = 76526
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     159.8871
gpu_tot_issued_cta = 1280
gpu_occupancy = 83.4377% 
gpu_tot_occupancy = 47.3667% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4678
partiton_level_parallism =       2.2409
partiton_level_parallism_total  =       0.9732
partiton_level_parallism_util =       2.9962
partiton_level_parallism_util_total  =       2.1125
L2_BW  =      59.1286 GB/Sec
L2_BW_total  =      50.8243 GB/Sec
gpu_total_sim_rate=611775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 8854, Miss = 4985, Miss_rate = 0.563, Pending_hits = 1193, Reservation_fails = 511
	L1D_cache_core[1]: Access = 7774, Miss = 4296, Miss_rate = 0.553, Pending_hits = 1170, Reservation_fails = 216
	L1D_cache_core[2]: Access = 9154, Miss = 5338, Miss_rate = 0.583, Pending_hits = 1327, Reservation_fails = 641
	L1D_cache_core[3]: Access = 9048, Miss = 5180, Miss_rate = 0.573, Pending_hits = 1276, Reservation_fails = 611
	L1D_cache_core[4]: Access = 8592, Miss = 4780, Miss_rate = 0.556, Pending_hits = 1246, Reservation_fails = 590
	L1D_cache_core[5]: Access = 8829, Miss = 4935, Miss_rate = 0.559, Pending_hits = 1296, Reservation_fails = 426
	L1D_cache_core[6]: Access = 8376, Miss = 4690, Miss_rate = 0.560, Pending_hits = 1180, Reservation_fails = 460
	L1D_cache_core[7]: Access = 8622, Miss = 4786, Miss_rate = 0.555, Pending_hits = 1154, Reservation_fails = 495
	L1D_cache_core[8]: Access = 8357, Miss = 4697, Miss_rate = 0.562, Pending_hits = 1160, Reservation_fails = 451
	L1D_cache_core[9]: Access = 9046, Miss = 5242, Miss_rate = 0.579, Pending_hits = 1263, Reservation_fails = 795
	L1D_cache_core[10]: Access = 8445, Miss = 4757, Miss_rate = 0.563, Pending_hits = 1242, Reservation_fails = 503
	L1D_cache_core[11]: Access = 8057, Miss = 4488, Miss_rate = 0.557, Pending_hits = 1245, Reservation_fails = 277
	L1D_cache_core[12]: Access = 7793, Miss = 4254, Miss_rate = 0.546, Pending_hits = 1186, Reservation_fails = 489
	L1D_cache_core[13]: Access = 8379, Miss = 4695, Miss_rate = 0.560, Pending_hits = 1232, Reservation_fails = 397
	L1D_cache_core[14]: Access = 8742, Miss = 5109, Miss_rate = 0.584, Pending_hits = 1302, Reservation_fails = 731
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 72232
	L1D_total_cache_miss_rate = 0.5640
	L1D_total_cache_pending_hits = 18472
	L1D_total_cache_reservation_fails = 7593
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1956
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5637
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1956
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
721, 849, 722, 783, 952, 950, 898, 1013, 723, 804, 858, 1025, 973, 618, 627, 919, 1097, 629, 1054, 1181, 1295, 1065, 1044, 927, 1161, 1253, 1273, 1084, 618, 1117, 971, 1004, 849, 1025, 912, 1120, 808, 1319, 1046, 1046, 1016, 558, 1153, 839, 1360, 869, 975, 694, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 19118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32957
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1004
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101435	W0_Idle:191235	W0_Scoreboard:959580	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263656 {8:32957,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5273120 {40:131828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1133 
max_icnt2mem_latency = 653 
maxmrqlatency = 671 
max_icnt2sh_latency = 162 
averagemflatency = 186 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 28 
mrq_lat_table:5034 	2218 	1169 	1131 	4224 	1338 	1100 	649 	156 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147340 	24449 	1481 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	65996 	3519 	2998 	1509 	350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57804 	40483 	26664 	24869 	21248 	2205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        32        40        32        64        36        28        32        28        44        36        32        40        16        32 
dram[1]:        36        48        36        60        32        44        28        48        52        48        52        60        36        44        44        20 
dram[2]:        36        40        48        44        60        60        28        20        20        40        40        40        24        40        40        24 
dram[3]:        36        44        44        68        40        56        40        40        52        40        32        32        28        36        25        24 
dram[4]:        60        40        52        44        32        36        24        24        44        44        32        68        56        36        20        24 
dram[5]:        40        48        52        32        48        36        44        44        44        64        40        32        28        40        32        24 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540      6456      5541      7063      7119      8872      7522      7085      7261      7698      6349 
dram[1]:      7901      7452      7503      7939      5291      9804      6717      3562      7458      7296      7311      7419      5599      5285      7463      7245 
dram[2]:      7043      7695      6026      8253      7513      6073      3653      5905      7447      7156      7500      7700      7001      7003      6903      7026 
dram[3]:      7846      7808      7386      7600      7790      5530      7713      4356      7325      6968      7854      7346      6837      7101      7033      7509 
dram[4]:      7876      7877      8425      8113      8029      5744      5540      6720      7461      7081      7931      3925      5864      6169      4806      7937 
dram[5]:      5141      7827      4500      4183      8337      4989      4511      5239      7120      6053      7550      6649      6879      7147      6430      7372 
average row accesses per activate:
dram[0]: 12.210526 20.000000 10.333333 12.631579  8.055555 12.500000  8.714286  5.609756 12.666667 12.000000 13.600000 12.750000 12.333333 11.083333  8.642858  9.100000 
dram[1]: 13.214286 13.933333 11.043478 16.000000  6.920000  8.875000  5.781250  6.483871 15.200000 15.666667 14.900000 14.272727  9.375000 10.058824 11.416667  7.588235 
dram[2]: 10.647058  9.545455 15.428572 12.250000  9.800000  9.666667  7.178571  7.068965  8.900000 20.000000 12.727273 16.100000 12.333333 17.750000 11.312500  7.857143 
dram[3]: 14.000000 16.916666 12.733334 14.235294  7.666667  9.214286  8.520000  6.575758 12.416667 17.142857 16.000000 12.727273  8.150000 12.533334  5.393939  7.812500 
dram[4]: 17.923077 15.454545 11.368421 15.153846 10.333333  6.923077  9.240000  6.432433 21.142857 18.500000 17.714285 14.181818 14.181818 10.052631  6.840000  6.952381 
dram[5]: 13.466666 15.214286 12.250000 11.210526  9.789474  6.259259  7.923077  6.633333 19.000000 13.923077 15.727273 10.846154 10.000000 11.750000  7.625000  6.363636 
average row locality = 17058/1655 = 10.306949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         3         4         9        16        25         0         0         0         2         0         0         1         3 
dram[1]:         1         2         6         3         7        14        18        16         0         2         0         2         1         1         4         3 
dram[2]:         3         6         1         2         6        10        18        19         2         0         0         1         0         1         1         3 
dram[3]:         0         3         2         4         7         8        17        17         0         0         0         0         4         0         4         0 
dram[4]:         1         2         0         1         6        12        21        22         0         0         0         0         0         1         6         6 
dram[5]:         1         1         5         4         7        11        18        18         0         2         2         0         0         0         6         6 
total dram writes = 445
min_bank_accesses = 0!
chip skew: 81/66 = 1.23
average mf latency per bank:
dram[0]:     106542    none       76083     83071     42867     33848     20344     15188    none      none      none      357415    none      none      122346     85648
dram[1]:     183259     96134     35920     78689     31056     18587     18046     21134    none      195789    none      320526    529566    546615     38707     51353
dram[2]:      59262     32937    192663    115399     39950     28675     18030     16480    176169    none      none      630673    none      535098    166309     55441
dram[3]:     none       60010     89975     52687     29142     33371     20185     19736    none      none      none      none      122931    none       40459    none  
dram[4]:     177705     86681    none      183872     35234     19692     15028     14108    none      none      none      none      none      520086     24722     26806
dram[5]:     203462    186280     42308     45095     33155     20155     18299     17399    none      197335    298572    none      none      none       29313     26761
maximum mf latency per bank:
dram[0]:        490       480       511       595       444       652       608      1133       782       710       562       630       520       498       417       796
dram[1]:        428       434       382       470       461       516       498       685       729       708       745       588       455       415       424       409
dram[2]:        359       499       412       639       498       557       635       678       745       788       499       785       382       544       775       597
dram[3]:        497       472       539       753       476       531       568       736       797       796       574       602       494       544       713       454
dram[4]:        359       372       396       398       408       467       442       484       723       684       470       496       388       801       367       402
dram[5]:        412       416       478       401       465       770       536       609       737       737       566       635       442      1007       744       399
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97692 n_act=273 n_pre=257 n_ref_event=94358138646096 n_req=2771 n_rd=2702 n_rd_L2_A=0 n_write=0 n_wr_bk=101 bw_util=0.0555
n_activity=13773 dram_eff=0.407
bk0: 230a 99759i bk1: 180a 100301i bk2: 152a 99976i bk3: 236a 99569i bk4: 140a 100065i bk5: 216a 99005i bk6: 172a 99451i bk7: 204a 98117i bk8: 152a 99933i bk9: 156a 100039i bk10: 136a 100162i bk11: 152a 99974i bk12: 148a 100238i bk13: 132a 100398i bk14: 120a 100443i bk15: 176a 99519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904367
Row_Buffer_Locality_read = 0.920059
Row_Buffer_Locality_write = 0.289855
Bank_Level_Parallism = 2.088724
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.619369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055501 
total_CMD = 101007 
util_bw = 5606 
Wasted_Col = 3582 
Wasted_Row = 1485 
Idle = 90334 

BW Util Bottlenecks: 
RCDc_limit = 1901 
RCDWRc_limit = 210 
WTRc_limit = 222 
RTWc_limit = 749 
CCDLc_limit = 1496 
rwq = 0 
CCDLc_limit_alone = 1345 
WTRc_limit_alone = 210 
RTWc_limit_alone = 610 

Commands details: 
total_CMD = 101007 
n_nop = 97692 
Read = 2702 
Write = 0 
L2_Alloc = 0 
L2_WB = 101 
n_act = 273 
n_pre = 257 
n_ref = 94358138646096 
n_req = 2771 
total_req = 2803 

Dual Bus Interface Util: 
issued_total_row = 530 
issued_total_col = 2803 
Row_Bus_Util =  0.005247 
CoL_Bus_Util = 0.027751 
Either_Row_CoL_Bus_Util = 0.032820 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.005430 
queue_avg = 1.068708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97585 n_act=287 n_pre=271 n_ref_event=0 n_req=2846 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.05705
n_activity=14456 dram_eff=0.3986
bk0: 184a 100062i bk1: 204a 99745i bk2: 248a 99554i bk3: 236a 99555i bk4: 164a 99332i bk5: 200a 99079i bk6: 168a 98936i bk7: 184a 98723i bk8: 152a 100090i bk9: 140a 100206i bk10: 148a 100175i bk11: 156a 100282i bk12: 148a 99948i bk13: 168a 99898i bk14: 132a 100201i bk15: 124a 100082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901265
Row_Buffer_Locality_read = 0.922714
Row_Buffer_Locality_write = 0.244444
Bank_Level_Parallism = 2.101286
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.672765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057046 
total_CMD = 101007 
util_bw = 5762 
Wasted_Col = 3633 
Wasted_Row = 1728 
Idle = 89884 

BW Util Bottlenecks: 
RCDc_limit = 1820 
RCDWRc_limit = 297 
WTRc_limit = 186 
RTWc_limit = 976 
CCDLc_limit = 1435 
rwq = 0 
CCDLc_limit_alone = 1298 
WTRc_limit_alone = 183 
RTWc_limit_alone = 842 

Commands details: 
total_CMD = 101007 
n_nop = 97585 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 287 
n_pre = 271 
n_ref = 0 
n_req = 2846 
total_req = 2881 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 2881 
Row_Bus_Util =  0.005524 
CoL_Bus_Util = 0.028523 
Either_Row_CoL_Bus_Util = 0.033879 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.004968 
queue_avg = 0.886414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.886414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97604 n_act=275 n_pre=259 n_ref_event=0 n_req=2852 n_rd=2764 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.05718
n_activity=14006 dram_eff=0.4124
bk0: 176a 100147i bk1: 204a 99750i bk2: 212a 99828i bk3: 240a 99221i bk4: 188a 99720i bk5: 220a 99043i bk6: 184a 98430i bk7: 184a 98403i bk8: 88a 100159i bk9: 140a 100116i bk10: 140a 100125i bk11: 160a 99883i bk12: 148a 100279i bk13: 140a 100214i bk14: 180a 99676i bk15: 160a 99841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905680
Row_Buffer_Locality_read = 0.924385
Row_Buffer_Locality_write = 0.318182
Bank_Level_Parallism = 2.229198
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.662755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057184 
total_CMD = 101007 
util_bw = 5776 
Wasted_Col = 3574 
Wasted_Row = 1613 
Idle = 90044 

BW Util Bottlenecks: 
RCDc_limit = 1811 
RCDWRc_limit = 260 
WTRc_limit = 227 
RTWc_limit = 989 
CCDLc_limit = 1509 
rwq = 0 
CCDLc_limit_alone = 1356 
WTRc_limit_alone = 212 
RTWc_limit_alone = 851 

Commands details: 
total_CMD = 101007 
n_nop = 97604 
Read = 2764 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 275 
n_pre = 259 
n_ref = 0 
n_req = 2852 
total_req = 2888 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 2888 
Row_Bus_Util =  0.005287 
CoL_Bus_Util = 0.028592 
Either_Row_CoL_Bus_Util = 0.033691 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.005583 
queue_avg = 1.073143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97535 n_act=295 n_pre=279 n_ref_event=0 n_req=2885 n_rd=2800 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.05788
n_activity=14792 dram_eff=0.3952
bk0: 152a 100045i bk1: 200a 99961i bk2: 188a 99837i bk3: 236a 99066i bk4: 176a 99383i bk5: 244a 98926i bk6: 196a 98962i bk7: 200a 98315i bk8: 148a 100156i bk9: 120a 100020i bk10: 160a 99963i bk11: 140a 100171i bk12: 160a 99938i bk13: 188a 100086i bk14: 168a 99150i bk15: 124a 100102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899827
Row_Buffer_Locality_read = 0.917500
Row_Buffer_Locality_write = 0.317647
Bank_Level_Parallism = 2.168815
Bank_Level_Parallism_Col = 2.196347
Bank_Level_Parallism_Ready = 1.756040
write_to_read_ratio_blp_rw_average = 0.168865
GrpLevelPara = 1.625027 

BW Util details:
bwutil = 0.057877 
total_CMD = 101007 
util_bw = 5846 
Wasted_Col = 3956 
Wasted_Row = 1823 
Idle = 89382 

BW Util Bottlenecks: 
RCDc_limit = 2076 
RCDWRc_limit = 277 
WTRc_limit = 206 
RTWc_limit = 1033 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1421 
WTRc_limit_alone = 198 
RTWc_limit_alone = 832 

Commands details: 
total_CMD = 101007 
n_nop = 97535 
Read = 2800 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 295 
n_pre = 279 
n_ref = 0 
n_req = 2885 
total_req = 2923 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 2923 
Row_Bus_Util =  0.005683 
CoL_Bus_Util = 0.028939 
Either_Row_CoL_Bus_Util = 0.034374 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.007200 
queue_avg = 1.078519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97583 n_act=277 n_pre=261 n_ref_event=4565658604079112714 n_req=2860 n_rd=2776 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.05738
n_activity=14236 dram_eff=0.4071
bk0: 232a 100034i bk1: 168a 100178i bk2: 212a 99789i bk3: 196a 99963i bk4: 148a 99826i bk5: 168a 99246i bk6: 212a 99053i bk7: 216a 98573i bk8: 148a 100170i bk9: 148a 100044i bk10: 124a 100206i bk11: 156a 100066i bk12: 156a 100351i bk13: 188a 99287i bk14: 164a 99858i bk15: 140a 100133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906294
Row_Buffer_Locality_read = 0.922911
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 2.045536
Bank_Level_Parallism_Col = 2.042423
Bank_Level_Parallism_Ready = 1.605082
write_to_read_ratio_blp_rw_average = 0.154812
GrpLevelPara = 1.635889 

BW Util details:
bwutil = 0.057382 
total_CMD = 101007 
util_bw = 5796 
Wasted_Col = 3540 
Wasted_Row = 1649 
Idle = 90022 

BW Util Bottlenecks: 
RCDc_limit = 1811 
RCDWRc_limit = 259 
WTRc_limit = 197 
RTWc_limit = 800 
CCDLc_limit = 1540 
rwq = 0 
CCDLc_limit_alone = 1378 
WTRc_limit_alone = 185 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 101007 
n_nop = 97583 
Read = 2776 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 277 
n_pre = 261 
n_ref = 4565658604079112714 
n_req = 2860 
total_req = 2898 

Dual Bus Interface Util: 
issued_total_row = 538 
issued_total_col = 2898 
Row_Bus_Util =  0.005326 
CoL_Bus_Util = 0.028691 
Either_Row_CoL_Bus_Util = 0.033899 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.003505 
queue_avg = 0.766749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101007 n_nop=97567 n_act=292 n_pre=276 n_ref_event=0 n_req=2844 n_rd=2752 n_rd_L2_A=0 n_write=0 n_wr_bk=134 bw_util=0.05714
n_activity=14578 dram_eff=0.3959
bk0: 200a 99891i bk1: 212a 99870i bk2: 236a 99237i bk3: 208a 99821i bk4: 180a 99489i bk5: 156a 98792i bk6: 188a 98975i bk7: 180a 98756i bk8: 152a 99929i bk9: 180a 99888i bk10: 172a 99783i bk11: 140a 99985i bk12: 100a 100295i bk13: 140a 99437i bk14: 176a 99184i bk15: 132a 99843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900492
Row_Buffer_Locality_read = 0.920058
Row_Buffer_Locality_write = 0.315217
Bank_Level_Parallism = 2.327228
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.763712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057145 
total_CMD = 101007 
util_bw = 5772 
Wasted_Col = 3761 
Wasted_Row = 1706 
Idle = 89768 

BW Util Bottlenecks: 
RCDc_limit = 1950 
RCDWRc_limit = 294 
WTRc_limit = 255 
RTWc_limit = 1003 
CCDLc_limit = 1534 
rwq = 0 
CCDLc_limit_alone = 1349 
WTRc_limit_alone = 244 
RTWc_limit_alone = 829 

Commands details: 
total_CMD = 101007 
n_nop = 97567 
Read = 2752 
Write = 0 
L2_Alloc = 0 
L2_WB = 134 
n_act = 292 
n_pre = 276 
n_ref = 0 
n_req = 2844 
total_req = 2886 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 2886 
Row_Bus_Util =  0.005623 
CoL_Bus_Util = 0.028572 
Either_Row_CoL_Bus_Util = 0.034057 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.004070 
queue_avg = 1.081984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17406, Miss = 3394, Miss_rate = 0.195, Pending_hits = 30, Reservation_fails = 249
L2_cache_bank[1]: Access = 14838, Miss = 1624, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14471, Miss = 1467, Miss_rate = 0.101, Pending_hits = 16, Reservation_fails = 108
L2_cache_bank[3]: Access = 14404, Miss = 1587, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14021, Miss = 1451, Miss_rate = 0.103, Pending_hits = 24, Reservation_fails = 179
L2_cache_bank[5]: Access = 14559, Miss = 1626, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13812, Miss = 1545, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13984, Miss = 1617, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14137, Miss = 1495, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14216, Miss = 1535, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13962, Miss = 1538, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13823, Miss = 1502, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 173633
L2_total_cache_misses = 20381
L2_total_cache_miss_rate = 0.1174
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 536
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12446
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3363
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131828
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=173633
icnt_total_pkts_simt_to_mem=74477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.9497
	minimum = 5
	maximum = 544
Network latency average = 57.7328
	minimum = 5
	maximum = 533
Slowest packet = 232938
Flit latency average = 57.7328
	minimum = 5
	maximum = 533
Slowest flit = 233394
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.180762
	minimum = 0.123572 (at node 12)
	maximum = 0.704569 (at node 15)
Accepted packet rate average = 0.180762
	minimum = 0.142523 (at node 16)
	maximum = 0.670301 (at node 15)
Injected flit rate average = 0.180762
	minimum = 0.123572 (at node 12)
	maximum = 0.704569 (at node 15)
Accepted flit rate average= 0.180762
	minimum = 0.142523 (at node 16)
	maximum = 0.670301 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2239 (10 samples)
	minimum = 5 (10 samples)
	maximum = 120.2 (10 samples)
Network latency average = 14.9327 (10 samples)
	minimum = 5 (10 samples)
	maximum = 118 (10 samples)
Flit latency average = 14.9327 (10 samples)
	minimum = 5 (10 samples)
	maximum = 118 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0850976 (10 samples)
	minimum = 0.0417929 (10 samples)
	maximum = 0.23487 (10 samples)
Accepted packet rate average = 0.0850976 (10 samples)
	minimum = 0.0542424 (10 samples)
	maximum = 0.207361 (10 samples)
Injected flit rate average = 0.0850976 (10 samples)
	minimum = 0.0417929 (10 samples)
	maximum = 0.23487 (10 samples)
Accepted flit rate average = 0.0850976 (10 samples)
	minimum = 0.0542424 (10 samples)
	maximum = 0.207361 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 611775 (inst/sec)
gpgpu_simulation_rate = 3826 (cycle/sec)
gpgpu_silicon_slowdown = 182958x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 115059
gpu_sim_insn = 2569542
gpu_ipc =      22.3324
gpu_tot_sim_cycle = 191585
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      77.2767
gpu_tot_issued_cta = 1408
gpu_occupancy = 83.3974% 
gpu_tot_occupancy = 70.0603% 
max_total_param_size = 0
gpu_stall_dramfull = 229618
gpu_stall_icnt2sh    = 374256
partiton_level_parallism =       2.2076
partiton_level_parallism_total  =       1.7146
partiton_level_parallism_util =       2.5311
partiton_level_parallism_util_total  =       2.4223
L2_BW  =     140.8245 GB/Sec
L2_BW_total  =     104.8752 GB/Sec
gpu_total_sim_rate=315001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 30155, Miss = 22989, Miss_rate = 0.762, Pending_hits = 3260, Reservation_fails = 71587
	L1D_cache_core[1]: Access = 29537, Miss = 22567, Miss_rate = 0.764, Pending_hits = 3176, Reservation_fails = 72934
	L1D_cache_core[2]: Access = 30644, Miss = 23583, Miss_rate = 0.770, Pending_hits = 3312, Reservation_fails = 72995
	L1D_cache_core[3]: Access = 29256, Miss = 22216, Miss_rate = 0.759, Pending_hits = 3227, Reservation_fails = 68473
	L1D_cache_core[4]: Access = 28899, Miss = 21920, Miss_rate = 0.759, Pending_hits = 3107, Reservation_fails = 73576
	L1D_cache_core[5]: Access = 29194, Miss = 22053, Miss_rate = 0.755, Pending_hits = 3230, Reservation_fails = 70632
	L1D_cache_core[6]: Access = 29494, Miss = 22519, Miss_rate = 0.764, Pending_hits = 3147, Reservation_fails = 71775
	L1D_cache_core[7]: Access = 25733, Miss = 18987, Miss_rate = 0.738, Pending_hits = 2630, Reservation_fails = 55402
	L1D_cache_core[8]: Access = 29352, Miss = 22467, Miss_rate = 0.765, Pending_hits = 3164, Reservation_fails = 67628
	L1D_cache_core[9]: Access = 27108, Miss = 20317, Miss_rate = 0.749, Pending_hits = 2822, Reservation_fails = 56325
	L1D_cache_core[10]: Access = 25286, Miss = 18656, Miss_rate = 0.738, Pending_hits = 2742, Reservation_fails = 52947
	L1D_cache_core[11]: Access = 26983, Miss = 20451, Miss_rate = 0.758, Pending_hits = 2910, Reservation_fails = 62199
	L1D_cache_core[12]: Access = 28641, Miss = 21841, Miss_rate = 0.763, Pending_hits = 3126, Reservation_fails = 71673
	L1D_cache_core[13]: Access = 29318, Miss = 22348, Miss_rate = 0.762, Pending_hits = 3162, Reservation_fails = 72622
	L1D_cache_core[14]: Access = 29301, Miss = 22488, Miss_rate = 0.767, Pending_hits = 3285, Reservation_fails = 69941
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 325402
	L1D_total_cache_miss_rate = 0.7587
	L1D_total_cache_pending_hits = 46300
	L1D_total_cache_reservation_fails = 1010709
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613741
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 858653
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 149954
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1988
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1374, 1576, 1406, 1606, 1733, 1761, 1595, 1719, 1471, 1467, 1564, 1774, 1616, 1293, 1207, 1572, 1667, 1367, 1686, 1845, 1865, 1855, 1499, 1748, 1898, 1864, 2031, 1738, 1345, 1886, 1655, 1880, 1525, 1699, 1586, 1889, 1545, 2024, 1595, 1700, 1659, 1306, 2006, 1629, 2192, 1490, 1818, 1452, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 1064496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189389
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 883651
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1880665	W0_Idle:220542	W0_Scoreboard:1972008	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515112 {8:189389,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30302240 {40:757556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1586 
max_icnt2mem_latency = 1239 
maxmrqlatency = 826 
max_icnt2sh_latency = 317 
averagemflatency = 375 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 92 
mrq_lat_table:38626 	12158 	8689 	9048 	47554 	16024 	10075 	6213 	2575 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	297011 	390368 	204996 	4252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	144868 	37974 	70192 	64407 	10907 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	77048 	67069 	55711 	72501 	379550 	244337 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	208 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        80       112        72        92        72        64        76        84       120       104        79       152        96        65        88       103 
dram[1]:        80        88        57        82       108        52        48        84       112       112       112       112        84       104        56       101 
dram[2]:        84        88        65        72        60       108        68        40       120       124       112       124        96        76        49        89 
dram[3]:       104        56        61        96        68        64        60        49       124       108       112       128       100       112        76       103 
dram[4]:        88        64        66       103        63        65        60        76       120       112       124       108       100       112        76        63 
dram[5]:        84        76        85        97        64        64        76        68       120       124       108       100       116        96        81       107 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540      6456      5541      9722      9325      8872     14109      9597      9306      7698      6349 
dram[1]:      7901      7452      8588      7939      5743      9804      6717      4247      7458     12264      9939     11653     15303      7518      7696      7245 
dram[2]:      7043      7695      7583      8253      7789      6073      4078      5905     10540     21931      7603      7700      8344      7003      6903      7026 
dram[3]:      7846      7808      7386      7600      8259      5530      7713      9676      7325     10125      7854     10897      9330      8041      7512      7509 
dram[4]:      7876      7877      8425      8113      8029      8517      6693      6720      7461      7695     11919     13194      9112     11095      6335      9835 
dram[5]:      5250      7827      4959      7490      8337      5943      4884      5239     14576      9488      7992     14583      6879     11325      8432      7372 
average row accesses per activate:
dram[0]:  7.383065  7.068826  7.488987  6.988461  6.157706  6.403636  6.003290  5.896755  8.361702  8.992805  9.682432 10.459017  8.588608  8.818182  6.610092  7.150754 
dram[1]:  6.918149  6.972222  8.305264  7.884120  6.693103  6.078853  5.451613  5.672840  8.405405  8.328671 10.721739 10.788618  8.314285  8.597701  6.927778  7.261307 
dram[2]:  6.692307  6.547369  7.013158  7.376518  6.757246  6.354305  5.625767  5.522099  7.635294  9.038217 10.118111  9.413794  8.237838  9.307229  6.995049  7.187793 
dram[3]:  6.578544  6.957237  7.712707  7.583333  6.320463  6.467354  5.901186  5.350932  8.494118  8.631250 10.459184 11.643478  7.764102  7.945273  6.414286  7.549223 
dram[4]:  7.007634  7.153543  7.484979  7.317073  6.397004  6.636029  6.389892  5.506896  8.572289  9.428572 10.483871 11.189474  8.463542  8.562500  6.668103  6.720497 
dram[5]:  7.059055  6.460207  7.125523  7.633803  5.944056  6.423913  5.788991  5.732026  8.327485  9.576923 10.088495  9.442857  8.111765  7.651515  7.482051  6.743961 
average row locality = 151123/20904 = 7.229382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       127       130       120       145       151       158       262       272        77        70        55        33        55        42       115       150 
dram[1]:       120       115       112       122       137       152       237       285        88        59        36        44        58        49       110       132 
dram[2]:       133       128       133       132       172       165       255       260       100        73        38        39        58        69       124       127 
dram[3]:       118       128       114       128       156       154       261       270        78        68        32        35        65        82       118       121 
dram[4]:       140       122       128       117       163       171       265       247        80        70        38        30        59        66       132       118 
dram[5]:       144       131       113       126       163       167       253       268        77        82        38        41        55        71       118       134 
total dram writes = 11679
bank skew: 285/30 = 9.50
chip skew: 2006/1856 = 1.08
average mf latency per bank:
dram[0]:      18736     20802     18628     17993     14557     17035      8697     10799     50804     46532     94329    189163     90581    136291     17167     15257
dram[1]:      21718     25335     21225     24261     18323     20173     10277      9944     37595     56415    161991    150981    102102    121867     18959     18980
dram[2]:      23278     21236     22100     20574     18692     15543     11967     10145     36261     48376    184593    165835    116876     87508     21285     18464
dram[3]:      20448     21858     21412     20344     14608     16452      8456      9266     39506     51509    167901    189461     84661     70820     17145     19175
dram[4]:      20563     15624     22356     15361     16815     11642     10799      7433     46190     34455    185517    140482    108180     56960     18584     11589
dram[5]:      19502     22063     23284     22817     16134     16967     10679      9954     47211     46754    166410    169669    112714     91018     20919     19228
maximum mf latency per bank:
dram[0]:       1149      1341      1496      1264      1147      1242      1184      1308      1257      1337      1213      1449      1237      1293      1546      1186
dram[1]:       1342      1379      1411      1262      1358      1286      1410      1309      1404      1435      1586      1284      1221      1284      1243      1303
dram[2]:       1428      1442      1407      1413      1404      1304      1341      1401      1474      1437      1346      1318      1153      1163      1427      1315
dram[3]:       1436      1217      1246      1559      1444      1446      1211      1301      1217      1310      1242      1324      1290      1260      1180      1260
dram[4]:       1328      1220      1484      1028      1546      1306      1497      1091      1343      1061      1263       995      1326       943      1438       981
dram[5]:       1385      1327      1348      1378      1345      1489      1396      1251      1357      1481      1287      1363      1034      1369      1260      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=220353 n_act=3455 n_pre=3439 n_ref_event=94358138646096 n_req=25017 n_rd=23246 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.2055
n_activity=112818 dram_eff=0.4607
bk0: 1696a 233453i bk1: 1617a 234618i bk2: 1577a 234858i bk3: 1666a 232921i bk4: 1562a 232733i bk5: 1604a 231761i bk6: 1613a 228235i bk7: 1768a 228507i bk8: 1136a 242136i bk9: 1212a 242233i bk10: 1404a 241107i bk11: 1256a 242497i bk12: 1312a 240383i bk13: 1229a 243019i bk14: 1313a 236650i bk15: 1281a 236517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862214
Row_Buffer_Locality_read = 0.896455
Row_Buffer_Locality_write = 0.412761
Bank_Level_Parallism = 2.966501
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.702317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205517 
total_CMD = 252884 
util_bw = 51972 
Wasted_Col = 33749 
Wasted_Row = 12071 
Idle = 155092 

BW Util Bottlenecks: 
RCDc_limit = 17646 
RCDWRc_limit = 3746 
WTRc_limit = 6128 
RTWc_limit = 18391 
CCDLc_limit = 14666 
rwq = 0 
CCDLc_limit_alone = 11793 
WTRc_limit_alone = 5761 
RTWc_limit_alone = 15885 

Commands details: 
total_CMD = 252884 
n_nop = 220353 
Read = 23246 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 3455 
n_pre = 3439 
n_ref = 94358138646096 
n_req = 25017 
total_req = 25986 

Dual Bus Interface Util: 
issued_total_row = 6894 
issued_total_col = 25986 
Row_Bus_Util =  0.027262 
CoL_Bus_Util = 0.102759 
Either_Row_CoL_Bus_Util = 0.128640 
Issued_on_Two_Bus_Simul_Util = 0.001380 
issued_two_Eff = 0.010728 
queue_avg = 4.213647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=220203 n_act=3459 n_pre=3443 n_ref_event=0 n_req=25230 n_rd=23526 n_rd_L2_A=0 n_write=0 n_wr_bk=2632 bw_util=0.2069
n_activity=114922 dram_eff=0.4552
bk0: 1801a 233598i bk1: 1624a 233732i bk2: 1480a 236262i bk3: 1703a 233636i bk4: 1777a 232250i bk5: 1549a 232292i bk6: 1490a 229789i bk7: 1617a 228132i bk8: 1504a 239146i bk9: 1160a 242031i bk10: 1212a 243150i bk11: 1304a 242917i bk12: 1412a 239559i bk13: 1448a 240904i bk14: 1133a 237994i bk15: 1312a 237029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863139
Row_Buffer_Locality_read = 0.896582
Row_Buffer_Locality_write = 0.401408
Bank_Level_Parallism = 2.903498
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.206877 
total_CMD = 252884 
util_bw = 52316 
Wasted_Col = 34013 
Wasted_Row = 13375 
Idle = 153180 

BW Util Bottlenecks: 
RCDc_limit = 18008 
RCDWRc_limit = 3738 
WTRc_limit = 5438 
RTWc_limit = 18933 
CCDLc_limit = 14774 
rwq = 0 
CCDLc_limit_alone = 11841 
WTRc_limit_alone = 5153 
RTWc_limit_alone = 16285 

Commands details: 
total_CMD = 252884 
n_nop = 220203 
Read = 23526 
Write = 0 
L2_Alloc = 0 
L2_WB = 2632 
n_act = 3459 
n_pre = 3443 
n_ref = 0 
n_req = 25230 
total_req = 26158 

Dual Bus Interface Util: 
issued_total_row = 6902 
issued_total_col = 26158 
Row_Bus_Util =  0.027293 
CoL_Bus_Util = 0.103439 
Either_Row_CoL_Bus_Util = 0.129233 
Issued_on_Two_Bus_Simul_Util = 0.001499 
issued_two_Eff = 0.011597 
queue_avg = 4.086997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=218710 n_act=3683 n_pre=3667 n_ref_event=0 n_req=26198 n_rd=24368 n_rd_L2_A=0 n_write=0 n_wr_bk=2842 bw_util=0.2152
n_activity=116489 dram_eff=0.4672
bk0: 1770a 232200i bk1: 1721a 231924i bk2: 1464a 233769i bk3: 1686a 232663i bk4: 1712a 231519i bk5: 1752a 229815i bk6: 1626a 227564i bk7: 1771a 224459i bk8: 1240a 238660i bk9: 1380a 240787i bk10: 1264a 242848i bk11: 1344a 241725i bk12: 1472a 240181i bk13: 1490a 239696i bk14: 1288a 235374i bk15: 1388a 234421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859646
Row_Buffer_Locality_read = 0.893713
Row_Buffer_Locality_write = 0.406011
Bank_Level_Parallism = 3.078110
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.685631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.215197 
total_CMD = 252884 
util_bw = 54420 
Wasted_Col = 35000 
Wasted_Row = 12944 
Idle = 150520 

BW Util Bottlenecks: 
RCDc_limit = 18681 
RCDWRc_limit = 3886 
WTRc_limit = 5920 
RTWc_limit = 22368 
CCDLc_limit = 16119 
rwq = 0 
CCDLc_limit_alone = 12292 
WTRc_limit_alone = 5612 
RTWc_limit_alone = 18849 

Commands details: 
total_CMD = 252884 
n_nop = 218710 
Read = 24368 
Write = 0 
L2_Alloc = 0 
L2_WB = 2842 
n_act = 3683 
n_pre = 3667 
n_ref = 0 
n_req = 26198 
total_req = 27210 

Dual Bus Interface Util: 
issued_total_row = 7350 
issued_total_col = 27210 
Row_Bus_Util =  0.029065 
CoL_Bus_Util = 0.107599 
Either_Row_CoL_Bus_Util = 0.135137 
Issued_on_Two_Bus_Simul_Util = 0.001526 
issued_two_Eff = 0.011295 
queue_avg = 4.681403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=220584 n_act=3447 n_pre=3431 n_ref_event=0 n_req=24796 n_rd=23090 n_rd_L2_A=0 n_write=0 n_wr_bk=2667 bw_util=0.2037
n_activity=113157 dram_eff=0.4552
bk0: 1590a 234668i bk1: 1977a 231343i bk2: 1294a 237040i bk3: 1596a 232502i bk4: 1491a 233161i bk5: 1717a 230603i bk6: 1301a 232909i bk7: 1504a 227573i bk8: 1400a 239915i bk9: 1340a 240450i bk10: 1008a 244881i bk11: 1320a 243361i bk12: 1464a 240496i bk13: 1532a 239262i bk14: 1227a 236996i bk15: 1329a 237681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861228
Row_Buffer_Locality_read = 0.895063
Row_Buffer_Locality_write = 0.403283
Bank_Level_Parallism = 2.930627
Bank_Level_Parallism_Col = 2.788406
Bank_Level_Parallism_Ready = 1.700828
write_to_read_ratio_blp_rw_average = 0.292928
GrpLevelPara = 1.838004 

BW Util details:
bwutil = 0.203706 
total_CMD = 252884 
util_bw = 51514 
Wasted_Col = 34272 
Wasted_Row = 12765 
Idle = 154333 

BW Util Bottlenecks: 
RCDc_limit = 18256 
RCDWRc_limit = 3883 
WTRc_limit = 6189 
RTWc_limit = 19509 
CCDLc_limit = 15217 
rwq = 0 
CCDLc_limit_alone = 12040 
WTRc_limit_alone = 5907 
RTWc_limit_alone = 16614 

Commands details: 
total_CMD = 252884 
n_nop = 220584 
Read = 23090 
Write = 0 
L2_Alloc = 0 
L2_WB = 2667 
n_act = 3447 
n_pre = 3431 
n_ref = 0 
n_req = 24796 
total_req = 25757 

Dual Bus Interface Util: 
issued_total_row = 6878 
issued_total_col = 25757 
Row_Bus_Util =  0.027198 
CoL_Bus_Util = 0.101853 
Either_Row_CoL_Bus_Util = 0.127727 
Issued_on_Two_Bus_Simul_Util = 0.001325 
issued_two_Eff = 0.010372 
queue_avg = 4.061720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=220947 n_act=3355 n_pre=3339 n_ref_event=4565658604079112714 n_req=24644 n_rd=22929 n_rd_L2_A=0 n_write=0 n_wr_bk=2691 bw_util=0.2026
n_activity=111068 dram_eff=0.4613
bk0: 1696a 233858i bk1: 1692a 233601i bk2: 1604a 233301i bk3: 1393a 236749i bk4: 1545a 232894i bk5: 1636a 231561i bk6: 1552a 228408i bk7: 1409a 231120i bk8: 1380a 239610i bk9: 1280a 241118i bk10: 1280a 243112i bk11: 1048a 245135i bk12: 1572a 240087i bk13: 1449a 240162i bk14: 1417a 236755i bk15: 976a 240294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864227
Row_Buffer_Locality_read = 0.896332
Row_Buffer_Locality_write = 0.434985
Bank_Level_Parallism = 2.952147
Bank_Level_Parallism_Col = 2.808621
Bank_Level_Parallism_Ready = 1.704515
write_to_read_ratio_blp_rw_average = 0.285668
GrpLevelPara = 1.853880 

BW Util details:
bwutil = 0.202623 
total_CMD = 252884 
util_bw = 51240 
Wasted_Col = 32775 
Wasted_Row = 12148 
Idle = 156721 

BW Util Bottlenecks: 
RCDc_limit = 17507 
RCDWRc_limit = 3478 
WTRc_limit = 5994 
RTWc_limit = 18438 
CCDLc_limit = 14762 
rwq = 0 
CCDLc_limit_alone = 11731 
WTRc_limit_alone = 5680 
RTWc_limit_alone = 15721 

Commands details: 
total_CMD = 252884 
n_nop = 220947 
Read = 22929 
Write = 0 
L2_Alloc = 0 
L2_WB = 2691 
n_act = 3355 
n_pre = 3339 
n_ref = 4565658604079112714 
n_req = 24644 
total_req = 25620 

Dual Bus Interface Util: 
issued_total_row = 6694 
issued_total_col = 25620 
Row_Bus_Util =  0.026471 
CoL_Bus_Util = 0.101311 
Either_Row_CoL_Bus_Util = 0.126291 
Issued_on_Two_Bus_Simul_Util = 0.001491 
issued_two_Eff = 0.011804 
queue_avg = 3.934468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252884 n_nop=219946 n_act=3549 n_pre=3533 n_ref_event=0 n_req=25238 n_rd=23491 n_rd_L2_A=0 n_write=0 n_wr_bk=2746 bw_util=0.2075
n_activity=115649 dram_eff=0.4537
bk0: 1657a 232779i bk1: 1734a 232418i bk2: 1577a 235316i bk3: 1509a 234588i bk4: 1536a 231834i bk5: 1613a 231752i bk6: 1680a 228264i bk7: 1536a 227366i bk8: 1380a 240249i bk9: 1448a 240997i bk10: 1120a 243212i bk11: 1300a 241938i bk12: 1336a 241573i bk13: 1460a 238962i bk14: 1340a 236870i bk15: 1265a 237124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859735
Row_Buffer_Locality_read = 0.894981
Row_Buffer_Locality_write = 0.385804
Bank_Level_Parallism = 2.961494
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.738530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.207502 
total_CMD = 252884 
util_bw = 52474 
Wasted_Col = 34339 
Wasted_Row = 13395 
Idle = 152676 

BW Util Bottlenecks: 
RCDc_limit = 18241 
RCDWRc_limit = 4047 
WTRc_limit = 6198 
RTWc_limit = 18511 
CCDLc_limit = 15049 
rwq = 0 
CCDLc_limit_alone = 11943 
WTRc_limit_alone = 5883 
RTWc_limit_alone = 15720 

Commands details: 
total_CMD = 252884 
n_nop = 219946 
Read = 23491 
Write = 0 
L2_Alloc = 0 
L2_WB = 2746 
n_act = 3549 
n_pre = 3533 
n_ref = 0 
n_req = 25238 
total_req = 26237 

Dual Bus Interface Util: 
issued_total_row = 7082 
issued_total_col = 26237 
Row_Bus_Util =  0.028005 
CoL_Bus_Util = 0.103751 
Either_Row_CoL_Bus_Util = 0.130249 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.011567 
queue_avg = 4.202615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77256, Miss = 18329, Miss_rate = 0.237, Pending_hits = 66, Reservation_fails = 257
L2_cache_bank[1]: Access = 76183, Miss = 16018, Miss_rate = 0.210, Pending_hits = 20, Reservation_fails = 6
L2_cache_bank[2]: Access = 74465, Miss = 16423, Miss_rate = 0.221, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[3]: Access = 75551, Miss = 15761, Miss_rate = 0.209, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[4]: Access = 74827, Miss = 16723, Miss_rate = 0.223, Pending_hits = 32, Reservation_fails = 187
L2_cache_bank[5]: Access = 74742, Miss = 17245, Miss_rate = 0.231, Pending_hits = 19, Reservation_fails = 4
L2_cache_bank[6]: Access = 73458, Miss = 15332, Miss_rate = 0.209, Pending_hits = 21, Reservation_fails = 8
L2_cache_bank[7]: Access = 74015, Miss = 17013, Miss_rate = 0.230, Pending_hits = 11, Reservation_fails = 9
L2_cache_bank[8]: Access = 74942, Miss = 16738, Miss_rate = 0.223, Pending_hits = 12, Reservation_fails = 5
L2_cache_bank[9]: Access = 73021, Miss = 15384, Miss_rate = 0.211, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[10]: Access = 74477, Miss = 16108, Miss_rate = 0.216, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 74050, Miss = 16659, Miss_rate = 0.225, Pending_hits = 22, Reservation_fails = 8
L2_total_cache_accesses = 896987
L2_total_cache_misses = 197733
L2_total_cache_miss_rate = 0.2204
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 616799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 106935
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49031
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=896987
icnt_total_pkts_simt_to_mem=328535
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 84.169
	minimum = 5
	maximum = 501
Network latency average = 76.4463
	minimum = 5
	maximum = 501
Slowest packet = 1184550
Flit latency average = 76.4444
	minimum = 5
	maximum = 501
Slowest flit = 1184602
Fragmentation average = 0.000221004
	minimum = 0
	maximum = 216
Injected packet rate average = 0.314608
	minimum = 0.121173 (at node 10)
	maximum = 0.533161 (at node 16)
Accepted packet rate average = 0.314608
	minimum = 0.180055 (at node 24)
	maximum = 0.454993 (at node 1)
Injected flit rate average = 0.314625
	minimum = 0.121173 (at node 10)
	maximum = 0.533161 (at node 16)
Accepted flit rate average= 0.314625
	minimum = 0.180108 (at node 24)
	maximum = 0.454993 (at node 1)
Injected packet length average = 1.00005
Accepted packet length average = 1.00005
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4916 (11 samples)
	minimum = 5 (11 samples)
	maximum = 154.818 (11 samples)
Network latency average = 20.5249 (11 samples)
	minimum = 5 (11 samples)
	maximum = 152.818 (11 samples)
Flit latency average = 20.5247 (11 samples)
	minimum = 5 (11 samples)
	maximum = 152.818 (11 samples)
Fragmentation average = 2.00912e-05 (11 samples)
	minimum = 0 (11 samples)
	maximum = 19.6364 (11 samples)
Injected packet rate average = 0.105962 (11 samples)
	minimum = 0.0490092 (11 samples)
	maximum = 0.261987 (11 samples)
Accepted packet rate average = 0.105962 (11 samples)
	minimum = 0.06568 (11 samples)
	maximum = 0.229873 (11 samples)
Injected flit rate average = 0.105964 (11 samples)
	minimum = 0.0490092 (11 samples)
	maximum = 0.261987 (11 samples)
Accepted flit rate average = 0.105964 (11 samples)
	minimum = 0.0656847 (11 samples)
	maximum = 0.229873 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 315001 (inst/sec)
gpgpu_simulation_rate = 4076 (cycle/sec)
gpgpu_silicon_slowdown = 171736x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3856
gpu_sim_insn = 1431682
gpu_ipc =     371.2868
gpu_tot_sim_cycle = 195441
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      83.0775
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.6246% 
gpu_tot_occupancy = 70.2830% 
max_total_param_size = 0
gpu_stall_dramfull = 229618
gpu_stall_icnt2sh    = 374256
partiton_level_parallism =       2.2573
partiton_level_parallism_total  =       1.7253
partiton_level_parallism_util =       2.9859
partiton_level_parallism_util_total  =       2.4341
L2_BW  =      59.4855 GB/Sec
L2_BW_total  =     103.9796 GB/Sec
gpu_total_sim_rate=331362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 30795, Miss = 23501, Miss_rate = 0.763, Pending_hits = 3356, Reservation_fails = 71762
	L1D_cache_core[1]: Access = 30257, Miss = 23143, Miss_rate = 0.765, Pending_hits = 3284, Reservation_fails = 72998
	L1D_cache_core[2]: Access = 31284, Miss = 24095, Miss_rate = 0.770, Pending_hits = 3408, Reservation_fails = 73202
	L1D_cache_core[3]: Access = 29896, Miss = 22728, Miss_rate = 0.760, Pending_hits = 3323, Reservation_fails = 68620
	L1D_cache_core[4]: Access = 29619, Miss = 22496, Miss_rate = 0.760, Pending_hits = 3215, Reservation_fails = 73686
	L1D_cache_core[5]: Access = 29834, Miss = 22565, Miss_rate = 0.756, Pending_hits = 3326, Reservation_fails = 70749
	L1D_cache_core[6]: Access = 30214, Miss = 23095, Miss_rate = 0.764, Pending_hits = 3255, Reservation_fails = 71824
	L1D_cache_core[7]: Access = 26453, Miss = 19563, Miss_rate = 0.740, Pending_hits = 2738, Reservation_fails = 55445
	L1D_cache_core[8]: Access = 29912, Miss = 22915, Miss_rate = 0.766, Pending_hits = 3248, Reservation_fails = 67863
	L1D_cache_core[9]: Access = 27828, Miss = 20893, Miss_rate = 0.751, Pending_hits = 2930, Reservation_fails = 56429
	L1D_cache_core[10]: Access = 26006, Miss = 19232, Miss_rate = 0.740, Pending_hits = 2850, Reservation_fails = 53021
	L1D_cache_core[11]: Access = 27623, Miss = 20963, Miss_rate = 0.759, Pending_hits = 3006, Reservation_fails = 62355
	L1D_cache_core[12]: Access = 29361, Miss = 22417, Miss_rate = 0.763, Pending_hits = 3234, Reservation_fails = 71698
	L1D_cache_core[13]: Access = 30038, Miss = 22924, Miss_rate = 0.763, Pending_hits = 3270, Reservation_fails = 72680
	L1D_cache_core[14]: Access = 30021, Miss = 23064, Miss_rate = 0.768, Pending_hits = 3393, Reservation_fails = 70108
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 333594
	L1D_total_cache_miss_rate = 0.7597
	L1D_total_cache_pending_hits = 47836
	L1D_total_cache_reservation_fails = 1012440
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1008721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644461
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 858653
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 149954
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3719
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1461, 1663, 1493, 1693, 1820, 1848, 1682, 1806, 1558, 1554, 1651, 1861, 1703, 1380, 1294, 1659, 1754, 1454, 1773, 1932, 1952, 1942, 1586, 1835, 1985, 1951, 2118, 1825, 1432, 1973, 1742, 1967, 1583, 1757, 1644, 1947, 1603, 2082, 1653, 1758, 1717, 1364, 2064, 1687, 2250, 1548, 1876, 1510, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 1064723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189901
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 883878
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1889929	W0_Idle:241315	W0_Scoreboard:1995409	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1519208 {8:189901,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30384160 {40:759604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1586 
max_icnt2mem_latency = 1239 
maxmrqlatency = 826 
max_icnt2sh_latency = 317 
averagemflatency = 374 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 91 
mrq_lat_table:39119 	12478 	8823 	9181 	47848 	16149 	10076 	6213 	2575 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302513 	394400 	205702 	4252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	147875 	39996 	72357 	65827 	10997 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	82313 	69652 	56218 	74276 	379660 	244337 	411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	211 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        80       112        72        92        72        64        76        84       120       104        79       152        96        65        88       103 
dram[1]:        80        88        57        82       108        52        48        84       112       112       112       112        84       104        56       101 
dram[2]:        84        88        65        72        60       108        68        40       120       124       112       124        96        76        49        89 
dram[3]:       104        56        61        96        68        64        60        49       124       108       112       128       100       112        76       103 
dram[4]:        88        64        66       103        63        65        60        76       120       112       124       108       100       112        76        63 
dram[5]:        84        76        85        97        64        64        76        68       120       124       108       100       116        96        81       107 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540      6456      5541      9722      9325      8872     14109      9597      9306      7698      6349 
dram[1]:      7901      7452      8588      7939      5743      9804      6717      4247      7458     12264      9939     11653     15303      7518      7696      7245 
dram[2]:      7043      7695      7583      8253      7789      6073      4078      5905     10540     21931      7603      7700      8344      7003      6903      7026 
dram[3]:      7846      7808      7386      7600      8259      5530      7713      9676      7325     10125      7854     10897      9330      8041      7512      7509 
dram[4]:      7876      7877      8425      8113      8029      8517      6693      6720      7461      7695     11919     13194      9112     11095      6335      9835 
dram[5]:      5250      7827      4959      7490      8337      5943      4884      5239     14576      9488      7992     14583      6879     11325      8432      7372 
average row accesses per activate:
dram[0]:  7.387097  7.068826  7.488987  6.973180  6.139286  6.403636  6.003290  5.896755  8.922535  9.528571  9.859060 10.601626  8.588608  8.770833  6.610092  7.160804 
dram[1]:  6.918149  6.948617  8.305264  7.854701  6.693103  6.078853  5.451613  5.658462  8.876344  8.770833 10.939655 10.927420  8.314285  8.620689  6.911602  7.271357 
dram[2]:  6.672474  6.547369  6.991266  7.350806  6.757246  6.354305  5.625767  5.522099  8.152047  9.512658 10.351562  9.541096  8.237838  9.307229  7.004951  7.187793 
dram[3]:  6.582376  6.957237  7.723757  7.563319  6.320463  6.467354  5.901186  5.350932  9.076023  9.074534 10.676767 11.818966  7.729592  7.945273  6.393365  7.564767 
dram[4]:  7.011450  7.129412  7.489270  7.317073  6.397004  6.636029  6.389892  5.506896  9.143713  9.985816 10.741936 11.281250  8.463542  8.562500  6.668103  6.726708 
dram[5]:  7.059055  6.460207  7.100000  7.607477  5.944056  6.423913  5.792049  5.732026  8.790698 10.076433 10.210526  9.631206  8.111765  7.651515  7.497436  6.748792 
average row locality = 152623/20943 = 7.287542
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       127       130       120       147       152       158       262       272        77        70        55        33        55        44       115       153 
dram[1]:       120       117       112       123       137       152       237       285        88        59        36        44        58        56       115       134 
dram[2]:       134       128       135       132       172       165       255       260       100        73        38        39        58        69       126       127 
dram[3]:       119       128       117       131       156       154       261       270        78        68        32        35        65        82       122       123 
dram[4]:       142       124       129       117       163       171       265       247        80        70        38        30        59        66       132       118 
dram[5]:       144       131       114       128       163       167       253       268        77        82        38        41        55        71       122       135 
total dram writes = 11735
bank skew: 285/30 = 9.50
chip skew: 2011/1873 = 1.07
average mf latency per bank:
dram[0]:      18736     20802     18628     17748     14527     17094      8848     10892     61089     47555     95280    190441     91081    130538     17167     14958
dram[1]:      21718     24902     21225     24064     18388     20241     10426     10037     38521     57621    163214    151965    102568    107001     18134     18697
dram[2]:      23104     21236     21773     20574     18766     15627     12077     10250     36970     49368    185747    166983    117163     87825     20947     18464
dram[3]:      20276     21858     20863     19879     14693     16549      8568      9381     40479     52630    169284    190763     84936     71093     16583     18864
dram[4]:      20274     15372     22183     15361     16871     11722     10916      7549     47139     35378    186689    141881    108525     57232     18584     11589
dram[5]:      19502     22063     23080     22460     16205     17052     10817     10061     48166     47590    167737    170779    113059     91292     20233     19085
maximum mf latency per bank:
dram[0]:       1149      1341      1496      1264      1147      1242      1184      1308      1257      1337      1213      1449      1237      1293      1546      1186
dram[1]:       1342      1379      1411      1262      1358      1286      1410      1309      1404      1435      1586      1284      1221      1284      1243      1303
dram[2]:       1428      1442      1407      1413      1404      1304      1341      1401      1474      1437      1346      1318      1153      1163      1427      1315
dram[3]:       1436      1217      1246      1559      1444      1446      1211      1301      1217      1310      1242      1324      1290      1260      1180      1260
dram[4]:       1328      1220      1484      1028      1546      1306      1497      1091      1343      1061      1263       995      1326       943      1438       981
dram[5]:       1385      1327      1348      1378      1345      1489      1396      1251      1357      1481      1287      1363      1034      1369      1260      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=225180 n_act=3462 n_pre=3446 n_ref_event=94358138646096 n_req=25262 n_rd=23482 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.2034
n_activity=113975 dram_eff=0.4603
bk0: 1696a 238541i bk1: 1617a 239707i bk2: 1577a 239947i bk3: 1666a 237981i bk4: 1562a 237799i bk5: 1604a 236850i bk6: 1613a 233326i bk7: 1768a 233598i bk8: 1224a 247010i bk9: 1296a 247099i bk10: 1440a 246111i bk11: 1284a 247518i bk12: 1312a 245470i bk13: 1229a 248086i bk14: 1313a 241738i bk15: 1281a 241598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863273
Row_Buffer_Locality_read = 0.897326
Row_Buffer_Locality_write = 0.414045
Bank_Level_Parallism = 2.953979
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.695839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.203386 
total_CMD = 257973 
util_bw = 52468 
Wasted_Col = 33940 
Wasted_Row = 12143 
Idle = 159422 

BW Util Bottlenecks: 
RCDc_limit = 17690 
RCDWRc_limit = 3767 
WTRc_limit = 6128 
RTWc_limit = 18402 
CCDLc_limit = 14789 
rwq = 0 
CCDLc_limit_alone = 11916 
WTRc_limit_alone = 5761 
RTWc_limit_alone = 15896 

Commands details: 
total_CMD = 257973 
n_nop = 225180 
Read = 23482 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 3462 
n_pre = 3446 
n_ref = 94358138646096 
n_req = 25262 
total_req = 26234 

Dual Bus Interface Util: 
issued_total_row = 6908 
issued_total_col = 26234 
Row_Bus_Util =  0.026778 
CoL_Bus_Util = 0.101693 
Either_Row_CoL_Bus_Util = 0.127118 
Issued_on_Two_Bus_Simul_Util = 0.001353 
issued_two_Eff = 0.010643 
queue_avg = 4.142317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=225023 n_act=3467 n_pre=3451 n_ref_event=0 n_req=25475 n_rd=23758 n_rd_L2_A=0 n_write=0 n_wr_bk=2653 bw_util=0.2048
n_activity=116148 dram_eff=0.4548
bk0: 1801a 238685i bk1: 1624a 238800i bk2: 1480a 241351i bk3: 1703a 238707i bk4: 1777a 237340i bk5: 1549a 237382i bk6: 1490a 234881i bk7: 1617a 233206i bk8: 1600a 243997i bk9: 1232a 246921i bk10: 1248a 248155i bk11: 1332a 247937i bk12: 1412a 244643i bk13: 1448a 245977i bk14: 1133a 243055i bk15: 1312a 242113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864141
Row_Buffer_Locality_read = 0.897424
Row_Buffer_Locality_write = 0.403611
Bank_Level_Parallism = 2.891186
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.668962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.204758 
total_CMD = 257973 
util_bw = 52822 
Wasted_Col = 34212 
Wasted_Row = 13459 
Idle = 157480 

BW Util Bottlenecks: 
RCDc_limit = 18048 
RCDWRc_limit = 3766 
WTRc_limit = 5447 
RTWc_limit = 18933 
CCDLc_limit = 14900 
rwq = 0 
CCDLc_limit_alone = 11967 
WTRc_limit_alone = 5162 
RTWc_limit_alone = 16285 

Commands details: 
total_CMD = 257973 
n_nop = 225023 
Read = 23758 
Write = 0 
L2_Alloc = 0 
L2_WB = 2653 
n_act = 3467 
n_pre = 3451 
n_ref = 0 
n_req = 25475 
total_req = 26411 

Dual Bus Interface Util: 
issued_total_row = 6918 
issued_total_col = 26411 
Row_Bus_Util =  0.026817 
CoL_Bus_Util = 0.102379 
Either_Row_CoL_Bus_Util = 0.127727 
Issued_on_Two_Bus_Simul_Util = 0.001469 
issued_two_Eff = 0.011502 
queue_avg = 4.022936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02294
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=223528 n_act=3690 n_pre=3674 n_ref_event=0 n_req=26452 n_rd=24616 n_rd_L2_A=0 n_write=0 n_wr_bk=2851 bw_util=0.2129
n_activity=117648 dram_eff=0.4669
bk0: 1770a 237267i bk1: 1721a 237013i bk2: 1464a 238833i bk3: 1686a 237731i bk4: 1712a 236606i bk5: 1752a 234902i bk6: 1626a 232652i bk7: 1771a 229550i bk8: 1336a 243526i bk9: 1464a 245682i bk10: 1304a 247843i bk11: 1372a 246741i bk12: 1472a 245269i bk13: 1490a 244784i bk14: 1288a 240462i bk15: 1388a 239510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860729
Row_Buffer_Locality_read = 0.894621
Row_Buffer_Locality_write = 0.406318
Bank_Level_Parallism = 3.065002
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.679333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.212945 
total_CMD = 257973 
util_bw = 54934 
Wasted_Col = 35186 
Wasted_Row = 13016 
Idle = 154837 

BW Util Bottlenecks: 
RCDc_limit = 18713 
RCDWRc_limit = 3907 
WTRc_limit = 5920 
RTWc_limit = 22368 
CCDLc_limit = 16259 
rwq = 0 
CCDLc_limit_alone = 12432 
WTRc_limit_alone = 5612 
RTWc_limit_alone = 18849 

Commands details: 
total_CMD = 257973 
n_nop = 223528 
Read = 24616 
Write = 0 
L2_Alloc = 0 
L2_WB = 2851 
n_act = 3690 
n_pre = 3674 
n_ref = 0 
n_req = 26452 
total_req = 27467 

Dual Bus Interface Util: 
issued_total_row = 7364 
issued_total_col = 27467 
Row_Bus_Util =  0.028546 
CoL_Bus_Util = 0.106472 
Either_Row_CoL_Bus_Util = 0.133522 
Issued_on_Two_Bus_Simul_Util = 0.001496 
issued_two_Eff = 0.011206 
queue_avg = 4.598780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=225389 n_act=3454 n_pre=3438 n_ref_event=0 n_req=25060 n_rd=23342 n_rd_L2_A=0 n_write=0 n_wr_bk=2685 bw_util=0.2018
n_activity=114339 dram_eff=0.4553
bk0: 1590a 239755i bk1: 1977a 236433i bk2: 1294a 242125i bk3: 1596a 237531i bk4: 1491a 238249i bk5: 1717a 235691i bk6: 1301a 237998i bk7: 1504a 232662i bk8: 1508a 244757i bk9: 1420a 245343i bk10: 1040a 249878i bk11: 1352a 248364i bk12: 1464a 245563i bk13: 1532a 244347i bk14: 1227a 242023i bk15: 1329a 242760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862410
Row_Buffer_Locality_read = 0.896024
Row_Buffer_Locality_write = 0.405704
Bank_Level_Parallism = 2.917903
Bank_Level_Parallism_Col = 2.776025
Bank_Level_Parallism_Ready = 1.693683
write_to_read_ratio_blp_rw_average = 0.291686
GrpLevelPara = 1.833502 

BW Util details:
bwutil = 0.201781 
total_CMD = 257973 
util_bw = 52054 
Wasted_Col = 34491 
Wasted_Row = 12830 
Idle = 158598 

BW Util Bottlenecks: 
RCDc_limit = 18296 
RCDWRc_limit = 3901 
WTRc_limit = 6196 
RTWc_limit = 19555 
CCDLc_limit = 15345 
rwq = 0 
CCDLc_limit_alone = 12165 
WTRc_limit_alone = 5914 
RTWc_limit_alone = 16657 

Commands details: 
total_CMD = 257973 
n_nop = 225389 
Read = 23342 
Write = 0 
L2_Alloc = 0 
L2_WB = 2685 
n_act = 3454 
n_pre = 3438 
n_ref = 0 
n_req = 25060 
total_req = 26027 

Dual Bus Interface Util: 
issued_total_row = 6892 
issued_total_col = 26027 
Row_Bus_Util =  0.026716 
CoL_Bus_Util = 0.100890 
Either_Row_CoL_Bus_Util = 0.126308 
Issued_on_Two_Bus_Simul_Util = 0.001299 
issued_two_Eff = 0.010281 
queue_avg = 3.993317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=225778 n_act=3359 n_pre=3343 n_ref_event=4565658604079112714 n_req=24892 n_rd=23173 n_rd_L2_A=0 n_write=0 n_wr_bk=2697 bw_util=0.2006
n_activity=112114 dram_eff=0.4615
bk0: 1696a 238944i bk1: 1692a 238668i bk2: 1604a 238390i bk3: 1393a 241838i bk4: 1545a 237983i bk5: 1636a 236650i bk6: 1552a 233497i bk7: 1409a 236210i bk8: 1484a 244463i bk9: 1368a 245993i bk10: 1312a 248146i bk11: 1068a 250166i bk12: 1572a 245176i bk13: 1449a 245251i bk14: 1417a 241844i bk15: 976a 245383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865419
Row_Buffer_Locality_read = 0.897294
Row_Buffer_Locality_write = 0.435718
Bank_Level_Parallism = 2.940209
Bank_Level_Parallism_Col = 2.796483
Bank_Level_Parallism_Ready = 1.697865
write_to_read_ratio_blp_rw_average = 0.283656
GrpLevelPara = 1.849122 

BW Util details:
bwutil = 0.200564 
total_CMD = 257973 
util_bw = 51740 
Wasted_Col = 32950 
Wasted_Row = 12184 
Idle = 161099 

BW Util Bottlenecks: 
RCDc_limit = 17539 
RCDWRc_limit = 3485 
WTRc_limit = 5994 
RTWc_limit = 18438 
CCDLc_limit = 14906 
rwq = 0 
CCDLc_limit_alone = 11875 
WTRc_limit_alone = 5680 
RTWc_limit_alone = 15721 

Commands details: 
total_CMD = 257973 
n_nop = 225778 
Read = 23173 
Write = 0 
L2_Alloc = 0 
L2_WB = 2697 
n_act = 3359 
n_pre = 3343 
n_ref = 4565658604079112714 
n_req = 24892 
total_req = 25870 

Dual Bus Interface Util: 
issued_total_row = 6702 
issued_total_col = 25870 
Row_Bus_Util =  0.025979 
CoL_Bus_Util = 0.100282 
Either_Row_CoL_Bus_Util = 0.124800 
Issued_on_Two_Bus_Simul_Util = 0.001461 
issued_two_Eff = 0.011710 
queue_avg = 3.868443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=257973 n_nop=224775 n_act=3555 n_pre=3539 n_ref_event=0 n_req=25482 n_rd=23727 n_rd_L2_A=0 n_write=0 n_wr_bk=2758 bw_util=0.2053
n_activity=116762 dram_eff=0.4537
bk0: 1657a 237868i bk1: 1734a 237507i bk2: 1577a 240382i bk3: 1509a 239654i bk4: 1536a 236921i bk5: 1613a 236842i bk6: 1680a 233357i bk7: 1536a 232460i bk8: 1468a 245132i bk9: 1536a 245876i bk10: 1144a 248240i bk11: 1336a 246943i bk12: 1336a 246658i bk13: 1460a 244047i bk14: 1340a 241953i bk15: 1265a 242208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860843
Row_Buffer_Locality_read = 0.895857
Row_Buffer_Locality_write = 0.387464
Bank_Level_Parallism = 2.949254
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.731700
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205332 
total_CMD = 257973 
util_bw = 52970 
Wasted_Col = 34528 
Wasted_Row = 13455 
Idle = 157020 

BW Util Bottlenecks: 
RCDc_limit = 18283 
RCDWRc_limit = 4061 
WTRc_limit = 6198 
RTWc_limit = 18511 
CCDLc_limit = 15185 
rwq = 0 
CCDLc_limit_alone = 12079 
WTRc_limit_alone = 5883 
RTWc_limit_alone = 15720 

Commands details: 
total_CMD = 257973 
n_nop = 224775 
Read = 23727 
Write = 0 
L2_Alloc = 0 
L2_WB = 2758 
n_act = 3555 
n_pre = 3539 
n_ref = 0 
n_req = 25482 
total_req = 26485 

Dual Bus Interface Util: 
issued_total_row = 7094 
issued_total_col = 26485 
Row_Bus_Util =  0.027499 
CoL_Bus_Util = 0.102666 
Either_Row_CoL_Bus_Util = 0.128688 
Issued_on_Two_Bus_Simul_Util = 0.001477 
issued_two_Eff = 0.011477 
queue_avg = 4.131246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79992, Miss = 20665, Miss_rate = 0.258, Pending_hits = 66, Reservation_fails = 257
L2_cache_bank[1]: Access = 76863, Miss = 16298, Miss_rate = 0.212, Pending_hits = 20, Reservation_fails = 6
L2_cache_bank[2]: Access = 75153, Miss = 16719, Miss_rate = 0.222, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[3]: Access = 76231, Miss = 16029, Miss_rate = 0.210, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[4]: Access = 75515, Miss = 17023, Miss_rate = 0.225, Pending_hits = 32, Reservation_fails = 187
L2_cache_bank[5]: Access = 75422, Miss = 17525, Miss_rate = 0.232, Pending_hits = 19, Reservation_fails = 4
L2_cache_bank[6]: Access = 74146, Miss = 15636, Miss_rate = 0.211, Pending_hits = 21, Reservation_fails = 8
L2_cache_bank[7]: Access = 74695, Miss = 17293, Miss_rate = 0.232, Pending_hits = 11, Reservation_fails = 9
L2_cache_bank[8]: Access = 75622, Miss = 17038, Miss_rate = 0.225, Pending_hits = 12, Reservation_fails = 5
L2_cache_bank[9]: Access = 73701, Miss = 15668, Miss_rate = 0.213, Pending_hits = 14, Reservation_fails = 6
L2_cache_bank[10]: Access = 75157, Miss = 16384, Miss_rate = 0.218, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 74730, Miss = 16959, Miss_rate = 0.227, Pending_hits = 22, Reservation_fails = 8
L2_total_cache_accesses = 907227
L2_total_cache_misses = 203237
L2_total_cache_miss_rate = 0.2240
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 617399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 108383
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 86007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52584
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 759604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.302
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=907227
icnt_total_pkts_simt_to_mem=337239
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.1097
	minimum = 5
	maximum = 464
Network latency average = 53.4764
	minimum = 5
	maximum = 453
Slowest packet = 1229556
Flit latency average = 53.4764
	minimum = 5
	maximum = 453
Slowest flit = 1229853
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.181958
	minimum = 0.123444 (at node 8)
	maximum = 0.709544 (at node 15)
Accepted packet rate average = 0.181958
	minimum = 0.143672 (at node 16)
	maximum = 0.675311 (at node 15)
Injected flit rate average = 0.181958
	minimum = 0.123444 (at node 8)
	maximum = 0.709544 (at node 15)
Accepted flit rate average= 0.181958
	minimum = 0.143672 (at node 16)
	maximum = 0.675311 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2931 (12 samples)
	minimum = 5 (12 samples)
	maximum = 180.583 (12 samples)
Network latency average = 23.2708 (12 samples)
	minimum = 5 (12 samples)
	maximum = 177.833 (12 samples)
Flit latency average = 23.2707 (12 samples)
	minimum = 5 (12 samples)
	maximum = 177.833 (12 samples)
Fragmentation average = 1.8417e-05 (12 samples)
	minimum = 0 (12 samples)
	maximum = 18 (12 samples)
Injected packet rate average = 0.112295 (12 samples)
	minimum = 0.0552121 (12 samples)
	maximum = 0.299284 (12 samples)
Accepted packet rate average = 0.112295 (12 samples)
	minimum = 0.0721793 (12 samples)
	maximum = 0.266993 (12 samples)
Injected flit rate average = 0.112297 (12 samples)
	minimum = 0.0552121 (12 samples)
	maximum = 0.299284 (12 samples)
Accepted flit rate average = 0.112297 (12 samples)
	minimum = 0.0721837 (12 samples)
	maximum = 0.266993 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 331362 (inst/sec)
gpgpu_simulation_rate = 3988 (cycle/sec)
gpgpu_silicon_slowdown = 175526x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 215981
gpu_sim_insn = 4557217
gpu_ipc =      21.1001
gpu_tot_sim_cycle = 411422
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      50.5417
gpu_tot_issued_cta = 1664
gpu_occupancy = 90.1756% 
gpu_tot_occupancy = 81.0026% 
max_total_param_size = 0
gpu_stall_dramfull = 642616
gpu_stall_icnt2sh    = 1135967
partiton_level_parallism =       2.1232
partiton_level_parallism_total  =       1.9342
partiton_level_parallism_util =       2.3899
partiton_level_parallism_util_total  =       2.4085
L2_BW  =     149.8037 GB/Sec
L2_BW_total  =     128.0356 GB/Sec
gpu_total_sim_rate=205880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 67244, Miss = 55367, Miss_rate = 0.823, Pending_hits = 5857, Reservation_fails = 231612
	L1D_cache_core[1]: Access = 67110, Miss = 55346, Miss_rate = 0.825, Pending_hits = 5801, Reservation_fails = 236008
	L1D_cache_core[2]: Access = 67931, Miss = 56300, Miss_rate = 0.829, Pending_hits = 5835, Reservation_fails = 237134
	L1D_cache_core[3]: Access = 65606, Miss = 54038, Miss_rate = 0.824, Pending_hits = 5625, Reservation_fails = 227916
	L1D_cache_core[4]: Access = 63356, Miss = 51896, Miss_rate = 0.819, Pending_hits = 5583, Reservation_fails = 224683
	L1D_cache_core[5]: Access = 62830, Miss = 51341, Miss_rate = 0.817, Pending_hits = 5675, Reservation_fails = 214871
	L1D_cache_core[6]: Access = 66210, Miss = 54701, Miss_rate = 0.826, Pending_hits = 5568, Reservation_fails = 235823
	L1D_cache_core[7]: Access = 59808, Miss = 48652, Miss_rate = 0.813, Pending_hits = 5007, Reservation_fails = 207466
	L1D_cache_core[8]: Access = 66912, Miss = 55309, Miss_rate = 0.827, Pending_hits = 5709, Reservation_fails = 233970
	L1D_cache_core[9]: Access = 59920, Miss = 48789, Miss_rate = 0.814, Pending_hits = 5246, Reservation_fails = 200361
	L1D_cache_core[10]: Access = 62400, Miss = 51214, Miss_rate = 0.821, Pending_hits = 5209, Reservation_fails = 218018
	L1D_cache_core[11]: Access = 60867, Miss = 50026, Miss_rate = 0.822, Pending_hits = 5183, Reservation_fails = 213806
	L1D_cache_core[12]: Access = 62579, Miss = 51366, Miss_rate = 0.821, Pending_hits = 5563, Reservation_fails = 221714
	L1D_cache_core[13]: Access = 63545, Miss = 52119, Miss_rate = 0.820, Pending_hits = 5576, Reservation_fails = 222329
	L1D_cache_core[14]: Access = 66501, Miss = 55002, Miss_rate = 0.827, Pending_hits = 5835, Reservation_fails = 234203
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 791466
	L1D_total_cache_miss_rate = 0.8220
	L1D_total_cache_pending_hits = 83272
	L1D_total_cache_reservation_fails = 3359914
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3356140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915801
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2819333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 536627
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3774
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2190, 2411, 2275, 2422, 2622, 2619, 2390, 2652, 2339, 2293, 2455, 2643, 2495, 2151, 1992, 2441, 2450, 2173, 2534, 2799, 2639, 2690, 2526, 2523, 2681, 2669, 3008, 2585, 2182, 2764, 2407, 2716, 2387, 2625, 2335, 2674, 2353, 2790, 2425, 2454, 2425, 2135, 2835, 2351, 3011, 2382, 2615, 2366, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 3711760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518487
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3152982
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6928805	W0_Idle:260414	W0_Scoreboard:2675504	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4147896 {8:518487,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82957920 {40:2073948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 403 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:117373 	36589 	32461 	34616 	177492 	74183 	37207 	17660 	4894 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	555722 	1178507 	606876 	10171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	233779 	98625 	213701 	216674 	32702 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102331 	104407 	103595 	162937 	1148839 	728293 	874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	176 	624 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        72       128        72       120        96        84       128       116       120       264       140       104        88       103 
dram[1]:        88       112        72       128       108        84        56        84       120       120       124       164       108       104        78       101 
dram[2]:        96        88        65        72        60       108        96        80       120       128       204       168       128        92        89        89 
dram[3]:       104        88        73        96       104        64        72        72       124       108       120       236       100       116        76       109 
dram[4]:       112       100        66       103        80       100        80        80       128       112       124       268       108       132        76        63 
dram[5]:       112        88        85        97       104       121        80        88       120       124       255       112       116       116        81       107 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540     10042      5541      9722      9666      8872     28663     12853      9956      7698      6349 
dram[1]:      7901      7452      8588      7939      5743      9804      7683      5697     12537     12264     16313     20549     15303      7518      7696      7736 
dram[2]:      7043      7695      7583      8253      7789      6329      7863      5905     10540     21931     21092     15013     11857      7972      6903      7026 
dram[3]:      7846      7808      9063      7600      8259      5530      7713      9676      7325     10125      8715     23328      9330      8107      7512      7509 
dram[4]:      7876      7877      8425      9844      8029      8517      6693      6720      7461      8097     11919     25631      9112     14984      6462      9835 
dram[5]:      5250      7827      5017      7490      8337      7664      6487      8498     14576      9488     28716     14583      9418     11325      8432      8097 
average row accesses per activate:
dram[0]:  7.303754  6.986111  7.598750  7.269231  6.383197  6.687701  6.460022  6.626519  9.382409  9.635135 12.019950 11.588833  9.544062  9.073215  7.110067  7.315568 
dram[1]:  7.074074  7.137894  7.255639  7.430521  6.900110  6.525871  6.435123  6.306855  9.885553  9.606177 11.579635 10.794749  9.056838  9.505455  7.069504  7.050409 
dram[2]:  6.956197  6.787847  6.881862  7.215117  6.901875  6.781759  6.502775  6.178968  9.020638 10.472689 11.828205 11.933002  9.291815  9.187166  7.096910  7.127660 
dram[3]:  6.926124  7.281798  7.534045  7.178313  7.029445  6.668874  6.373714  6.079144  9.451905  9.395604 11.822222 12.160950  8.979021  9.015625  6.838492  7.203601 
dram[4]:  7.025862  7.145555  7.190132  7.124542  6.669165  6.815673  6.792983  6.251360  9.278294  9.324074 10.791569 11.638356  9.367311 10.013158  6.949198  6.701133 
dram[5]:  7.176856  7.006309  7.298113  7.116162  6.783696  7.029512  6.581006  6.686705 10.206628  9.962406 11.498667 11.928947  9.478108  9.312169  7.393586  6.886793 
average row locality = 532665/69149 = 7.703148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       362       362       348       366       400       408       586       596       333       338       122       100       131       131       344       369 
dram[1]:       348       351       339       331       385       403       561       624       326       297       117       119       140       121       331       361 
dram[2]:       381       343       377       357       386       413       586       589       356       284       115        94       137       155       344       359 
dram[3]:       374       340       336       360       412       396       581       598       339       326       125       119       144       153       355       351 
dram[4]:       372       330       352       330       409       427       603       585       329       321       133        92       128       143       360       352 
dram[5]:       370       368       346       337       403       431       584       615       314       335       113       124       137       138       329       345 
total dram writes = 31590
bank skew: 624/92 = 6.78
chip skew: 5309/5154 = 1.03
average mf latency per bank:
dram[0]:      17369     19952     17859     19268     14999     17662     10003     11990     27476     25231    149633    225928    139363    164003     15619     16501
dram[1]:      18026     21291     17609     22221     15504     18622     10352     11224     23754     30128    150160    195011    129937    183119     15541     17974
dram[2]:      17971     18684     17904     18355     17627     14992     11006     10391     22721     28722    169731    213155    143386    117142     16969     15806
dram[3]:      16237     17908     17759     16481     14146     14886      9564      9446     21732     22844    137593    150718    121863    102722     14423     14687
dram[4]:      19587     16864     20342     16461     17577     13286     11497      9014     27199     21377    173521    183719    173074    107300     17615     12922
dram[5]:      20027     18576     20976     19694     17759     15479     11811     10281     29580     25581    203856    169820    165312    139039     19458     17308
maximum mf latency per bank:
dram[0]:       1258      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1342      1379      1411      1262      1642      1401      1410      1435      1404      1465      1586      1510      1338      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1404      1354      1367      1481      1474      1437      1346      1427      1317      1365      1501      1315
dram[3]:       1436      1217      1246      1559      1444      1446      1345      1301      1226      1409      1242      1324      1290      1470      1283      1260
dram[4]:       1328      1240      1484      1239      1546      1739      1497      1410      1410      1430      1478      1257      1326      1357      1438      1209
dram[5]:       1385      1327      1352      1378      1600      1489      1556      1657      1448      1481      1409      1370      1336      1507      1444      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=429680 n_act=11560 n_pre=11544 n_ref_event=94358138646096 n_req=89324 n_rd=83633 n_rd_L2_A=0 n_write=0 n_wr_bk=8190 bw_util=0.3382
n_activity=344545 dram_eff=0.533
bk0: 5953a 476536i bk1: 6065a 471700i bk2: 5654a 479572i bk3: 5599a 476944i bk4: 5710a 467327i bk5: 5741a 470764i bk6: 5303a 465878i bk7: 5397a 467099i bk8: 4716a 498890i bk9: 4796a 497962i bk10: 4756a 507314i bk11: 4508a 509377i bk12: 4856a 500544i bk13: 4950a 502692i bk14: 4865a 484065i bk15: 4764a 484896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870673
Row_Buffer_Locality_read = 0.901474
Row_Buffer_Locality_write = 0.418028
Bank_Level_Parallism = 3.246996
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.631861
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.338165 
total_CMD = 543067 
util_bw = 183646 
Wasted_Col = 99632 
Wasted_Row = 29507 
Idle = 230282 

BW Util Bottlenecks: 
RCDc_limit = 50746 
RCDWRc_limit = 10322 
WTRc_limit = 19364 
RTWc_limit = 69734 
CCDLc_limit = 52708 
rwq = 0 
CCDLc_limit_alone = 41360 
WTRc_limit_alone = 18360 
RTWc_limit_alone = 59390 

Commands details: 
total_CMD = 543067 
n_nop = 429680 
Read = 83633 
Write = 0 
L2_Alloc = 0 
L2_WB = 8190 
n_act = 11560 
n_pre = 11544 
n_ref = 94358138646096 
n_req = 89324 
total_req = 91823 

Dual Bus Interface Util: 
issued_total_row = 23104 
issued_total_col = 91823 
Row_Bus_Util =  0.042544 
CoL_Bus_Util = 0.169082 
Either_Row_CoL_Bus_Util = 0.208790 
Issued_on_Two_Bus_Simul_Util = 0.002836 
issued_two_Eff = 0.013582 
queue_avg = 6.448368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.44837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=430294 n_act=11552 n_pre=11536 n_ref_event=0 n_req=88742 n_rd=83153 n_rd_L2_A=0 n_write=0 n_wr_bk=7993 bw_util=0.3357
n_activity=346643 dram_eff=0.5259
bk0: 6218a 475330i bk1: 6101a 472530i bk2: 5381a 478463i bk3: 5561a 476898i bk4: 5758a 470838i bk5: 5685a 471223i bk6: 5194a 471104i bk7: 5207a 470017i bk8: 5084a 498459i bk9: 4808a 499027i bk10: 4364a 509808i bk11: 4456a 509189i bk12: 4956a 499758i bk13: 5088a 502928i bk14: 4565a 486672i bk15: 4727a 483949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869892
Row_Buffer_Locality_read = 0.900557
Row_Buffer_Locality_write = 0.413670
Bank_Level_Parallism = 3.186575
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.613164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.335671 
total_CMD = 543067 
util_bw = 182292 
Wasted_Col = 99783 
Wasted_Row = 31860 
Idle = 229132 

BW Util Bottlenecks: 
RCDc_limit = 51801 
RCDWRc_limit = 10413 
WTRc_limit = 18980 
RTWc_limit = 69883 
CCDLc_limit = 52335 
rwq = 0 
CCDLc_limit_alone = 40845 
WTRc_limit_alone = 18067 
RTWc_limit_alone = 59306 

Commands details: 
total_CMD = 543067 
n_nop = 430294 
Read = 83153 
Write = 0 
L2_Alloc = 0 
L2_WB = 7993 
n_act = 11552 
n_pre = 11536 
n_ref = 0 
n_req = 88742 
total_req = 91146 

Dual Bus Interface Util: 
issued_total_row = 23088 
issued_total_col = 91146 
Row_Bus_Util =  0.042514 
CoL_Bus_Util = 0.167836 
Either_Row_CoL_Bus_Util = 0.207659 
Issued_on_Two_Bus_Simul_Util = 0.002690 
issued_two_Eff = 0.012955 
queue_avg = 6.297392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=429374 n_act=11685 n_pre=11669 n_ref_event=0 n_req=89330 n_rd=83674 n_rd_L2_A=0 n_write=0 n_wr_bk=8140 bw_util=0.3381
n_activity=345442 dram_eff=0.5316
bk0: 6035a 473029i bk1: 5899a 471998i bk2: 5331a 478312i bk3: 5763a 476604i bk4: 5764a 472894i bk5: 5745a 470030i bk6: 5291a 467819i bk7: 5500a 466188i bk8: 4596a 496687i bk9: 4828a 501870i bk10: 4548a 510155i bk11: 4760a 509616i bk12: 5077a 500849i bk13: 4987a 500373i bk14: 4630a 486237i bk15: 4920a 484053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869260
Row_Buffer_Locality_read = 0.900519
Row_Buffer_Locality_write = 0.406825
Bank_Level_Parallism = 3.210529
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.602422
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.338131 
total_CMD = 543067 
util_bw = 183628 
Wasted_Col = 99812 
Wasted_Row = 31090 
Idle = 228537 

BW Util Bottlenecks: 
RCDc_limit = 51971 
RCDWRc_limit = 10433 
WTRc_limit = 18425 
RTWc_limit = 71700 
CCDLc_limit = 53196 
rwq = 0 
CCDLc_limit_alone = 40989 
WTRc_limit_alone = 17473 
RTWc_limit_alone = 60445 

Commands details: 
total_CMD = 543067 
n_nop = 429374 
Read = 83674 
Write = 0 
L2_Alloc = 0 
L2_WB = 8140 
n_act = 11685 
n_pre = 11669 
n_ref = 0 
n_req = 89330 
total_req = 91814 

Dual Bus Interface Util: 
issued_total_row = 23354 
issued_total_col = 91814 
Row_Bus_Util =  0.043004 
CoL_Bus_Util = 0.169066 
Either_Row_CoL_Bus_Util = 0.209354 
Issued_on_Two_Bus_Simul_Util = 0.002716 
issued_two_Eff = 0.012974 
queue_avg = 6.532269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=431015 n_act=11479 n_pre=11463 n_ref_event=0 n_req=88035 n_rd=82456 n_rd_L2_A=0 n_write=0 n_wr_bk=8083 bw_util=0.3334
n_activity=342462 dram_eff=0.5288
bk0: 6020a 473967i bk1: 6184a 473145i bk2: 5242a 481009i bk3: 5534a 477792i bk4: 5726a 474854i bk5: 5550a 470916i bk6: 5014a 472662i bk7: 5089a 467729i bk8: 5016a 497518i bk9: 4932a 497516i bk10: 4188a 511719i bk11: 4544a 511740i bk12: 4993a 501812i bk13: 5026a 500785i bk14: 4643a 485086i bk15: 4755a 486547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869677
Row_Buffer_Locality_read = 0.901366
Row_Buffer_Locality_write = 0.401326
Bank_Level_Parallism = 3.185235
Bank_Level_Parallism_Col = 2.924872
Bank_Level_Parallism_Ready = 1.592724
write_to_read_ratio_blp_rw_average = 0.308397
GrpLevelPara = 1.964530 

BW Util details:
bwutil = 0.333436 
total_CMD = 543067 
util_bw = 181078 
Wasted_Col = 99603 
Wasted_Row = 30420 
Idle = 231966 

BW Util Bottlenecks: 
RCDc_limit = 51504 
RCDWRc_limit = 10497 
WTRc_limit = 18508 
RTWc_limit = 73353 
CCDLc_limit = 52697 
rwq = 0 
CCDLc_limit_alone = 40819 
WTRc_limit_alone = 17656 
RTWc_limit_alone = 62327 

Commands details: 
total_CMD = 543067 
n_nop = 431015 
Read = 82456 
Write = 0 
L2_Alloc = 0 
L2_WB = 8083 
n_act = 11479 
n_pre = 11463 
n_ref = 0 
n_req = 88035 
total_req = 90539 

Dual Bus Interface Util: 
issued_total_row = 22942 
issued_total_col = 90539 
Row_Bus_Util =  0.042245 
CoL_Bus_Util = 0.166718 
Either_Row_CoL_Bus_Util = 0.206332 
Issued_on_Two_Bus_Simul_Util = 0.002631 
issued_two_Eff = 0.012753 
queue_avg = 6.229261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=430861 n_act=11527 n_pre=11511 n_ref_event=4565658604079112714 n_req=88196 n_rd=82602 n_rd_L2_A=0 n_write=0 n_wr_bk=8075 bw_util=0.3339
n_activity=342881 dram_eff=0.5289
bk0: 6049a 474593i bk1: 6000a 474870i bk2: 5536a 477042i bk3: 5434a 479831i bk4: 5721a 472633i bk5: 5661a 470102i bk6: 5226a 469935i bk7: 5169a 470662i bk8: 4816a 496583i bk9: 4844a 499517i bk10: 4532a 508723i bk11: 4196a 513316i bk12: 5184a 502507i bk13: 5166a 500065i bk14: 4761a 486912i bk15: 4307a 488791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869404
Row_Buffer_Locality_read = 0.900208
Row_Buffer_Locality_write = 0.414551
Bank_Level_Parallism = 3.176864
Bank_Level_Parallism_Col = 2.918452
Bank_Level_Parallism_Ready = 1.611483
write_to_read_ratio_blp_rw_average = 0.297881
GrpLevelPara = 1.948552 

BW Util details:
bwutil = 0.333944 
total_CMD = 543067 
util_bw = 181354 
Wasted_Col = 99131 
Wasted_Row = 31012 
Idle = 231570 

BW Util Bottlenecks: 
RCDc_limit = 52302 
RCDWRc_limit = 10119 
WTRc_limit = 19171 
RTWc_limit = 69296 
CCDLc_limit = 52433 
rwq = 0 
CCDLc_limit_alone = 40903 
WTRc_limit_alone = 18172 
RTWc_limit_alone = 58765 

Commands details: 
total_CMD = 543067 
n_nop = 430861 
Read = 82602 
Write = 0 
L2_Alloc = 0 
L2_WB = 8075 
n_act = 11527 
n_pre = 11511 
n_ref = 4565658604079112714 
n_req = 88196 
total_req = 90677 

Dual Bus Interface Util: 
issued_total_row = 23038 
issued_total_col = 90677 
Row_Bus_Util =  0.042422 
CoL_Bus_Util = 0.166972 
Either_Row_CoL_Bus_Util = 0.206615 
Issued_on_Two_Bus_Simul_Util = 0.002779 
issued_two_Eff = 0.013448 
queue_avg = 6.261320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543067 n_nop=430287 n_act=11390 n_pre=11374 n_ref_event=0 n_req=89038 n_rd=83398 n_rd_L2_A=0 n_write=0 n_wr_bk=8121 bw_util=0.337
n_activity=345910 dram_eff=0.5291
bk0: 6099a 471531i bk1: 6187a 470037i bk2: 5368a 478880i bk3: 5226a 478534i bk4: 5725a 469536i bk5: 5686a 471137i bk6: 5299a 466869i bk7: 5208a 469511i bk8: 5056a 497181i bk9: 5108a 498439i bk10: 4248a 509889i bk11: 4464a 509861i bk12: 5264a 499960i bk13: 5120a 498072i bk14: 4664a 487088i bk15: 4676a 484819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872178
Row_Buffer_Locality_read = 0.903223
Row_Buffer_Locality_write = 0.413121
Bank_Level_Parallism = 3.243647
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.634528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.337045 
total_CMD = 543067 
util_bw = 183038 
Wasted_Col = 98848 
Wasted_Row = 31277 
Idle = 229904 

BW Util Bottlenecks: 
RCDc_limit = 50154 
RCDWRc_limit = 10441 
WTRc_limit = 18718 
RTWc_limit = 71202 
CCDLc_limit = 53671 
rwq = 0 
CCDLc_limit_alone = 41383 
WTRc_limit_alone = 17761 
RTWc_limit_alone = 59871 

Commands details: 
total_CMD = 543067 
n_nop = 430287 
Read = 83398 
Write = 0 
L2_Alloc = 0 
L2_WB = 8121 
n_act = 11390 
n_pre = 11374 
n_ref = 0 
n_req = 89038 
total_req = 91519 

Dual Bus Interface Util: 
issued_total_row = 22764 
issued_total_col = 91519 
Row_Bus_Util =  0.041917 
CoL_Bus_Util = 0.168522 
Either_Row_CoL_Bus_Util = 0.207672 
Issued_on_Two_Bus_Simul_Util = 0.002768 
issued_two_Eff = 0.013327 
queue_avg = 6.498854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.49885

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199495, Miss = 59931, Miss_rate = 0.300, Pending_hits = 87, Reservation_fails = 278
L2_cache_bank[1]: Access = 198853, Miss = 55558, Miss_rate = 0.279, Pending_hits = 47, Reservation_fails = 43
L2_cache_bank[2]: Access = 194061, Miss = 55214, Miss_rate = 0.285, Pending_hits = 48, Reservation_fails = 153
L2_cache_bank[3]: Access = 198619, Miss = 54872, Miss_rate = 0.276, Pending_hits = 38, Reservation_fails = 26
L2_cache_bank[4]: Access = 195213, Miss = 55418, Miss_rate = 0.284, Pending_hits = 55, Reservation_fails = 222
L2_cache_bank[5]: Access = 195201, Miss = 56050, Miss_rate = 0.287, Pending_hits = 33, Reservation_fails = 38
L2_cache_bank[6]: Access = 194284, Miss = 54782, Miss_rate = 0.282, Pending_hits = 55, Reservation_fails = 33
L2_cache_bank[7]: Access = 193703, Miss = 55154, Miss_rate = 0.285, Pending_hits = 35, Reservation_fails = 32
L2_cache_bank[8]: Access = 197509, Miss = 55542, Miss_rate = 0.281, Pending_hits = 27, Reservation_fails = 27
L2_cache_bank[9]: Access = 193239, Miss = 54449, Miss_rate = 0.282, Pending_hits = 29, Reservation_fails = 35
L2_cache_bank[10]: Access = 196692, Miss = 55426, Miss_rate = 0.282, Pending_hits = 51, Reservation_fails = 25
L2_cache_bank[11]: Access = 194767, Miss = 55459, Miss_rate = 0.285, Pending_hits = 38, Reservation_fails = 50
L2_total_cache_accesses = 2351636
L2_total_cache_misses = 667855
L2_total_cache_miss_rate = 0.2840
L2_total_cache_pending_hits = 543
L2_total_cache_reservation_fails = 962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 120090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 378800
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 108107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27942
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140997
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2073948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 427
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.343
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=2351636
icnt_total_pkts_simt_to_mem=795890
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.9519
	minimum = 5
	maximum = 531
Network latency average = 78.7044
	minimum = 5
	maximum = 531
Slowest packet = 1646003
Flit latency average = 78.7023
	minimum = 5
	maximum = 531
Slowest flit = 1646082
Fragmentation average = 0.000138729
	minimum = 0
	maximum = 264
Injected packet rate average = 0.326329
	minimum = 0.129372 (at node 9)
	maximum = 0.566661 (at node 18)
Accepted packet rate average = 0.326329
	minimum = 0.174613 (at node 22)
	maximum = 0.472467 (at node 2)
Injected flit rate average = 0.326342
	minimum = 0.129405 (at node 9)
	maximum = 0.566661 (at node 18)
Accepted flit rate average= 0.326342
	minimum = 0.174631 (at node 22)
	maximum = 0.472467 (at node 2)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.113 (13 samples)
	minimum = 5 (13 samples)
	maximum = 207.538 (13 samples)
Network latency average = 27.535 (13 samples)
	minimum = 5 (13 samples)
	maximum = 205 (13 samples)
Flit latency average = 27.5347 (13 samples)
	minimum = 5 (13 samples)
	maximum = 205 (13 samples)
Fragmentation average = 2.76718e-05 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.9231 (13 samples)
Injected packet rate average = 0.128759 (13 samples)
	minimum = 0.0609168 (13 samples)
	maximum = 0.319851 (13 samples)
Accepted packet rate average = 0.128759 (13 samples)
	minimum = 0.0800588 (13 samples)
	maximum = 0.282798 (13 samples)
Injected flit rate average = 0.128762 (13 samples)
	minimum = 0.0609193 (13 samples)
	maximum = 0.319851 (13 samples)
Accepted flit rate average = 0.128762 (13 samples)
	minimum = 0.0800643 (13 samples)
	maximum = 0.282798 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 41 sec (101 sec)
gpgpu_simulation_rate = 205880 (inst/sec)
gpgpu_simulation_rate = 4073 (cycle/sec)
gpgpu_silicon_slowdown = 171863x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4259
gpu_sim_insn = 1323702
gpu_ipc =     310.8011
gpu_tot_sim_cycle = 415681
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      53.2083
gpu_tot_issued_cta = 1792
gpu_occupancy = 85.1431% 
gpu_tot_occupancy = 81.0452% 
max_total_param_size = 0
gpu_stall_dramfull = 642616
gpu_stall_icnt2sh    = 1135967
partiton_level_parallism =       2.0437
partiton_level_parallism_total  =       1.9353
partiton_level_parallism_util =       2.9110
partiton_level_parallism_util_total  =       2.4130
L2_BW  =      53.8568 GB/Sec
L2_BW_total  =     127.2755 GB/Sec
gpu_total_sim_rate=214734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 67884, Miss = 55879, Miss_rate = 0.823, Pending_hits = 5953, Reservation_fails = 231652
	L1D_cache_core[1]: Access = 67750, Miss = 55858, Miss_rate = 0.824, Pending_hits = 5897, Reservation_fails = 236159
	L1D_cache_core[2]: Access = 68651, Miss = 56876, Miss_rate = 0.828, Pending_hits = 5943, Reservation_fails = 237303
	L1D_cache_core[3]: Access = 66326, Miss = 54614, Miss_rate = 0.823, Pending_hits = 5733, Reservation_fails = 228132
	L1D_cache_core[4]: Access = 64076, Miss = 52472, Miss_rate = 0.819, Pending_hits = 5691, Reservation_fails = 224880
	L1D_cache_core[5]: Access = 63470, Miss = 51853, Miss_rate = 0.817, Pending_hits = 5771, Reservation_fails = 215232
	L1D_cache_core[6]: Access = 66850, Miss = 55213, Miss_rate = 0.826, Pending_hits = 5664, Reservation_fails = 236293
	L1D_cache_core[7]: Access = 60448, Miss = 49164, Miss_rate = 0.813, Pending_hits = 5103, Reservation_fails = 207560
	L1D_cache_core[8]: Access = 67632, Miss = 55885, Miss_rate = 0.826, Pending_hits = 5817, Reservation_fails = 234127
	L1D_cache_core[9]: Access = 60560, Miss = 49301, Miss_rate = 0.814, Pending_hits = 5342, Reservation_fails = 200455
	L1D_cache_core[10]: Access = 63120, Miss = 51790, Miss_rate = 0.821, Pending_hits = 5317, Reservation_fails = 218182
	L1D_cache_core[11]: Access = 61587, Miss = 50602, Miss_rate = 0.822, Pending_hits = 5291, Reservation_fails = 214095
	L1D_cache_core[12]: Access = 63299, Miss = 51942, Miss_rate = 0.821, Pending_hits = 5671, Reservation_fails = 221882
	L1D_cache_core[13]: Access = 64265, Miss = 52695, Miss_rate = 0.820, Pending_hits = 5684, Reservation_fails = 222575
	L1D_cache_core[14]: Access = 67141, Miss = 55514, Miss_rate = 0.827, Pending_hits = 5931, Reservation_fails = 234436
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 799658
	L1D_total_cache_miss_rate = 0.8218
	L1D_total_cache_pending_hits = 84808
	L1D_total_cache_reservation_fails = 3362963
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3356140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946521
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2819333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 536627
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2277, 2498, 2362, 2509, 2709, 2706, 2477, 2739, 2426, 2380, 2542, 2730, 2582, 2238, 2079, 2528, 2537, 2260, 2621, 2886, 2726, 2777, 2613, 2610, 2768, 2756, 3095, 2672, 2269, 2851, 2494, 2803, 2445, 2683, 2393, 2732, 2411, 2848, 2483, 2512, 2483, 2193, 2893, 2409, 3069, 2440, 2673, 2424, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 3712503
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518999
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3153725
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6939368	W0_Idle:283111	W0_Scoreboard:2703362	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4151992 {8:518999,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83039840 {40:2075996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 403 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 102 
mrq_lat_table:117960 	36930 	32746 	34863 	177857 	74457 	37260 	17660 	4894 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	559700 	1183634 	608011 	10171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	236009 	99943 	216279 	218922 	33032 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107610 	107701 	104489 	163710 	1148839 	728293 	874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	628 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        72       128        72       120        96        84       128       116       264       264       140       104        88       103 
dram[1]:        88       112        72       128       108        84        56        84       120       120       124       164       108       128        78       101 
dram[2]:        96        88        65        72        60       108        96        80       120       128       204       188       128        92        89        89 
dram[3]:       104        88        73        96       104        64        72        72       124       108       120       236       100       116        76       109 
dram[4]:       112       100        66       103        80       100        80        80       128       112       212       268       108       132        76        63 
dram[5]:       112        88        85        97       104       121        80        88       120       124       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:      7843      7958      8137      8067      8575      5540     10042      5541      9722      9666      8872     28663     12853      9956      7698      6349 
dram[1]:      7901      7452      8588      7939      5743      9804      7683      5697     12537     12264     16313     20549     15303      7518      7696      7736 
dram[2]:      7043      7695      7583      8253      7789      6329      7863      5905     10540     21931     21092     15013     11857      7972      6903      7026 
dram[3]:      7846      7808      9063      7600      8259      5530      7713      9676      7325     10125      8715     23328      9330      8107      7512      7509 
dram[4]:      7876      7877      8425      9844      8029      8517      6693      6720      7461      8097     11919     25631      9112     14984      6462      9835 
dram[5]:      5250      7827      5017      7490      8337      7664      6487      8498     14576      9488     28716     14583      9418     11325      8432      8097 
average row accesses per activate:
dram[0]:  7.303754  6.979722  7.602500  7.271635  6.383197  6.687701  6.462213  6.620309  9.608779  9.882239 12.109453 11.660760  9.527724  9.073215  7.103217  7.309524 
dram[1]:  7.074074  7.137894  7.247810  7.433002  6.900110  6.520042  6.435123  6.302174 10.099251  9.853282 11.674479 10.864285  9.042553  9.493648  7.065156  7.044898 
dram[2]:  6.956197  6.781682  6.883055  7.213705  6.901875  6.781759  6.500000  6.174747  9.260788 10.719077 11.920716 11.992575  9.278863  9.172598  7.099719  7.131649 
dram[3]:  6.920856  7.276013  7.534045  7.181928  7.029445  6.668874  6.367580  6.080214  9.666667  9.612432 11.922438 12.236842  8.966841  9.019097  6.830645  7.196404 
dram[4]:  7.019376  7.148889  7.186298  7.128205  6.669165  6.815673  6.794152  6.251360  9.498148  9.543438 10.859813 11.715847  9.354386 10.000000  6.941255  6.703966 
dram[5]:  7.177948  7.006309  7.292714  7.108449  6.777416  7.030647  6.581006  6.686705 10.456141 10.185741 11.574468 12.002625  9.463286  9.297535  7.402332  6.884253 
average row locality = 534817/69204 = 7.728123
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       362       363       352       367       400       408       587       598       333       338       122       100       132       131       347       372 
dram[1]:       348       351       339       332       385       404       561       626       326       297       117       119       141       125       333       362 
dram[2]:       381       344       378       360       386       413       589       591       356       284       115        94       139       155       346       361 
dram[3]:       376       343       336       363       412       396       581       598       339       326       125       121       147       153       356       352 
dram[4]:       374       335       355       335       409       427       605       585       329       321       133        92       131       146       361       354 
dram[5]:       371       368       349       338       404       433       584       615       314       337       113       124       137       138       334       347 
total dram writes = 31692
bank skew: 626/92 = 6.80
chip skew: 5324/5166 = 1.03
average mf latency per bank:
dram[0]:      17369     19897     17656     19216     15024     17686     10057     12008     30165     25467    150066    226423    138538    164182     15484     16368
dram[1]:      18026     21291     17609     22155     15530     18601     10429     11244     24026     30422    150625    195446    129235    177454     15448     17924
dram[2]:      17971     18630     17856     18202     17648     15025     11003     10413     22959     29020    170168    213750    141499    117287     16871     15718
dram[3]:      16151     17752     17759     16345     14168     14916      9622      9501     21993     23122    138014    148712    119554    102891     14383     14645
dram[4]:      19482     16613     20170     16215     17598     13317     11515      9074     27476     21639    173910    184220    169296    105240     17566     12849
dram[5]:      19973     18576     20796     19636     17741     15438     11876     10338     29880     25692    204296    170238    165497    139203     19166     17208
maximum mf latency per bank:
dram[0]:       1258      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1342      1379      1411      1262      1642      1401      1410      1435      1404      1465      1586      1510      1338      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1404      1354      1367      1481      1474      1437      1346      1427      1317      1365      1501      1315
dram[3]:       1436      1217      1246      1559      1444      1446      1345      1301      1226      1409      1242      1324      1290      1470      1283      1260
dram[4]:       1328      1240      1484      1239      1546      1739      1497      1410      1410      1430      1478      1257      1326      1357      1438      1209
dram[5]:       1385      1327      1352      1378      1600      1489      1556      1657      1448      1481      1409      1370      1336      1507      1444      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=434920 n_act=11568 n_pre=11552 n_ref_event=94358138646096 n_req=89683 n_rd=83977 n_rd_L2_A=0 n_write=0 n_wr_bk=8211 bw_util=0.336
n_activity=346084 dram_eff=0.5327
bk0: 5953a 482156i bk1: 6065a 477300i bk2: 5654a 485127i bk3: 5599a 482559i bk4: 5710a 472947i bk5: 5741a 476387i bk6: 5303a 471502i bk7: 5397a 472700i bk8: 4844a 504190i bk9: 4924a 503285i bk10: 4804a 512835i bk11: 4548a 514903i bk12: 4856a 506144i bk13: 4950a 508311i bk14: 4865a 489665i bk15: 4764a 490495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871102
Row_Buffer_Locality_read = 0.901842
Row_Buffer_Locality_write = 0.418682
Bank_Level_Parallism = 3.240666
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.629394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.336031 
total_CMD = 548688 
util_bw = 184376 
Wasted_Col = 99892 
Wasted_Row = 29584 
Idle = 234836 

BW Util Bottlenecks: 
RCDc_limit = 50774 
RCDWRc_limit = 10357 
WTRc_limit = 19366 
RTWc_limit = 69759 
CCDLc_limit = 52892 
rwq = 0 
CCDLc_limit_alone = 41544 
WTRc_limit_alone = 18362 
RTWc_limit_alone = 59415 

Commands details: 
total_CMD = 548688 
n_nop = 434920 
Read = 83977 
Write = 0 
L2_Alloc = 0 
L2_WB = 8211 
n_act = 11568 
n_pre = 11552 
n_ref = 94358138646096 
n_req = 89683 
total_req = 92188 

Dual Bus Interface Util: 
issued_total_row = 23120 
issued_total_col = 92188 
Row_Bus_Util =  0.042137 
CoL_Bus_Util = 0.168015 
Either_Row_CoL_Bus_Util = 0.207346 
Issued_on_Two_Bus_Simul_Util = 0.002807 
issued_two_Eff = 0.013536 
queue_avg = 6.393398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=435530 n_act=11562 n_pre=11546 n_ref_event=0 n_req=89099 n_rd=83493 n_rd_L2_A=0 n_write=0 n_wr_bk=8018 bw_util=0.3336
n_activity=348144 dram_eff=0.5257
bk0: 6218a 480948i bk1: 6101a 478151i bk2: 5381a 484066i bk3: 5561a 482518i bk4: 5758a 476461i bk5: 5685a 476825i bk6: 5194a 476727i bk7: 5207a 475613i bk8: 5208a 503753i bk9: 4936a 504320i bk10: 4412a 515324i bk11: 4496a 514704i bk12: 4956a 505354i bk13: 5088a 508519i bk14: 4565a 492260i bk15: 4727a 489547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870302
Row_Buffer_Locality_read = 0.900926
Row_Buffer_Locality_write = 0.414199
Bank_Level_Parallism = 3.180573
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.610790
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.333563 
total_CMD = 548688 
util_bw = 183022 
Wasted_Col = 100025 
Wasted_Row = 31955 
Idle = 233686 

BW Util Bottlenecks: 
RCDc_limit = 51834 
RCDWRc_limit = 10458 
WTRc_limit = 18989 
RTWc_limit = 69895 
CCDLc_limit = 52486 
rwq = 0 
CCDLc_limit_alone = 40996 
WTRc_limit_alone = 18076 
RTWc_limit_alone = 59318 

Commands details: 
total_CMD = 548688 
n_nop = 435530 
Read = 83493 
Write = 0 
L2_Alloc = 0 
L2_WB = 8018 
n_act = 11562 
n_pre = 11546 
n_ref = 0 
n_req = 89099 
total_req = 91511 

Dual Bus Interface Util: 
issued_total_row = 23108 
issued_total_col = 91511 
Row_Bus_Util =  0.042115 
CoL_Bus_Util = 0.166781 
Either_Row_CoL_Bus_Util = 0.206234 
Issued_on_Two_Bus_Simul_Util = 0.002663 
issued_two_Eff = 0.012911 
queue_avg = 6.243703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=434607 n_act=11694 n_pre=11678 n_ref_event=0 n_req=89692 n_rd=84014 n_rd_L2_A=0 n_write=0 n_wr_bk=8170 bw_util=0.336
n_activity=347113 dram_eff=0.5311
bk0: 6035a 478649i bk1: 5899a 477598i bk2: 5331a 483931i bk3: 5763a 482160i bk4: 5764a 478517i bk5: 5745a 475654i bk6: 5291a 473409i bk7: 5500a 471771i bk8: 4724a 502034i bk9: 4956a 507195i bk10: 4596a 515672i bk11: 4796a 515147i bk12: 5077a 506442i bk13: 4987a 505972i bk14: 4630a 491849i bk15: 4920a 489671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869687
Row_Buffer_Locality_read = 0.900886
Row_Buffer_Locality_write = 0.408066
Bank_Level_Parallism = 3.203904
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.600060
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.336016 
total_CMD = 548688 
util_bw = 184368 
Wasted_Col = 100103 
Wasted_Row = 31184 
Idle = 233033 

BW Util Bottlenecks: 
RCDc_limit = 52000 
RCDWRc_limit = 10466 
WTRc_limit = 18431 
RTWc_limit = 71750 
CCDLc_limit = 53393 
rwq = 0 
CCDLc_limit_alone = 41182 
WTRc_limit_alone = 17479 
RTWc_limit_alone = 60491 

Commands details: 
total_CMD = 548688 
n_nop = 434607 
Read = 84014 
Write = 0 
L2_Alloc = 0 
L2_WB = 8170 
n_act = 11694 
n_pre = 11678 
n_ref = 0 
n_req = 89692 
total_req = 92184 

Dual Bus Interface Util: 
issued_total_row = 23372 
issued_total_col = 92184 
Row_Bus_Util =  0.042596 
CoL_Bus_Util = 0.168008 
Either_Row_CoL_Bus_Util = 0.207916 
Issued_on_Two_Bus_Simul_Util = 0.002688 
issued_two_Eff = 0.012929 
queue_avg = 6.474351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.47435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 415725 -   mf: uid=7375141, sid4294967295:w4294967295, part=3, addr=0xc0257d00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (415625), 
Ready @ 415734 -   mf: uid=7375142, sid4294967295:w4294967295, part=3, addr=0xc023fd80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (415634), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=436249 n_act=11489 n_pre=11473 n_ref_event=0 n_req=88396 n_rd=82800 n_rd_L2_A=0 n_write=0 n_wr_bk=8106 bw_util=0.3314
n_activity=344040 dram_eff=0.5285
bk0: 6020a 479565i bk1: 6184a 478740i bk2: 5242a 486628i bk3: 5534a 483381i bk4: 5726a 480474i bk5: 5550a 476540i bk6: 5014a 478266i bk7: 5089a 473352i bk8: 5144a 502826i bk9: 5060a 502812i bk10: 4236a 517237i bk11: 4584a 517256i bk12: 4993a 507409i bk13: 5026a 506406i bk14: 4643a 490685i bk15: 4755a 492112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870096
Row_Buffer_Locality_read = 0.901739
Row_Buffer_Locality_write = 0.401894
Bank_Level_Parallism = 3.178445
Bank_Level_Parallism_Col = 2.919016
Bank_Level_Parallism_Ready = 1.590388
write_to_read_ratio_blp_rw_average = 0.307729
GrpLevelPara = 1.962068 

BW Util details:
bwutil = 0.331358 
total_CMD = 548688 
util_bw = 181812 
Wasted_Col = 99913 
Wasted_Row = 30527 
Idle = 236436 

BW Util Bottlenecks: 
RCDc_limit = 51536 
RCDWRc_limit = 10545 
WTRc_limit = 18526 
RTWc_limit = 73387 
CCDLc_limit = 52899 
rwq = 0 
CCDLc_limit_alone = 41015 
WTRc_limit_alone = 17673 
RTWc_limit_alone = 62356 

Commands details: 
total_CMD = 548688 
n_nop = 436249 
Read = 82800 
Write = 0 
L2_Alloc = 0 
L2_WB = 8106 
n_act = 11489 
n_pre = 11473 
n_ref = 0 
n_req = 88396 
total_req = 90906 

Dual Bus Interface Util: 
issued_total_row = 22962 
issued_total_col = 90906 
Row_Bus_Util =  0.041849 
CoL_Bus_Util = 0.165679 
Either_Row_CoL_Bus_Util = 0.204923 
Issued_on_Two_Bus_Simul_Util = 0.002604 
issued_two_Eff = 0.012709 
queue_avg = 6.177081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=436097 n_act=11536 n_pre=11520 n_ref_event=4565658604079112714 n_req=88552 n_rd=82938 n_rd_L2_A=0 n_write=0 n_wr_bk=8106 bw_util=0.3319
n_activity=344419 dram_eff=0.5287
bk0: 6049a 480190i bk1: 6000a 480481i bk2: 5536a 482550i bk3: 5434a 485443i bk4: 5721a 478254i bk5: 5661a 475723i bk6: 5226a 475552i bk7: 5169a 476283i bk8: 4944a 501874i bk9: 4972a 504811i bk10: 4572a 514254i bk11: 4236a 518845i bk12: 5184a 508104i bk13: 5166a 505657i bk14: 4761a 492512i bk15: 4307a 494406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869828
Row_Buffer_Locality_read = 0.900564
Row_Buffer_Locality_write = 0.415746
Bank_Level_Parallism = 3.171009
Bank_Level_Parallism_Col = 2.913320
Bank_Level_Parallism_Ready = 1.609108
write_to_read_ratio_blp_rw_average = 0.297353
GrpLevelPara = 1.946696 

BW Util details:
bwutil = 0.331861 
total_CMD = 548688 
util_bw = 182088 
Wasted_Col = 99381 
Wasted_Row = 31096 
Idle = 236123 

BW Util Bottlenecks: 
RCDc_limit = 52345 
RCDWRc_limit = 10148 
WTRc_limit = 19175 
RTWc_limit = 69333 
CCDLc_limit = 52599 
rwq = 0 
CCDLc_limit_alone = 41069 
WTRc_limit_alone = 18176 
RTWc_limit_alone = 58802 

Commands details: 
total_CMD = 548688 
n_nop = 436097 
Read = 82938 
Write = 0 
L2_Alloc = 0 
L2_WB = 8106 
n_act = 11536 
n_pre = 11520 
n_ref = 4565658604079112714 
n_req = 88552 
total_req = 91044 

Dual Bus Interface Util: 
issued_total_row = 23056 
issued_total_col = 91044 
Row_Bus_Util =  0.042020 
CoL_Bus_Util = 0.165930 
Either_Row_CoL_Bus_Util = 0.205200 
Issued_on_Two_Bus_Simul_Util = 0.002750 
issued_two_Eff = 0.013402 
queue_avg = 6.210238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=548688 n_nop=435525 n_act=11399 n_pre=11383 n_ref_event=0 n_req=89395 n_rd=83734 n_rd_L2_A=0 n_write=0 n_wr_bk=8150 bw_util=0.3349
n_activity=347351 dram_eff=0.5291
bk0: 6099a 477150i bk1: 6187a 475659i bk2: 5368a 484477i bk3: 5226a 484134i bk4: 5725a 475132i bk5: 5686a 476754i bk6: 5299a 472489i bk7: 5208a 475132i bk8: 5184a 502509i bk9: 5236a 503734i bk10: 4288a 515415i bk11: 4504a 515391i bk12: 5264a 505559i bk13: 5120a 503673i bk14: 4664a 492703i bk15: 4676a 490420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872588
Row_Buffer_Locality_read = 0.903576
Row_Buffer_Locality_write = 0.414238
Bank_Level_Parallism = 3.237275
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.632064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.334923 
total_CMD = 548688 
util_bw = 183768 
Wasted_Col = 99105 
Wasted_Row = 31350 
Idle = 234465 

BW Util Bottlenecks: 
RCDc_limit = 50182 
RCDWRc_limit = 10481 
WTRc_limit = 18718 
RTWc_limit = 71202 
CCDLc_limit = 53865 
rwq = 0 
CCDLc_limit_alone = 41577 
WTRc_limit_alone = 17761 
RTWc_limit_alone = 59871 

Commands details: 
total_CMD = 548688 
n_nop = 435525 
Read = 83734 
Write = 0 
L2_Alloc = 0 
L2_WB = 8150 
n_act = 11399 
n_pre = 11383 
n_ref = 0 
n_req = 89395 
total_req = 91884 

Dual Bus Interface Util: 
issued_total_row = 22782 
issued_total_col = 91884 
Row_Bus_Util =  0.041521 
CoL_Bus_Util = 0.167461 
Either_Row_CoL_Bus_Util = 0.206243 
Issued_on_Two_Bus_Simul_Util = 0.002739 
issued_two_Eff = 0.013282 
queue_avg = 6.444360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.44436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 202231, Miss = 62323, Miss_rate = 0.308, Pending_hits = 87, Reservation_fails = 278
L2_cache_bank[1]: Access = 199533, Miss = 55894, Miss_rate = 0.280, Pending_hits = 47, Reservation_fails = 43
L2_cache_bank[2]: Access = 194749, Miss = 55554, Miss_rate = 0.285, Pending_hits = 48, Reservation_fails = 153
L2_cache_bank[3]: Access = 199299, Miss = 55208, Miss_rate = 0.277, Pending_hits = 38, Reservation_fails = 26
L2_cache_bank[4]: Access = 195901, Miss = 55762, Miss_rate = 0.285, Pending_hits = 55, Reservation_fails = 222
L2_cache_bank[5]: Access = 195881, Miss = 56390, Miss_rate = 0.288, Pending_hits = 33, Reservation_fails = 38
L2_cache_bank[6]: Access = 194972, Miss = 55126, Miss_rate = 0.283, Pending_hits = 55, Reservation_fails = 33
L2_cache_bank[7]: Access = 194383, Miss = 55498, Miss_rate = 0.286, Pending_hits = 35, Reservation_fails = 32
L2_cache_bank[8]: Access = 198189, Miss = 55878, Miss_rate = 0.282, Pending_hits = 27, Reservation_fails = 27
L2_cache_bank[9]: Access = 193919, Miss = 54793, Miss_rate = 0.283, Pending_hits = 29, Reservation_fails = 35
L2_cache_bank[10]: Access = 197372, Miss = 55762, Miss_rate = 0.283, Pending_hits = 51, Reservation_fails = 25
L2_cache_bank[11]: Access = 195447, Miss = 55803, Miss_rate = 0.286, Pending_hits = 38, Reservation_fails = 50
L2_total_cache_accesses = 2361876
L2_total_cache_misses = 673991
L2_total_cache_miss_rate = 0.2854
L2_total_cache_pending_hits = 543
L2_total_cache_reservation_fails = 962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 120094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 380836
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28455
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 144580
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2075996
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 427
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.341
L2_cache_fill_port_util = 0.100

icnt_total_pkts_mem_to_simt=2361876
icnt_total_pkts_simt_to_mem=804594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.963
	minimum = 5
	maximum = 496
Network latency average = 68.9455
	minimum = 5
	maximum = 478
Slowest packet = 3151074
Flit latency average = 68.9455
	minimum = 5
	maximum = 478
Slowest flit = 3151923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.16474
	minimum = 0.12773 (at node 0)
	maximum = 0.642404 (at node 15)
Accepted packet rate average = 0.16474
	minimum = 0.130077 (at node 16)
	maximum = 0.611411 (at node 15)
Injected flit rate average = 0.16474
	minimum = 0.12773 (at node 0)
	maximum = 0.642404 (at node 15)
Accepted flit rate average= 0.16474
	minimum = 0.130077 (at node 16)
	maximum = 0.611411 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1737 (14 samples)
	minimum = 5 (14 samples)
	maximum = 228.143 (14 samples)
Network latency average = 30.4929 (14 samples)
	minimum = 5 (14 samples)
	maximum = 224.5 (14 samples)
Flit latency average = 30.4926 (14 samples)
	minimum = 5 (14 samples)
	maximum = 224.5 (14 samples)
Fragmentation average = 2.56952e-05 (14 samples)
	minimum = 0 (14 samples)
	maximum = 34.2857 (14 samples)
Injected packet rate average = 0.131329 (14 samples)
	minimum = 0.0656891 (14 samples)
	maximum = 0.342891 (14 samples)
Accepted packet rate average = 0.131329 (14 samples)
	minimum = 0.0836316 (14 samples)
	maximum = 0.306271 (14 samples)
Injected flit rate average = 0.131332 (14 samples)
	minimum = 0.0656914 (14 samples)
	maximum = 0.342891 (14 samples)
Accepted flit rate average = 0.131332 (14 samples)
	minimum = 0.0836366 (14 samples)
	maximum = 0.306271 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 214734 (inst/sec)
gpgpu_simulation_rate = 4035 (cycle/sec)
gpgpu_silicon_slowdown = 173482x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 103872
gpu_sim_insn = 2766132
gpu_ipc =      26.6302
gpu_tot_sim_cycle = 519553
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      47.8946
gpu_tot_issued_cta = 1920
gpu_occupancy = 86.1139% 
gpu_tot_occupancy = 82.0748% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       1.6244
partiton_level_parallism_total  =       1.8731
partiton_level_parallism_util =       2.0184
partiton_level_parallism_util_total  =       2.3339
L2_BW  =     141.4298 GB/Sec
L2_BW_total  =     130.1053 GB/Sec
gpu_total_sim_rate=194404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 81357, Miss = 67584, Miss_rate = 0.831, Pending_hits = 6621, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 81285, Miss = 67588, Miss_rate = 0.831, Pending_hits = 6606, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 82186, Miss = 68655, Miss_rate = 0.835, Pending_hits = 6613, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 78670, Miss = 65212, Miss_rate = 0.829, Pending_hits = 6347, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 76403, Miss = 63183, Miss_rate = 0.827, Pending_hits = 6273, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 76065, Miss = 62701, Miss_rate = 0.824, Pending_hits = 6389, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 80165, Miss = 66793, Miss_rate = 0.833, Pending_hits = 6296, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 73973, Miss = 60896, Miss_rate = 0.823, Pending_hits = 5774, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 79657, Miss = 66274, Miss_rate = 0.832, Pending_hits = 6413, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 74340, Miss = 61281, Miss_rate = 0.824, Pending_hits = 6012, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 75423, Miss = 62376, Miss_rate = 0.827, Pending_hits = 5932, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 73664, Miss = 61065, Miss_rate = 0.829, Pending_hits = 5857, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 76585, Miss = 63505, Miss_rate = 0.829, Pending_hits = 6287, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 77984, Miss = 64597, Miss_rate = 0.828, Pending_hits = 6375, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 79472, Miss = 66223, Miss_rate = 0.833, Pending_hits = 6537, Reservation_fails = 306318
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 967933
	L1D_total_cache_miss_rate = 0.8293
	L1D_total_cache_pending_hits = 94332
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 94082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 681367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115787
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2647, 2907, 2775, 2879, 3130, 3127, 2902, 3204, 2858, 2846, 3052, 3164, 2983, 2684, 2521, 2961, 2927, 2701, 3066, 3330, 3170, 3200, 3067, 3043, 3188, 3167, 3520, 3103, 2657, 3318, 2892, 3236, 2963, 3104, 2773, 3210, 2868, 3217, 2947, 2946, 2875, 2604, 3230, 2852, 3491, 2876, 3085, 2826, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 4899078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 681367
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9093377	W0_Idle:296259	W0_Scoreboard:3232329	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5450936 {8:681367,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109018720 {40:2725468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 399 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 104 
mrq_lat_table:134803 	43971 	38642 	40725 	195098 	82586 	44388 	22979 	6759 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	723226 	1541073 	738936 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	256835 	113163 	266434 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	121102 	125026 	128498 	208850 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	190 	818 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       128       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       124       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       129       128       204       188       128        96        89        89 
dram[3]:       120       112        73        96       104        64        96        80       128       128       120       236       108       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       128       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       130       129       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.742038  7.456914  8.058824  7.700778  6.725024  7.074331  6.619418  6.888557  9.836206  9.907850 12.244988 12.060046 10.287272  9.672297  7.502481  7.695373 
dram[1]:  7.476238  7.580184  7.671264  7.822526  7.240891  6.874269  6.712274  6.563230  9.891585  9.900515 11.738041 11.111111  9.629382 10.047945  7.430233  7.389724 
dram[2]:  7.355445  7.162722  7.360311  7.594594  7.086567  7.045410  6.753247  6.366007  9.234910 10.612432 12.302108 12.227172  9.972927  9.750419  7.496114  7.457317 
dram[3]:  7.431174  7.717817  7.957473  7.612653  7.388542  6.925000  6.582828  6.326667  9.652244  9.649919 12.204938 12.299304  9.686047  9.694860  7.271039  7.593156 
dram[4]:  7.438755  7.440245  7.697649  7.758381  7.117352  7.112920  7.041754  6.498539  9.481300  9.626229 11.419913 11.784173  9.983334 10.543210  7.302469  7.104031 
dram[5]:  7.566192  7.359726  7.786464  7.551445  6.985251  7.364301  6.749503  6.882837 10.398614 10.210351 12.028777 12.556626  9.978583  9.854304  7.864130  7.475827 
average row locality = 610228/75542 = 8.077996
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       730       745       403       416       148       121       142       145       372       400 
dram[1]:       370       378       369       358       436       457       706       778       400       367       145       142       148       135       364       382 
dram[2]:       408       367       403       386       434       466       730       744       430       353       140       115       147       169       368       387 
dram[3]:       402       364       366       391       463       456       732       752       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       750       726       401       393       157       118       140       157       385       378 
dram[5]:       401       393       375       366       456       483       731       767       386       409       132       145       145       149       360       372 
total dram writes = 36285
bank skew: 778/115 = 6.77
chip skew: 6105/5935 = 1.03
average mf latency per bank:
dram[0]:      18995     22139     19536     22093     16300     19047      9961     11784     27898     23901    163723    254351    173295    205801     17112     19140
dram[1]:      20015     23517     19285     25026     16519     19831     10093     11241     22645     28441    159848    222105    163094    225946     17218     20666
dram[2]:      19278     19983     19465     19396     18168     15640     10364      9923     21547     26092    174518    219416    169296    134505     18352     16928
dram[3]:      18280     19873     20157     18540     15713     15788      9687      9667     21238     21990    156543    170975    159192    136129     16484     16711
dram[4]:      22272     18152     22667     17998     18774     13790     11378      8965     26030     20369    197114    189554    215028    129885     20123     14499
dram[5]:      22518     20473     24475     21677     19836     16586     11994      9945     28281     23831    248575    189023    222648    169458     22239     19177
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=557188 n_act=12583 n_pre=12567 n_ref_event=94358138646096 n_req=102241 n_rd=95805 n_rd_L2_A=0 n_write=0 n_wr_bk=9312 bw_util=0.3066
n_activity=397423 dram_eff=0.529
bk0: 6781a 610117i bk1: 6929a 605615i bk2: 6518a 612523i bk3: 6435a 610110i bk4: 6498a 600910i bk5: 6573a 603106i bk6: 6131a 595668i bk7: 6221a 597876i bk8: 5460a 633669i bk9: 5540a 632766i bk10: 5412a 644105i bk11: 5144a 646627i bk12: 5520a 637928i bk13: 5582a 640230i bk14: 5573a 618760i bk15: 5488a 619871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877006
Row_Buffer_Locality_read = 0.907093
Row_Buffer_Locality_write = 0.429149
Bank_Level_Parallism = 3.273010
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.656218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.306554 
total_CMD = 685798 
util_bw = 210234 
Wasted_Col = 111646 
Wasted_Row = 34343 
Idle = 329575 

BW Util Bottlenecks: 
RCDc_limit = 55632 
RCDWRc_limit = 11451 
WTRc_limit = 20629 
RTWc_limit = 77652 
CCDLc_limit = 59403 
rwq = 0 
CCDLc_limit_alone = 46670 
WTRc_limit_alone = 19548 
RTWc_limit_alone = 66000 

Commands details: 
total_CMD = 685798 
n_nop = 557188 
Read = 95805 
Write = 0 
L2_Alloc = 0 
L2_WB = 9312 
n_act = 12583 
n_pre = 12567 
n_ref = 94358138646096 
n_req = 102241 
total_req = 105117 

Dual Bus Interface Util: 
issued_total_row = 25150 
issued_total_col = 105117 
Row_Bus_Util =  0.036673 
CoL_Bus_Util = 0.153277 
Either_Row_CoL_Bus_Util = 0.187533 
Issued_on_Two_Bus_Simul_Util = 0.002416 
issued_two_Eff = 0.012884 
queue_avg = 6.053938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=557667 n_act=12643 n_pre=12627 n_ref_event=0 n_req=101670 n_rd=95318 n_rd_L2_A=0 n_write=0 n_wr_bk=9128 bw_util=0.3046
n_activity=400011 dram_eff=0.5222
bk0: 7050a 610690i bk1: 6905a 607052i bk2: 6217a 611782i bk3: 6401a 610272i bk4: 6574a 603845i bk5: 6502a 604592i bk6: 6010a 602617i bk7: 6055a 601969i bk8: 5860a 631915i bk9: 5548a 634150i bk10: 5060a 646748i bk11: 5112a 646080i bk12: 5612a 636254i bk13: 5716a 640224i bk14: 5289a 621965i bk15: 5407a 618530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875706
Row_Buffer_Locality_read = 0.905800
Row_Buffer_Locality_write = 0.424118
Bank_Level_Parallism = 3.200162
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.633159
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.304597 
total_CMD = 685798 
util_bw = 208892 
Wasted_Col = 112456 
Wasted_Row = 36853 
Idle = 327597 

BW Util Bottlenecks: 
RCDc_limit = 57056 
RCDWRc_limit = 11668 
WTRc_limit = 20499 
RTWc_limit = 77900 
CCDLc_limit = 59048 
rwq = 0 
CCDLc_limit_alone = 46314 
WTRc_limit_alone = 19514 
RTWc_limit_alone = 66151 

Commands details: 
total_CMD = 685798 
n_nop = 557667 
Read = 95318 
Write = 0 
L2_Alloc = 0 
L2_WB = 9128 
n_act = 12643 
n_pre = 12627 
n_ref = 0 
n_req = 101670 
total_req = 104446 

Dual Bus Interface Util: 
issued_total_row = 25270 
issued_total_col = 104446 
Row_Bus_Util =  0.036848 
CoL_Bus_Util = 0.152298 
Either_Row_CoL_Bus_Util = 0.186835 
Issued_on_Two_Bus_Simul_Util = 0.002311 
issued_two_Eff = 0.012370 
queue_avg = 6.006620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=556654 n_act=12804 n_pre=12788 n_ref_event=0 n_req=102280 n_rd=95846 n_rd_L2_A=0 n_write=0 n_wr_bk=9304 bw_util=0.3067
n_activity=398250 dram_eff=0.5281
bk0: 6907a 606881i bk1: 6759a 606223i bk2: 6163a 612242i bk3: 6539a 610749i bk4: 6564a 603371i bk5: 6577a 601042i bk6: 6095a 598809i bk7: 6356a 596616i bk8: 5384a 630535i bk9: 5584a 635894i bk10: 5168a 647218i bk11: 5424a 646989i bk12: 5733a 638255i bk13: 5635a 636528i bk14: 5322a 621011i bk15: 5636a 618433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874873
Row_Buffer_Locality_read = 0.905630
Row_Buffer_Locality_write = 0.416693
Bank_Level_Parallism = 3.246911
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.636418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.306650 
total_CMD = 685798 
util_bw = 210300 
Wasted_Col = 112157 
Wasted_Row = 36144 
Idle = 327197 

BW Util Bottlenecks: 
RCDc_limit = 57204 
RCDWRc_limit = 11595 
WTRc_limit = 20121 
RTWc_limit = 79613 
CCDLc_limit = 59610 
rwq = 0 
CCDLc_limit_alone = 46102 
WTRc_limit_alone = 19071 
RTWc_limit_alone = 67155 

Commands details: 
total_CMD = 685798 
n_nop = 556654 
Read = 95846 
Write = 0 
L2_Alloc = 0 
L2_WB = 9304 
n_act = 12804 
n_pre = 12788 
n_ref = 0 
n_req = 102280 
total_req = 105150 

Dual Bus Interface Util: 
issued_total_row = 25592 
issued_total_col = 105150 
Row_Bus_Util =  0.037317 
CoL_Bus_Util = 0.153325 
Either_Row_CoL_Bus_Util = 0.188312 
Issued_on_Two_Bus_Simul_Util = 0.002330 
issued_two_Eff = 0.012374 
queue_avg = 6.218978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21898
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=558144 n_act=12568 n_pre=12552 n_ref_event=0 n_req=101186 n_rd=94832 n_rd_L2_A=0 n_write=0 n_wr_bk=9246 bw_util=0.3035
n_activity=397063 dram_eff=0.5242
bk0: 6856a 609253i bk1: 7000a 607130i bk2: 6102a 614894i bk3: 6382a 611676i bk4: 6562a 607641i bk5: 6374a 602262i bk6: 5850a 603387i bk7: 5949a 599136i bk8: 5764a 630831i bk9: 5692a 631050i bk10: 4852a 648399i bk11: 5216a 648905i bk12: 5677a 638644i bk13: 5670a 638693i bk14: 5395a 619611i bk15: 5491a 620550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875852
Row_Buffer_Locality_read = 0.906730
Row_Buffer_Locality_write = 0.415014
Bank_Level_Parallism = 3.206309
Bank_Level_Parallism_Col = 2.983723
Bank_Level_Parallism_Ready = 1.622349
write_to_read_ratio_blp_rw_average = 0.309102
GrpLevelPara = 1.971938 

BW Util details:
bwutil = 0.303524 
total_CMD = 685798 
util_bw = 208156 
Wasted_Col = 112609 
Wasted_Row = 35535 
Idle = 329498 

BW Util Bottlenecks: 
RCDc_limit = 56716 
RCDWRc_limit = 11688 
WTRc_limit = 19901 
RTWc_limit = 82270 
CCDLc_limit = 60148 
rwq = 0 
CCDLc_limit_alone = 46664 
WTRc_limit_alone = 18982 
RTWc_limit_alone = 69705 

Commands details: 
total_CMD = 685798 
n_nop = 558144 
Read = 94832 
Write = 0 
L2_Alloc = 0 
L2_WB = 9246 
n_act = 12568 
n_pre = 12552 
n_ref = 0 
n_req = 101186 
total_req = 104078 

Dual Bus Interface Util: 
issued_total_row = 25120 
issued_total_col = 104078 
Row_Bus_Util =  0.036629 
CoL_Bus_Util = 0.151762 
Either_Row_CoL_Bus_Util = 0.186139 
Issued_on_Two_Bus_Simul_Util = 0.002251 
issued_two_Eff = 0.012095 
queue_avg = 5.951420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=558424 n_act=12557 n_pre=12541 n_ref_event=4565658604079112714 n_req=101025 n_rd=94682 n_rd_L2_A=0 n_write=0 n_wr_bk=9203 bw_util=0.303
n_activity=395560 dram_eff=0.5253
bk0: 6897a 609966i bk1: 6808a 607916i bk2: 6388a 610684i bk3: 6274a 615002i bk4: 6537a 606004i bk5: 6425a 602620i bk6: 6070a 602202i bk7: 6005a 602954i bk8: 5576a 629907i bk9: 5612a 632815i bk10: 5184a 646624i bk11: 4844a 650508i bk12: 5832a 639947i bk13: 5802a 636648i bk14: 5433a 621413i bk15: 4995a 623590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875793
Row_Buffer_Locality_read = 0.905800
Row_Buffer_Locality_write = 0.427873
Bank_Level_Parallism = 3.199352
Bank_Level_Parallism_Col = 2.974957
Bank_Level_Parallism_Ready = 1.635059
write_to_read_ratio_blp_rw_average = 0.297598
GrpLevelPara = 1.953124 

BW Util details:
bwutil = 0.302961 
total_CMD = 685798 
util_bw = 207770 
Wasted_Col = 111303 
Wasted_Row = 35739 
Idle = 330986 

BW Util Bottlenecks: 
RCDc_limit = 57355 
RCDWRc_limit = 11181 
WTRc_limit = 20678 
RTWc_limit = 77123 
CCDLc_limit = 59224 
rwq = 0 
CCDLc_limit_alone = 46342 
WTRc_limit_alone = 19603 
RTWc_limit_alone = 65316 

Commands details: 
total_CMD = 685798 
n_nop = 558424 
Read = 94682 
Write = 0 
L2_Alloc = 0 
L2_WB = 9203 
n_act = 12557 
n_pre = 12541 
n_ref = 4565658604079112714 
n_req = 101025 
total_req = 103885 

Dual Bus Interface Util: 
issued_total_row = 25098 
issued_total_col = 103885 
Row_Bus_Util =  0.036597 
CoL_Bus_Util = 0.151480 
Either_Row_CoL_Bus_Util = 0.185731 
Issued_on_Two_Bus_Simul_Util = 0.002346 
issued_two_Eff = 0.012632 
queue_avg = 5.922257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685798 n_nop=557885 n_act=12431 n_pre=12415 n_ref_event=0 n_req=101826 n_rd=95438 n_rd_L2_A=0 n_write=0 n_wr_bk=9244 bw_util=0.3053
n_activity=397507 dram_eff=0.5267
bk0: 6903a 604394i bk1: 7019a 603623i bk2: 6200a 613320i bk3: 6078a 611390i bk4: 6529a 600527i bk5: 6498a 604013i bk6: 6095a 597542i bk7: 6024a 601177i bk8: 5756a 631776i bk9: 5860a 631885i bk10: 4936a 647314i bk11: 5128a 647513i bk12: 5900a 638198i bk13: 5772a 633644i bk14: 5340a 622078i bk15: 5400a 621432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878008
Row_Buffer_Locality_read = 0.908317
Row_Buffer_Locality_write = 0.425172
Bank_Level_Parallism = 3.273220
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.658858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.305285 
total_CMD = 685798 
util_bw = 209364 
Wasted_Col = 110867 
Wasted_Row = 35894 
Idle = 329673 

BW Util Bottlenecks: 
RCDc_limit = 55212 
RCDWRc_limit = 11527 
WTRc_limit = 20306 
RTWc_limit = 79289 
CCDLc_limit = 60641 
rwq = 0 
CCDLc_limit_alone = 46756 
WTRc_limit_alone = 19270 
RTWc_limit_alone = 66440 

Commands details: 
total_CMD = 685798 
n_nop = 557885 
Read = 95438 
Write = 0 
L2_Alloc = 0 
L2_WB = 9244 
n_act = 12431 
n_pre = 12415 
n_ref = 0 
n_req = 101826 
total_req = 104682 

Dual Bus Interface Util: 
issued_total_row = 24846 
issued_total_col = 104682 
Row_Bus_Util =  0.036229 
CoL_Bus_Util = 0.152643 
Either_Row_CoL_Bus_Util = 0.186517 
Issued_on_Two_Bus_Simul_Util = 0.002355 
issued_two_Eff = 0.012626 
queue_avg = 6.126972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.12697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256749, Miss = 68508, Miss_rate = 0.267, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 254818, Miss = 62148, Miss_rate = 0.244, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 248921, Miss = 61838, Miss_rate = 0.248, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 254951, Miss = 61375, Miss_rate = 0.241, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 249912, Miss = 61990, Miss_rate = 0.248, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 249224, Miss = 62640, Miss_rate = 0.251, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 250156, Miss = 61453, Miss_rate = 0.246, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 248834, Miss = 61785, Miss_rate = 0.248, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 253541, Miss = 62106, Miss_rate = 0.245, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 247542, Miss = 60912, Miss_rate = 0.246, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 252984, Miss = 61896, Miss_rate = 0.245, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 250074, Miss = 62016, Miss_rate = 0.248, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3017706
L2_total_cache_misses = 748667
L2_total_cache_miss_rate = 0.2481
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2153323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 137505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 434390
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146305
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2725468
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.366
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3017706
icnt_total_pkts_simt_to_mem=973320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.0515
	minimum = 5
	maximum = 588
Network latency average = 80.8394
	minimum = 5
	maximum = 588
Slowest packet = 3924583
Flit latency average = 80.8394
	minimum = 5
	maximum = 588
Slowest flit = 3924710
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.294007
	minimum = 0.100277 (at node 8)
	maximum = 0.535775 (at node 18)
Accepted packet rate average = 0.294007
	minimum = 0.132336 (at node 20)
	maximum = 0.449592 (at node 9)
Injected flit rate average = 0.294007
	minimum = 0.100277 (at node 8)
	maximum = 0.535775 (at node 18)
Accepted flit rate average= 0.294007
	minimum = 0.132336 (at node 20)
	maximum = 0.449592 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9656 (15 samples)
	minimum = 5 (15 samples)
	maximum = 252.133 (15 samples)
Network latency average = 33.8493 (15 samples)
	minimum = 5 (15 samples)
	maximum = 248.733 (15 samples)
Flit latency average = 33.849 (15 samples)
	minimum = 5 (15 samples)
	maximum = 248.733 (15 samples)
Fragmentation average = 2.39822e-05 (15 samples)
	minimum = 0 (15 samples)
	maximum = 32 (15 samples)
Injected packet rate average = 0.142175 (15 samples)
	minimum = 0.067995 (15 samples)
	maximum = 0.35575 (15 samples)
Accepted packet rate average = 0.142175 (15 samples)
	minimum = 0.0868785 (15 samples)
	maximum = 0.315825 (15 samples)
Injected flit rate average = 0.142177 (15 samples)
	minimum = 0.0679971 (15 samples)
	maximum = 0.35575 (15 samples)
Accepted flit rate average = 0.142177 (15 samples)
	minimum = 0.0868833 (15 samples)
	maximum = 0.315825 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 194404 (inst/sec)
gpgpu_simulation_rate = 4059 (cycle/sec)
gpgpu_silicon_slowdown = 172456x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2930
gpu_sim_insn = 1122762
gpu_ipc =     383.1952
gpu_tot_sim_cycle = 522483
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      49.7749
gpu_tot_issued_cta = 2048
gpu_occupancy = 74.5762% 
gpu_tot_occupancy = 82.0329% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       1.1427
partiton_level_parallism_total  =       1.8690
partiton_level_parallism_util =       2.2246
partiton_level_parallism_util_total  =       2.3335
L2_BW  =      37.3384 GB/Sec
L2_BW_total  =     129.5851 GB/Sec
gpu_total_sim_rate=200050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 81709, Miss = 67797, Miss_rate = 0.830, Pending_hits = 6729, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 81609, Miss = 67773, Miss_rate = 0.830, Pending_hits = 6714, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 82522, Miss = 68853, Miss_rate = 0.834, Pending_hits = 6721, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 78926, Miss = 65361, Miss_rate = 0.828, Pending_hits = 6431, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 76715, Miss = 63362, Miss_rate = 0.826, Pending_hits = 6381, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 76417, Miss = 62913, Miss_rate = 0.823, Pending_hits = 6497, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 80525, Miss = 67013, Miss_rate = 0.832, Pending_hits = 6404, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 74273, Miss = 61064, Miss_rate = 0.822, Pending_hits = 5882, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 79925, Miss = 66436, Miss_rate = 0.831, Pending_hits = 6497, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 74696, Miss = 61497, Miss_rate = 0.823, Pending_hits = 6120, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 75811, Miss = 62626, Miss_rate = 0.826, Pending_hits = 6040, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 74008, Miss = 61271, Miss_rate = 0.828, Pending_hits = 5965, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 76833, Miss = 63645, Miss_rate = 0.828, Pending_hits = 6371, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 78308, Miss = 64799, Miss_rate = 0.827, Pending_hits = 6471, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 79836, Miss = 66446, Miss_rate = 0.832, Pending_hits = 6645, Reservation_fails = 306318
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 970856
	L1D_total_cache_miss_rate = 0.8283
	L1D_total_cache_pending_hits = 95868
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 681879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139812
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2701, 2961, 2840, 2944, 3184, 3181, 2967, 3269, 2934, 2900, 3106, 3240, 3059, 2760, 2586, 3015, 3014, 2766, 3142, 3406, 3246, 3265, 3143, 3119, 3253, 3243, 3574, 3157, 2733, 3383, 2946, 3301, 3028, 3180, 2849, 3264, 2933, 3271, 3034, 3011, 2940, 2669, 3284, 2928, 3556, 2941, 3139, 2891, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 4899078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 681879
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9100668	W0_Idle:304731	W0_Scoreboard:3254615	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5455032 {8:681879,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109100640 {40:2727516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 399 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 104 
mrq_lat_table:135387 	44342 	38975 	41014 	195341 	82827 	44412 	22979 	6759 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727223 	1541960 	738936 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	259741 	113513 	266526 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125256 	125706 	128548 	208850 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	818 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       128       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       124       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       129       128       204       188       128        96        89        89 
dram[3]:       120       112        73        96       104        64        96        80       128       128       120       236       108       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       128       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       130       129       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.742038  7.456914  8.058824  7.693333  6.725024  7.068317  6.620389  6.888557 10.041308 10.126280 12.324445 12.129032 10.289091  9.661045  7.494424  7.695373 
dram[1]:  7.476238  7.580184  7.671264  7.814773  7.240891  6.874269  6.712274  6.563230 10.098705 10.120069 11.820455 11.198718  9.629382 10.047945  7.431525  7.381727 
dram[2]:  7.355445  7.162722  7.360311  7.587473  7.080517  7.045410  6.754246  6.366907  9.443720 10.839123 12.385514 12.288889  9.972927  9.750419  7.496114  7.462195 
dram[3]:  7.426693  7.717817  7.958688  7.612653  7.388542  6.926000  6.582828  6.326667  9.857371  9.843042 12.323457 12.363426  9.686047  9.680464  7.264524  7.593156 
dram[4]:  7.438755  7.440245  7.697649  7.758381  7.117352  7.106707  7.041754  6.498539  9.689431  9.819967 11.481642 11.882494  9.983334 10.543210  7.295931  7.104031 
dram[5]:  7.567210  7.359726  7.779720  7.543880  6.979372  7.364301  6.749503  6.882837 10.622184 10.424040 12.086124 12.627404  9.978583  9.854304  7.864130  7.467598 
average row locality = 612313/75571 = 8.102487
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       730       745       403       416       148       121       142       145       372       400 
dram[1]:       370       378       369       358       436       457       706       778       400       367       145       143       148       135       364       382 
dram[2]:       408       367       403       386       434       466       730       744       430       353       140       115       147       169       368       387 
dram[3]:       402       364       366       391       463       456       732       752       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       750       726       401       393       157       118       140       157       386       378 
dram[5]:       401       393       375       366       456       483       731       767       386       409       132       146       145       149       360       372 
total dram writes = 36288
bank skew: 778/115 = 6.77
chip skew: 6105/5936 = 1.03
average mf latency per bank:
dram[0]:      18995     22139     19536     22093     16304     19051      9972     11796     28332     24006    163857    254501    173333    205835     17112     19140
dram[1]:      20015     23517     19285     25026     16526     19837     10105     11251     22749     28550    159980    220675    163132    225990     17218     20666
dram[2]:      19278     19983     19465     19396     18176     15648     10376      9931     21646     26209    174662    219577    169336    134531     18352     16928
dram[3]:      18280     19873     20157     18540     15716     15795      9699      9677     21338     22097    156682    171106    159221    136164     16484     16711
dram[4]:      22272     18152     22667     17998     18778     13796     11389      8977     26136     20480    197225    189721    215059    129915     20071     14499
dram[5]:      22518     20473     24475     21677     19841     16591     12005      9955     28390     23935    248714    187837    222683    169497     22239     19177
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=560686 n_act=12590 n_pre=12574 n_ref_event=94358138646096 n_req=102596 n_rd=96149 n_rd_L2_A=0 n_write=0 n_wr_bk=9323 bw_util=0.3059
n_activity=398708 dram_eff=0.5291
bk0: 6781a 613982i bk1: 6929a 609480i bk2: 6518a 616390i bk3: 6435a 613958i bk4: 6498a 604778i bk5: 6573a 606954i bk6: 6131a 599534i bk7: 6221a 601744i bk8: 5588a 637203i bk9: 5668a 636331i bk10: 5460a 647861i bk11: 5184a 650383i bk12: 5520a 641793i bk13: 5582a 643981i bk14: 5573a 622570i bk15: 5488a 623736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877364
Row_Buffer_Locality_read = 0.907404
Row_Buffer_Locality_write = 0.429347
Bank_Level_Parallism = 3.268165
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.654076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.305864 
total_CMD = 689665 
util_bw = 210944 
Wasted_Col = 111871 
Wasted_Row = 34404 
Idle = 332446 

BW Util Bottlenecks: 
RCDc_limit = 55650 
RCDWRc_limit = 11479 
WTRc_limit = 20636 
RTWc_limit = 77712 
CCDLc_limit = 59548 
rwq = 0 
CCDLc_limit_alone = 46808 
WTRc_limit_alone = 19555 
RTWc_limit_alone = 66053 

Commands details: 
total_CMD = 689665 
n_nop = 560686 
Read = 96149 
Write = 0 
L2_Alloc = 0 
L2_WB = 9323 
n_act = 12590 
n_pre = 12574 
n_ref = 94358138646096 
n_req = 102596 
total_req = 105472 

Dual Bus Interface Util: 
issued_total_row = 25164 
issued_total_col = 105472 
Row_Bus_Util =  0.036487 
CoL_Bus_Util = 0.152932 
Either_Row_CoL_Bus_Util = 0.187017 
Issued_on_Two_Bus_Simul_Util = 0.002403 
issued_two_Eff = 0.012847 
queue_avg = 6.027319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.02732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=561179 n_act=12646 n_pre=12630 n_ref_event=0 n_req=102018 n_rd=95662 n_rd_L2_A=0 n_write=0 n_wr_bk=9133 bw_util=0.3039
n_activity=401217 dram_eff=0.5224
bk0: 7050a 614555i bk1: 6905a 610918i bk2: 6217a 615649i bk3: 6401a 614120i bk4: 6574a 607712i bk5: 6502a 608460i bk6: 6010a 606485i bk7: 6055a 605837i bk8: 5988a 635485i bk9: 5676a 637723i bk10: 5108a 650496i bk11: 5152a 649861i bk12: 5612a 640120i bk13: 5716a 644090i bk14: 5289a 625832i bk15: 5407a 622377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876100
Row_Buffer_Locality_read = 0.906128
Row_Buffer_Locality_write = 0.424166
Bank_Level_Parallism = 3.195668
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.631097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.303901 
total_CMD = 689665 
util_bw = 209590 
Wasted_Col = 112627 
Wasted_Row = 36889 
Idle = 330559 

BW Util Bottlenecks: 
RCDc_limit = 57068 
RCDWRc_limit = 11682 
WTRc_limit = 20499 
RTWc_limit = 77900 
CCDLc_limit = 59193 
rwq = 0 
CCDLc_limit_alone = 46459 
WTRc_limit_alone = 19514 
RTWc_limit_alone = 66151 

Commands details: 
total_CMD = 689665 
n_nop = 561179 
Read = 95662 
Write = 0 
L2_Alloc = 0 
L2_WB = 9133 
n_act = 12646 
n_pre = 12630 
n_ref = 0 
n_req = 102018 
total_req = 104795 

Dual Bus Interface Util: 
issued_total_row = 25276 
issued_total_col = 104795 
Row_Bus_Util =  0.036650 
CoL_Bus_Util = 0.151951 
Either_Row_CoL_Bus_Util = 0.186302 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.012336 
queue_avg = 5.979667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 522501 -   mf: uid=9493663, sid4294967295:w4294967295, part=2, addr=0xc0257c00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522401), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=560165 n_act=12808 n_pre=12792 n_ref_event=0 n_req=102628 n_rd=96186 n_rd_L2_A=0 n_write=0 n_wr_bk=9312 bw_util=0.3059
n_activity=399446 dram_eff=0.5282
bk0: 6907a 610748i bk1: 6759a 610090i bk2: 6163a 616111i bk3: 6539a 614599i bk4: 6564a 607119i bk5: 6577a 604908i bk6: 6095a 602675i bk7: 6356a 600482i bk8: 5512a 634118i bk9: 5708a 639476i bk10: 5216a 650971i bk11: 5464a 650747i bk12: 5733a 642120i bk13: 5635a 640394i bk14: 5322a 624877i bk15: 5636a 622278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875258
Row_Buffer_Locality_read = 0.905943
Row_Buffer_Locality_write = 0.417106
Bank_Level_Parallism = 3.242619
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.634375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.305940 
total_CMD = 689665 
util_bw = 210996 
Wasted_Col = 112348 
Wasted_Row = 36174 
Idle = 330147 

BW Util Bottlenecks: 
RCDc_limit = 57228 
RCDWRc_limit = 11602 
WTRc_limit = 20121 
RTWc_limit = 79641 
CCDLc_limit = 59756 
rwq = 0 
CCDLc_limit_alone = 46242 
WTRc_limit_alone = 19071 
RTWc_limit_alone = 67177 

Commands details: 
total_CMD = 689665 
n_nop = 560165 
Read = 96186 
Write = 0 
L2_Alloc = 0 
L2_WB = 9312 
n_act = 12808 
n_pre = 12792 
n_ref = 0 
n_req = 102628 
total_req = 105498 

Dual Bus Interface Util: 
issued_total_row = 25600 
issued_total_col = 105498 
Row_Bus_Util =  0.037119 
CoL_Bus_Util = 0.152970 
Either_Row_CoL_Bus_Util = 0.187772 
Issued_on_Two_Bus_Simul_Util = 0.002317 
issued_two_Eff = 0.012340 
queue_avg = 6.190478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.19048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=561649 n_act=12573 n_pre=12557 n_ref_event=0 n_req=101539 n_rd=95176 n_rd_L2_A=0 n_write=0 n_wr_bk=9255 bw_util=0.3028
n_activity=398237 dram_eff=0.5245
bk0: 6856a 612844i bk1: 7000a 610992i bk2: 6102a 618757i bk3: 6382a 615539i bk4: 6562a 611505i bk5: 6374a 606103i bk6: 5850a 607255i bk7: 5949a 603004i bk8: 5892a 634419i bk9: 5820a 634594i bk10: 4900a 652180i bk11: 5256a 652666i bk12: 5677a 642511i bk13: 5670a 642542i bk14: 5395a 623412i bk15: 5491a 624415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876235
Row_Buffer_Locality_read = 0.907046
Row_Buffer_Locality_write = 0.415370
Bank_Level_Parallism = 3.202405
Bank_Level_Parallism_Col = 2.979931
Bank_Level_Parallism_Ready = 1.620321
write_to_read_ratio_blp_rw_average = 0.308802
GrpLevelPara = 1.970210 

BW Util details:
bwutil = 0.302846 
total_CMD = 689665 
util_bw = 208862 
Wasted_Col = 112827 
Wasted_Row = 35552 
Idle = 332424 

BW Util Bottlenecks: 
RCDc_limit = 56723 
RCDWRc_limit = 11698 
WTRc_limit = 19901 
RTWc_limit = 82349 
CCDLc_limit = 60337 
rwq = 0 
CCDLc_limit_alone = 46826 
WTRc_limit_alone = 18982 
RTWc_limit_alone = 69757 

Commands details: 
total_CMD = 689665 
n_nop = 561649 
Read = 95176 
Write = 0 
L2_Alloc = 0 
L2_WB = 9255 
n_act = 12573 
n_pre = 12557 
n_ref = 0 
n_req = 101539 
total_req = 104431 

Dual Bus Interface Util: 
issued_total_row = 25130 
issued_total_col = 104431 
Row_Bus_Util =  0.036438 
CoL_Bus_Util = 0.151423 
Either_Row_CoL_Bus_Util = 0.185621 
Issued_on_Two_Bus_Simul_Util = 0.002240 
issued_two_Eff = 0.012069 
queue_avg = 5.927382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 522502 -   mf: uid=9493664, sid4294967295:w4294967295, part=4, addr=0xc023fe80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (522402), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=561944 n_act=12561 n_pre=12545 n_ref_event=4565658604079112714 n_req=101365 n_rd=95018 n_rd_L2_A=0 n_write=0 n_wr_bk=9207 bw_util=0.3022
n_activity=396689 dram_eff=0.5255
bk0: 6897a 613832i bk1: 6808a 611783i bk2: 6388a 614551i bk3: 6274a 618870i bk4: 6537a 609874i bk5: 6425a 606252i bk6: 6070a 606070i bk7: 6005a 606823i bk8: 5704a 633485i bk9: 5740a 636369i bk10: 5224a 650391i bk11: 4884a 654259i bk12: 5832a 643811i bk13: 5802a 640513i bk14: 5433a 625252i bk15: 4995a 627453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876170
Row_Buffer_Locality_read = 0.906113
Row_Buffer_Locality_write = 0.427919
Bank_Level_Parallism = 3.195393
Bank_Level_Parallism_Col = 2.971009
Bank_Level_Parallism_Ready = 1.633041
write_to_read_ratio_blp_rw_average = 0.297215
GrpLevelPara = 1.951454 

BW Util details:
bwutil = 0.302248 
total_CMD = 689665 
util_bw = 208450 
Wasted_Col = 111531 
Wasted_Row = 35745 
Idle = 333939 

BW Util Bottlenecks: 
RCDc_limit = 57369 
RCDWRc_limit = 11187 
WTRc_limit = 20681 
RTWc_limit = 77191 
CCDLc_limit = 59425 
rwq = 0 
CCDLc_limit_alone = 46527 
WTRc_limit_alone = 19606 
RTWc_limit_alone = 65368 

Commands details: 
total_CMD = 689665 
n_nop = 561944 
Read = 95018 
Write = 0 
L2_Alloc = 0 
L2_WB = 9207 
n_act = 12561 
n_pre = 12545 
n_ref = 4565658604079112714 
n_req = 101365 
total_req = 104225 

Dual Bus Interface Util: 
issued_total_row = 25106 
issued_total_col = 104225 
Row_Bus_Util =  0.036403 
CoL_Bus_Util = 0.151124 
Either_Row_CoL_Bus_Util = 0.185193 
Issued_on_Two_Bus_Simul_Util = 0.002334 
issued_two_Eff = 0.012606 
queue_avg = 5.896682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.89668
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=689665 n_nop=561399 n_act=12437 n_pre=12421 n_ref_event=0 n_req=102167 n_rd=95770 n_rd_L2_A=0 n_write=0 n_wr_bk=9253 bw_util=0.3046
n_activity=398800 dram_eff=0.5267
bk0: 6903a 608178i bk1: 7019a 607491i bk2: 6200a 617168i bk3: 6078a 615239i bk4: 6529a 604268i bk5: 6498a 607879i bk6: 6095a 601408i bk7: 6024a 605043i bk8: 5884a 635357i bk9: 5988a 635460i bk10: 4972a 651097i bk11: 5168a 651284i bk12: 5900a 642063i bk13: 5772a 637509i bk14: 5340a 625944i bk15: 5400a 625281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878356
Row_Buffer_Locality_read = 0.908625
Row_Buffer_Locality_write = 0.425199
Bank_Level_Parallism = 3.268826
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.656778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.304562 
total_CMD = 689665 
util_bw = 210046 
Wasted_Col = 111074 
Wasted_Row = 35941 
Idle = 332604 

BW Util Bottlenecks: 
RCDc_limit = 55216 
RCDWRc_limit = 11555 
WTRc_limit = 20311 
RTWc_limit = 79332 
CCDLc_limit = 60793 
rwq = 0 
CCDLc_limit_alone = 46908 
WTRc_limit_alone = 19275 
RTWc_limit_alone = 66483 

Commands details: 
total_CMD = 689665 
n_nop = 561399 
Read = 95770 
Write = 0 
L2_Alloc = 0 
L2_WB = 9253 
n_act = 12437 
n_pre = 12421 
n_ref = 0 
n_req = 102167 
total_req = 105023 

Dual Bus Interface Util: 
issued_total_row = 24858 
issued_total_col = 105023 
Row_Bus_Util =  0.036044 
CoL_Bus_Util = 0.152281 
Either_Row_CoL_Bus_Util = 0.185983 
Issued_on_Two_Bus_Simul_Util = 0.002342 
issued_two_Eff = 0.012591 
queue_avg = 6.098826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 257801, Miss = 69444, Miss_rate = 0.269, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 255176, Miss = 62371, Miss_rate = 0.244, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 249278, Miss = 62066, Miss_rate = 0.249, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 255290, Miss = 61594, Miss_rate = 0.241, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 250278, Miss = 62225, Miss_rate = 0.249, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 249559, Miss = 62855, Miss_rate = 0.252, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 250503, Miss = 61677, Miss_rate = 0.246, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 249183, Miss = 62008, Miss_rate = 0.249, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 253876, Miss = 62322, Miss_rate = 0.245, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 247900, Miss = 61136, Miss_rate = 0.247, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 253333, Miss = 62112, Miss_rate = 0.245, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 250413, Miss = 62237, Miss_rate = 0.249, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3022590
L2_total_cache_misses = 752047
L2_total_cache_miss_rate = 0.2488
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2153331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 137702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 436233
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2727516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.364
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3022590
icnt_total_pkts_simt_to_mem=976668
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74793
	minimum = 5
	maximum = 112
Network latency average = 8.74793
	minimum = 5
	maximum = 112
Slowest packet = 3992787
Flit latency average = 8.74793
	minimum = 5
	maximum = 112
Slowest flit = 3992914
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.104058
	minimum = 0.0559727 (at node 12)
	maximum = 0.359044 (at node 15)
Accepted packet rate average = 0.104058
	minimum = 0.0713311 (at node 20)
	maximum = 0.313993 (at node 15)
Injected flit rate average = 0.104058
	minimum = 0.0559727 (at node 12)
	maximum = 0.359044 (at node 15)
Accepted flit rate average= 0.104058
	minimum = 0.0713311 (at node 20)
	maximum = 0.313993 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2645 (16 samples)
	minimum = 5 (16 samples)
	maximum = 243.375 (16 samples)
Network latency average = 32.2805 (16 samples)
	minimum = 5 (16 samples)
	maximum = 240.188 (16 samples)
Flit latency average = 32.2802 (16 samples)
	minimum = 5 (16 samples)
	maximum = 240.188 (16 samples)
Fragmentation average = 2.24833e-05 (16 samples)
	minimum = 0 (16 samples)
	maximum = 30 (16 samples)
Injected packet rate average = 0.139792 (16 samples)
	minimum = 0.0672436 (16 samples)
	maximum = 0.355956 (16 samples)
Accepted packet rate average = 0.139792 (16 samples)
	minimum = 0.0859068 (16 samples)
	maximum = 0.315711 (16 samples)
Injected flit rate average = 0.139794 (16 samples)
	minimum = 0.0672456 (16 samples)
	maximum = 0.355956 (16 samples)
Accepted flit rate average = 0.139794 (16 samples)
	minimum = 0.0859112 (16 samples)
	maximum = 0.315711 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 200050 (inst/sec)
gpgpu_simulation_rate = 4019 (cycle/sec)
gpgpu_silicon_slowdown = 174172x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 8779
gpu_sim_insn = 1283661
gpu_ipc =     146.2195
gpu_tot_sim_cycle = 531262
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      51.3687
gpu_tot_issued_cta = 2176
gpu_occupancy = 41.5553% 
gpu_tot_occupancy = 81.3888% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       0.5638
partiton_level_parallism_total  =       1.8475
partiton_level_parallism_util =       1.4427
partiton_level_parallism_util_total  =       2.3262
L2_BW  =      44.9863 GB/Sec
L2_BW_total  =     128.1871 GB/Sec
gpu_total_sim_rate=206744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 82331, Miss = 68116, Miss_rate = 0.827, Pending_hits = 6837, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 82299, Miss = 68141, Miss_rate = 0.828, Pending_hits = 6823, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 83048, Miss = 69122, Miss_rate = 0.832, Pending_hits = 6819, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 79437, Miss = 65631, Miss_rate = 0.826, Pending_hits = 6528, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 77325, Miss = 63672, Miss_rate = 0.823, Pending_hits = 6492, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 77059, Miss = 63251, Miss_rate = 0.821, Pending_hits = 6608, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 81071, Miss = 67292, Miss_rate = 0.830, Pending_hits = 6501, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 74756, Miss = 61313, Miss_rate = 0.820, Pending_hits = 5969, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 80421, Miss = 66676, Miss_rate = 0.829, Pending_hits = 6605, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 75233, Miss = 61760, Miss_rate = 0.821, Pending_hits = 6228, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 76358, Miss = 62913, Miss_rate = 0.824, Pending_hits = 6138, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 74665, Miss = 61616, Miss_rate = 0.825, Pending_hits = 6074, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 77533, Miss = 64010, Miss_rate = 0.826, Pending_hits = 6479, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 78985, Miss = 65154, Miss_rate = 0.825, Pending_hits = 6580, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 80363, Miss = 66714, Miss_rate = 0.830, Pending_hits = 6744, Reservation_fails = 306318
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 975381
	L1D_total_cache_miss_rate = 0.8260
	L1D_total_cache_pending_hits = 97425
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2761, 3135, 2941, 3045, 3285, 3322, 3057, 3443, 3076, 3012, 3207, 3300, 3119, 2861, 2646, 3127, 3074, 2826, 3232, 3507, 3347, 3325, 3329, 3179, 3428, 3344, 3686, 3217, 2897, 3443, 3006, 3361, 3203, 3240, 2972, 3439, 3108, 3372, 3176, 3186, 3063, 2759, 3448, 3040, 3805, 3064, 3262, 2951, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 4899767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 686106
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9110471	W0_Idle:313394	W0_Scoreboard:3399606	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5488848 {8:686106,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109776960 {40:2744424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 398 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 103 
mrq_lat_table:137237 	45197 	39624 	41631 	197554 	83682 	44836 	23136 	6782 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739834 	1546960 	738956 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	264691 	113513 	266526 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136067 	131580 	129492 	208852 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	210 	820 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       129       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       132       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       130       128       204       188       128       112        89        89 
dram[3]:       120       112        73        96       104        64        96        80       129       129       120       236       112       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       137       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       134       139       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.752361  7.459702  8.073227  7.717893  6.764595  7.139489  6.713052  6.957073 10.071918 10.101180 12.338462 12.081633 10.274686  9.656616  7.501841  7.689172 
dram[1]:  7.502463  7.602422  7.684210  7.802706  7.303518  6.916908  6.800797  6.669875 10.104502 10.139693 11.795045 11.205508  9.630795 10.057725  7.421456  7.398022 
dram[2]:  7.374631  7.153171  7.394708  7.609442  7.137352  7.103718  6.823645  6.457778  9.451456 10.878623 12.401392 12.241228  9.948073  9.761589  7.467949  7.478736 
dram[3]:  7.439759  7.748216  7.925838  7.634361  7.437306  6.947577  6.654346  6.427359  9.880383  9.853932 12.371007 12.378440  9.717356  9.702303  7.269042  7.611601 
dram[4]:  7.463148  7.440283  7.723026  7.779564  7.178926  7.157417  7.121649  6.564004  9.708064  9.850163 11.486081 11.883886  9.971948 10.532287  7.313342  7.091613 
dram[5]:  7.566969  7.370406  7.803717  7.545662  7.013672  7.408290  6.833825  6.961538 10.650000 10.474296 12.068397 12.610452  9.954323  9.855263  7.869624  7.513241 
average row locality = 619956/76260 = 8.129504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       734       749       403       416       148       121       142       145       372       400 
dram[1]:       370       379       370       358       437       457       706       779       400       367       145       143       148       135       364       382 
dram[2]:       408       367       403       386       434       466       732       746       430       353       140       115       147       169       368       387 
dram[3]:       402       364       367       391       463       456       732       754       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       752       728       401       393       157       118       140       157       387       378 
dram[5]:       403       393       375       366       456       483       733       767       386       409       134       146       145       149       361       372 
total dram writes = 36319
bank skew: 779/115 = 6.77
chip skew: 6108/5940 = 1.03
average mf latency per bank:
dram[0]:      19065     22178     19600     22179     16399     19143      9996     11825     28365     24045    164307    255055    173739    206214     17163     19177
dram[1]:      20066     23537     19267     25062     16573     19911     10187     11316     22779     28586    160295    221103    163491    226469     17264     20726
dram[2]:      19327     20038     19514     19446     18250     15734     10425      9984     21680     26268    175068    220176    169723    134884     18382     16953
dram[3]:      18325     19957     20161     18597     15778     15864      9767      9726     21367     22138    156999    171586    159615    136520     16514     16746
dram[4]:      22332     18218     22726     18055     18863     13870     11435      9022     26178     20513    197606    190228    215509    130292     20058     14529
dram[5]:      22463     20541     24517     21738     19904     16650     12043     10032     28425     23981    245494    188262    223122    169834     22229     19235
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=570611 n_act=12725 n_pre=12709 n_ref_event=94358138646096 n_req=104002 n_rd=97529 n_rd_L2_A=0 n_write=0 n_wr_bk=9353 bw_util=0.3048
n_activity=404009 dram_eff=0.5291
bk0: 6873a 624669i bk1: 6981a 620666i bk2: 6586a 627501i bk3: 6539a 624486i bk4: 6610a 615158i bk5: 6701a 617897i bk6: 6303a 609987i bk7: 6425a 611903i bk8: 5636a 648487i bk9: 5724a 647492i bk10: 5528a 659039i bk11: 5248a 661542i bk12: 5584a 652996i bk13: 5618a 655329i bk14: 5637a 633462i bk15: 5536a 634777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877724
Row_Buffer_Locality_read = 0.907556
Row_Buffer_Locality_write = 0.428240
Bank_Level_Parallism = 3.260429
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.651788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.304832 
total_CMD = 701252 
util_bw = 213764 
Wasted_Col = 113104 
Wasted_Row = 34916 
Idle = 339468 

BW Util Bottlenecks: 
RCDc_limit = 56362 
RCDWRc_limit = 11525 
WTRc_limit = 20687 
RTWc_limit = 78146 
CCDLc_limit = 60188 
rwq = 0 
CCDLc_limit_alone = 47421 
WTRc_limit_alone = 19603 
RTWc_limit_alone = 66463 

Commands details: 
total_CMD = 701252 
n_nop = 570611 
Read = 97529 
Write = 0 
L2_Alloc = 0 
L2_WB = 9353 
n_act = 12725 
n_pre = 12709 
n_ref = 94358138646096 
n_req = 104002 
total_req = 106882 

Dual Bus Interface Util: 
issued_total_row = 25434 
issued_total_col = 106882 
Row_Bus_Util =  0.036269 
CoL_Bus_Util = 0.152416 
Either_Row_CoL_Bus_Util = 0.186297 
Issued_on_Two_Bus_Simul_Util = 0.002389 
issued_two_Eff = 0.012821 
queue_avg = 5.996048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.99605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=571306 n_act=12756 n_pre=12740 n_ref_event=0 n_req=103270 n_rd=96890 n_rd_L2_A=0 n_write=0 n_wr_bk=9157 bw_util=0.3025
n_activity=406050 dram_eff=0.5223
bk0: 7114a 625747i bk1: 7013a 621730i bk2: 6257a 626873i bk3: 6441a 625177i bk4: 6686a 618723i bk5: 6606a 619247i bk6: 6166a 617309i bk7: 6235a 616223i bk8: 6032a 646794i bk9: 5728a 649064i bk10: 5144a 661837i bk11: 5200a 661163i bk12: 5660a 651111i bk13: 5772a 655403i bk14: 5345a 636850i bk15: 5491a 633406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876537
Row_Buffer_Locality_read = 0.906378
Row_Buffer_Locality_write = 0.423354
Bank_Level_Parallism = 3.186952
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.629382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.302450 
total_CMD = 701252 
util_bw = 212094 
Wasted_Col = 113757 
Wasted_Row = 37317 
Idle = 338084 

BW Util Bottlenecks: 
RCDc_limit = 57701 
RCDWRc_limit = 11730 
WTRc_limit = 20532 
RTWc_limit = 78182 
CCDLc_limit = 59720 
rwq = 0 
CCDLc_limit_alone = 46950 
WTRc_limit_alone = 19546 
RTWc_limit_alone = 66398 

Commands details: 
total_CMD = 701252 
n_nop = 571306 
Read = 96890 
Write = 0 
L2_Alloc = 0 
L2_WB = 9157 
n_act = 12756 
n_pre = 12740 
n_ref = 0 
n_req = 103270 
total_req = 106047 

Dual Bus Interface Util: 
issued_total_row = 25496 
issued_total_col = 106047 
Row_Bus_Util =  0.036358 
CoL_Bus_Util = 0.151225 
Either_Row_CoL_Bus_Util = 0.185306 
Issued_on_Two_Bus_Simul_Util = 0.002277 
issued_two_Eff = 0.012290 
queue_avg = 5.925864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=570274 n_act=12922 n_pre=12906 n_ref_event=0 n_req=103893 n_rd=97426 n_rd_L2_A=0 n_write=0 n_wr_bk=9339 bw_util=0.3045
n_activity=404098 dram_eff=0.5284
bk0: 6975a 621886i bk1: 6823a 620759i bk2: 6231a 627387i bk3: 6603a 625731i bk4: 6660a 618059i bk5: 6697a 615728i bk6: 6259a 613329i bk7: 6540a 610917i bk8: 5564a 645388i bk9: 5784a 650643i bk10: 5260a 662291i bk11: 5516a 661980i bk12: 5777a 653223i bk13: 5707a 651234i bk14: 5358a 635942i bk15: 5672a 633670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875680
Row_Buffer_Locality_read = 0.906165
Row_Buffer_Locality_write = 0.416422
Bank_Level_Parallism = 3.235161
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.632841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.304498 
total_CMD = 701252 
util_bw = 213530 
Wasted_Col = 113404 
Wasted_Row = 36582 
Idle = 337736 

BW Util Bottlenecks: 
RCDc_limit = 57805 
RCDWRc_limit = 11644 
WTRc_limit = 20192 
RTWc_limit = 79975 
CCDLc_limit = 60302 
rwq = 0 
CCDLc_limit_alone = 46725 
WTRc_limit_alone = 19140 
RTWc_limit_alone = 67450 

Commands details: 
total_CMD = 701252 
n_nop = 570274 
Read = 97426 
Write = 0 
L2_Alloc = 0 
L2_WB = 9339 
n_act = 12922 
n_pre = 12906 
n_ref = 0 
n_req = 103893 
total_req = 106765 

Dual Bus Interface Util: 
issued_total_row = 25828 
issued_total_col = 106765 
Row_Bus_Util =  0.036831 
CoL_Bus_Util = 0.152249 
Either_Row_CoL_Bus_Util = 0.186777 
Issued_on_Two_Bus_Simul_Util = 0.002303 
issued_two_Eff = 0.012330 
queue_avg = 6.130514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=571837 n_act=12677 n_pre=12661 n_ref_event=0 n_req=102741 n_rd=96364 n_rd_L2_A=0 n_write=0 n_wr_bk=9270 bw_util=0.3013
n_activity=402861 dram_eff=0.5244
bk0: 6920a 624068i bk1: 7104a 621868i bk2: 6174a 629650i bk3: 6454a 626580i bk4: 6646a 622534i bk5: 6470a 616861i bk6: 5994a 618168i bk7: 6117a 613420i bk8: 5936a 645693i bk9: 5876a 645852i bk10: 4944a 663534i bk11: 5312a 663932i bk12: 5725a 653877i bk13: 5722a 653903i bk14: 5435a 634745i bk15: 5535a 635706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876670
Row_Buffer_Locality_read = 0.907248
Row_Buffer_Locality_write = 0.414615
Bank_Level_Parallism = 3.191910
Bank_Level_Parallism_Col = 2.971281
Bank_Level_Parallism_Ready = 1.619090
write_to_read_ratio_blp_rw_average = 0.306609
GrpLevelPara = 1.967909 

BW Util details:
bwutil = 0.301273 
total_CMD = 701252 
util_bw = 211268 
Wasted_Col = 113904 
Wasted_Row = 36054 
Idle = 340026 

BW Util Bottlenecks: 
RCDc_limit = 57345 
RCDWRc_limit = 11748 
WTRc_limit = 19952 
RTWc_limit = 82534 
CCDLc_limit = 60809 
rwq = 0 
CCDLc_limit_alone = 47264 
WTRc_limit_alone = 19032 
RTWc_limit_alone = 69909 

Commands details: 
total_CMD = 701252 
n_nop = 571837 
Read = 96364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9270 
n_act = 12677 
n_pre = 12661 
n_ref = 0 
n_req = 102741 
total_req = 105634 

Dual Bus Interface Util: 
issued_total_row = 25338 
issued_total_col = 105634 
Row_Bus_Util =  0.036133 
CoL_Bus_Util = 0.150636 
Either_Row_CoL_Bus_Util = 0.184548 
Issued_on_Two_Bus_Simul_Util = 0.002220 
issued_two_Eff = 0.012031 
queue_avg = 5.873653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.87365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=572088 n_act=12671 n_pre=12655 n_ref_event=4565658604079112714 n_req=102601 n_rd=96234 n_rd_L2_A=0 n_write=0 n_wr_bk=9229 bw_util=0.3008
n_activity=401437 dram_eff=0.5254
bk0: 6977a 624882i bk1: 6872a 622304i bk2: 6456a 625424i bk3: 6338a 630023i bk4: 6661a 620661i bk5: 6525a 617095i bk6: 6230a 616716i bk7: 6149a 617509i bk8: 5764a 644703i bk9: 5788a 647740i bk10: 5272a 661756i bk11: 4944a 665524i bk12: 5884a 654763i bk13: 5858a 651525i bk14: 5489a 636325i bk15: 5027a 638794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876590
Row_Buffer_Locality_read = 0.906312
Row_Buffer_Locality_write = 0.427360
Bank_Level_Parallism = 3.188438
Bank_Level_Parallism_Col = 2.966791
Bank_Level_Parallism_Ready = 1.632627
write_to_read_ratio_blp_rw_average = 0.295793
GrpLevelPara = 1.952480 

BW Util details:
bwutil = 0.300785 
total_CMD = 701252 
util_bw = 210926 
Wasted_Col = 112563 
Wasted_Row = 36320 
Idle = 341443 

BW Util Bottlenecks: 
RCDc_limit = 57975 
RCDWRc_limit = 11231 
WTRc_limit = 20740 
RTWc_limit = 77485 
CCDLc_limit = 59884 
rwq = 0 
CCDLc_limit_alone = 46950 
WTRc_limit_alone = 19663 
RTWc_limit_alone = 65628 

Commands details: 
total_CMD = 701252 
n_nop = 572088 
Read = 96234 
Write = 0 
L2_Alloc = 0 
L2_WB = 9229 
n_act = 12671 
n_pre = 12655 
n_ref = 4565658604079112714 
n_req = 102601 
total_req = 105463 

Dual Bus Interface Util: 
issued_total_row = 25326 
issued_total_col = 105463 
Row_Bus_Util =  0.036115 
CoL_Bus_Util = 0.150392 
Either_Row_CoL_Bus_Util = 0.184191 
Issued_on_Two_Bus_Simul_Util = 0.002317 
issued_two_Eff = 0.012581 
queue_avg = 5.856290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=701252 n_nop=571482 n_act=12553 n_pre=12537 n_ref_event=0 n_req=103449 n_rd=97026 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.3032
n_activity=403567 dram_eff=0.5268
bk0: 6983a 619089i bk1: 7107a 618078i bk2: 6244a 628524i bk3: 6150a 625789i bk4: 6605a 615318i bk5: 6590a 618896i bk6: 6251a 611971i bk7: 6204a 615626i bk8: 5932a 646733i bk9: 6060a 646775i bk10: 5036a 662218i bk11: 5224a 662507i bk12: 5944a 653210i bk13: 5812a 648898i bk14: 5404a 636882i bk15: 5480a 636161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878742
Row_Buffer_Locality_read = 0.908839
Row_Buffer_Locality_write = 0.424101
Bank_Level_Parallism = 3.260496
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.654323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.303192 
total_CMD = 701252 
util_bw = 212614 
Wasted_Col = 112258 
Wasted_Row = 36383 
Idle = 339997 

BW Util Bottlenecks: 
RCDc_limit = 55859 
RCDWRc_limit = 11610 
WTRc_limit = 20359 
RTWc_limit = 79892 
CCDLc_limit = 61463 
rwq = 0 
CCDLc_limit_alone = 47510 
WTRc_limit_alone = 19320 
RTWc_limit_alone = 66978 

Commands details: 
total_CMD = 701252 
n_nop = 571482 
Read = 97026 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12553 
n_pre = 12537 
n_ref = 0 
n_req = 103449 
total_req = 106307 

Dual Bus Interface Util: 
issued_total_row = 25090 
issued_total_col = 106307 
Row_Bus_Util =  0.035779 
CoL_Bus_Util = 0.151596 
Either_Row_CoL_Bus_Util = 0.185055 
Issued_on_Two_Bus_Simul_Util = 0.002320 
issued_two_Eff = 0.012538 
queue_avg = 6.052080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259309, Miss = 70132, Miss_rate = 0.270, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 256767, Miss = 63064, Miss_rate = 0.246, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 250599, Miss = 62622, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 256837, Miss = 62266, Miss_rate = 0.242, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 251700, Miss = 62797, Miss_rate = 0.249, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 251084, Miss = 63523, Miss_rate = 0.253, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 251830, Miss = 62217, Miss_rate = 0.247, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 250706, Miss = 62656, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 255393, Miss = 62971, Miss_rate = 0.247, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 249329, Miss = 61705, Miss_rate = 0.247, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 254805, Miss = 62688, Miss_rate = 0.246, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 251862, Miss = 62917, Miss_rate = 0.250, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3040221
L2_total_cache_misses = 759558
L2_total_cache_miss_rate = 0.2498
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2162731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 442248
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2744424
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.360
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=3040221
icnt_total_pkts_simt_to_mem=981618
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.27873
	minimum = 5
	maximum = 30
Network latency average = 6.27873
	minimum = 5
	maximum = 30
Slowest packet = 4012006
Flit latency average = 6.27873
	minimum = 5
	maximum = 30
Slowest flit = 4012133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0952652
	minimum = 0.0307552 (at node 8)
	maximum = 0.181228 (at node 16)
Accepted packet rate average = 0.0952652
	minimum = 0.0424878 (at node 21)
	maximum = 0.161864 (at node 1)
Injected flit rate average = 0.0952652
	minimum = 0.0307552 (at node 8)
	maximum = 0.181228 (at node 16)
Accepted flit rate average= 0.0952652
	minimum = 0.0424878 (at node 21)
	maximum = 0.161864 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6183 (17 samples)
	minimum = 5 (17 samples)
	maximum = 230.824 (17 samples)
Network latency average = 30.7509 (17 samples)
	minimum = 5 (17 samples)
	maximum = 227.824 (17 samples)
Flit latency average = 30.7507 (17 samples)
	minimum = 5 (17 samples)
	maximum = 227.824 (17 samples)
Fragmentation average = 2.11608e-05 (17 samples)
	minimum = 0 (17 samples)
	maximum = 28.2353 (17 samples)
Injected packet rate average = 0.137173 (17 samples)
	minimum = 0.0650972 (17 samples)
	maximum = 0.345678 (17 samples)
Accepted packet rate average = 0.137173 (17 samples)
	minimum = 0.0833528 (17 samples)
	maximum = 0.306661 (17 samples)
Injected flit rate average = 0.137175 (17 samples)
	minimum = 0.0650991 (17 samples)
	maximum = 0.345678 (17 samples)
Accepted flit rate average = 0.137175 (17 samples)
	minimum = 0.0833569 (17 samples)
	maximum = 0.306661 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 206744 (inst/sec)
gpgpu_simulation_rate = 4024 (cycle/sec)
gpgpu_silicon_slowdown = 173956x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 2073
gpu_sim_insn = 1114172
gpu_ipc =     537.4684
gpu_tot_sim_cycle = 533335
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      53.2581
gpu_tot_issued_cta = 2304
gpu_occupancy = 87.7323% 
gpu_tot_occupancy = 81.4116% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       0.2586
partiton_level_parallism_total  =       1.8413
partiton_level_parallism_util =       1.5491
partiton_level_parallism_util_total  =       2.3256
L2_BW  =      22.3892 GB/Sec
L2_BW_total  =     127.7759 GB/Sec
gpu_total_sim_rate=211973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 82459, Miss = 68148, Miss_rate = 0.826, Pending_hits = 6933, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 82427, Miss = 68173, Miss_rate = 0.827, Pending_hits = 6919, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 83192, Miss = 69158, Miss_rate = 0.831, Pending_hits = 6927, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 79581, Miss = 65667, Miss_rate = 0.825, Pending_hits = 6636, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 77469, Miss = 63708, Miss_rate = 0.822, Pending_hits = 6600, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 77207, Miss = 63290, Miss_rate = 0.820, Pending_hits = 6716, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 81211, Miss = 67333, Miss_rate = 0.829, Pending_hits = 6597, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 74900, Miss = 61349, Miss_rate = 0.819, Pending_hits = 6077, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 80565, Miss = 66712, Miss_rate = 0.828, Pending_hits = 6713, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 75361, Miss = 61792, Miss_rate = 0.820, Pending_hits = 6324, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 76502, Miss = 62949, Miss_rate = 0.823, Pending_hits = 6246, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 74797, Miss = 61651, Miss_rate = 0.824, Pending_hits = 6170, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 77681, Miss = 64049, Miss_rate = 0.825, Pending_hits = 6587, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 79129, Miss = 65190, Miss_rate = 0.824, Pending_hits = 6688, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 80475, Miss = 66742, Miss_rate = 0.829, Pending_hits = 6828, Reservation_fails = 306318
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 975911
	L1D_total_cache_miss_rate = 0.8250
	L1D_total_cache_pending_hits = 98961
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2815, 3189, 2995, 3099, 3339, 3376, 3111, 3497, 3130, 3066, 3261, 3354, 3173, 2915, 2700, 3181, 3128, 2880, 3286, 3561, 3401, 3379, 3383, 3233, 3482, 3398, 3740, 3271, 2951, 3497, 3060, 3415, 3239, 3276, 3008, 3475, 3144, 3408, 3212, 3222, 3099, 2795, 3484, 3076, 3841, 3100, 3298, 2987, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 4899767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 686618
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9116862	W0_Idle:314840	W0_Scoreboard:3409173	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5492944 {8:686618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109858880 {40:2746472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 398 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 103 
mrq_lat_table:137237 	45197 	39624 	41631 	197554 	83682 	44836 	23136 	6782 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	741906 	1546960 	738956 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	265227 	113513 	266526 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137559 	132062 	129590 	208852 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	214 	820 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       129       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       132       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       130       128       204       188       128       112        89        89 
dram[3]:       120       112        73        96       104        64        96        80       129       129       120       236       112       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       137       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       134       139       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.752361  7.459702  8.073227  7.717893  6.764595  7.139489  6.713052  6.957073 10.071918 10.101180 12.338462 12.081633 10.274686  9.656616  7.501841  7.689172 
dram[1]:  7.502463  7.602422  7.684210  7.802706  7.303518  6.916908  6.800797  6.669875 10.104502 10.139693 11.795045 11.205508  9.630795 10.057725  7.421456  7.398022 
dram[2]:  7.374631  7.153171  7.394708  7.609442  7.137352  7.103718  6.823645  6.457778  9.451456 10.878623 12.401392 12.241228  9.948073  9.761589  7.467949  7.478736 
dram[3]:  7.439759  7.748216  7.925838  7.634361  7.437306  6.947577  6.654346  6.427359  9.880383  9.853932 12.371007 12.378440  9.717356  9.702303  7.269042  7.611601 
dram[4]:  7.463148  7.440283  7.723026  7.779564  7.178926  7.157417  7.121649  6.564004  9.708064  9.850163 11.486081 11.883886  9.971948 10.532287  7.313342  7.091613 
dram[5]:  7.566969  7.370406  7.803717  7.545662  7.013672  7.408290  6.833825  6.961538 10.650000 10.474296 12.068397 12.610452  9.954323  9.855263  7.869624  7.513241 
average row locality = 619956/76260 = 8.129504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       734       749       403       416       148       121       142       145       372       400 
dram[1]:       370       379       370       358       437       457       706       779       400       367       145       143       148       135       364       382 
dram[2]:       408       367       403       386       434       466       732       746       430       353       140       115       147       169       368       387 
dram[3]:       402       364       367       391       463       456       732       754       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       752       728       401       393       157       118       140       157       387       378 
dram[5]:       403       393       375       366       456       483       733       767       386       409       134       146       145       149       361       372 
total dram writes = 36319
bank skew: 779/115 = 6.77
chip skew: 6108/5940 = 1.03
average mf latency per bank:
dram[0]:      19065     22178     19600     22179     16399     19143      9996     11825     28411     24087    164349    255098    173739    206214     17163     19177
dram[1]:      20066     23537     19267     25062     16573     19911     10187     11316     22823     28633    160339    221141    163491    226469     17264     20726
dram[2]:      19327     20038     19514     19446     18250     15734     10425      9984     21719     26316    175113    220222    169724    134884     18382     16953
dram[3]:      18325     19957     20161     18597     15778     15864      9767      9726     21409     22181    157040    171625    159617    136520     16514     16746
dram[4]:      22332     18218     22726     18055     18863     13870     11435      9022     26221     20557    197639    190274    215509    130292     20058     14529
dram[5]:      22463     20541     24517     21738     19904     16651     12043     10032     28470     24024    245533    188300    223122    169834     22229     19235
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=573347 n_act=12725 n_pre=12709 n_ref_event=94358138646096 n_req=104002 n_rd=97529 n_rd_L2_A=0 n_write=0 n_wr_bk=9353 bw_util=0.3036
n_activity=404009 dram_eff=0.5291
bk0: 6873a 627405i bk1: 6981a 623402i bk2: 6586a 630237i bk3: 6539a 627222i bk4: 6610a 617894i bk5: 6701a 620633i bk6: 6303a 612723i bk7: 6425a 614639i bk8: 5636a 651223i bk9: 5724a 650228i bk10: 5528a 661775i bk11: 5248a 664278i bk12: 5584a 655732i bk13: 5618a 658065i bk14: 5637a 636198i bk15: 5536a 637513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877724
Row_Buffer_Locality_read = 0.907556
Row_Buffer_Locality_write = 0.428240
Bank_Level_Parallism = 3.260429
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.651788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.303647 
total_CMD = 703988 
util_bw = 213764 
Wasted_Col = 113104 
Wasted_Row = 34916 
Idle = 342204 

BW Util Bottlenecks: 
RCDc_limit = 56362 
RCDWRc_limit = 11525 
WTRc_limit = 20687 
RTWc_limit = 78146 
CCDLc_limit = 60188 
rwq = 0 
CCDLc_limit_alone = 47421 
WTRc_limit_alone = 19603 
RTWc_limit_alone = 66463 

Commands details: 
total_CMD = 703988 
n_nop = 573347 
Read = 97529 
Write = 0 
L2_Alloc = 0 
L2_WB = 9353 
n_act = 12725 
n_pre = 12709 
n_ref = 94358138646096 
n_req = 104002 
total_req = 106882 

Dual Bus Interface Util: 
issued_total_row = 25434 
issued_total_col = 106882 
Row_Bus_Util =  0.036128 
CoL_Bus_Util = 0.151824 
Either_Row_CoL_Bus_Util = 0.185573 
Issued_on_Two_Bus_Simul_Util = 0.002379 
issued_two_Eff = 0.012821 
queue_avg = 5.972745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=574042 n_act=12756 n_pre=12740 n_ref_event=0 n_req=103270 n_rd=96890 n_rd_L2_A=0 n_write=0 n_wr_bk=9157 bw_util=0.3013
n_activity=406050 dram_eff=0.5223
bk0: 7114a 628483i bk1: 7013a 624466i bk2: 6257a 629609i bk3: 6441a 627913i bk4: 6686a 621459i bk5: 6606a 621983i bk6: 6166a 620045i bk7: 6235a 618959i bk8: 6032a 649530i bk9: 5728a 651800i bk10: 5144a 664573i bk11: 5200a 663899i bk12: 5660a 653847i bk13: 5772a 658139i bk14: 5345a 639586i bk15: 5491a 636142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876537
Row_Buffer_Locality_read = 0.906378
Row_Buffer_Locality_write = 0.423354
Bank_Level_Parallism = 3.186952
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.629382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.301275 
total_CMD = 703988 
util_bw = 212094 
Wasted_Col = 113757 
Wasted_Row = 37317 
Idle = 340820 

BW Util Bottlenecks: 
RCDc_limit = 57701 
RCDWRc_limit = 11730 
WTRc_limit = 20532 
RTWc_limit = 78182 
CCDLc_limit = 59720 
rwq = 0 
CCDLc_limit_alone = 46950 
WTRc_limit_alone = 19546 
RTWc_limit_alone = 66398 

Commands details: 
total_CMD = 703988 
n_nop = 574042 
Read = 96890 
Write = 0 
L2_Alloc = 0 
L2_WB = 9157 
n_act = 12756 
n_pre = 12740 
n_ref = 0 
n_req = 103270 
total_req = 106047 

Dual Bus Interface Util: 
issued_total_row = 25496 
issued_total_col = 106047 
Row_Bus_Util =  0.036217 
CoL_Bus_Util = 0.150638 
Either_Row_CoL_Bus_Util = 0.184586 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.012290 
queue_avg = 5.902833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=573010 n_act=12922 n_pre=12906 n_ref_event=0 n_req=103893 n_rd=97426 n_rd_L2_A=0 n_write=0 n_wr_bk=9339 bw_util=0.3033
n_activity=404098 dram_eff=0.5284
bk0: 6975a 624622i bk1: 6823a 623495i bk2: 6231a 630123i bk3: 6603a 628467i bk4: 6660a 620795i bk5: 6697a 618464i bk6: 6259a 616065i bk7: 6540a 613653i bk8: 5564a 648124i bk9: 5784a 653379i bk10: 5260a 665027i bk11: 5516a 664716i bk12: 5777a 655959i bk13: 5707a 653970i bk14: 5358a 638678i bk15: 5672a 636406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875680
Row_Buffer_Locality_read = 0.906165
Row_Buffer_Locality_write = 0.416422
Bank_Level_Parallism = 3.235161
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.632841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.303315 
total_CMD = 703988 
util_bw = 213530 
Wasted_Col = 113404 
Wasted_Row = 36582 
Idle = 340472 

BW Util Bottlenecks: 
RCDc_limit = 57805 
RCDWRc_limit = 11644 
WTRc_limit = 20192 
RTWc_limit = 79975 
CCDLc_limit = 60302 
rwq = 0 
CCDLc_limit_alone = 46725 
WTRc_limit_alone = 19140 
RTWc_limit_alone = 67450 

Commands details: 
total_CMD = 703988 
n_nop = 573010 
Read = 97426 
Write = 0 
L2_Alloc = 0 
L2_WB = 9339 
n_act = 12922 
n_pre = 12906 
n_ref = 0 
n_req = 103893 
total_req = 106765 

Dual Bus Interface Util: 
issued_total_row = 25828 
issued_total_col = 106765 
Row_Bus_Util =  0.036688 
CoL_Bus_Util = 0.151657 
Either_Row_CoL_Bus_Util = 0.186051 
Issued_on_Two_Bus_Simul_Util = 0.002294 
issued_two_Eff = 0.012330 
queue_avg = 6.106688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.10669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=574573 n_act=12677 n_pre=12661 n_ref_event=0 n_req=102741 n_rd=96364 n_rd_L2_A=0 n_write=0 n_wr_bk=9270 bw_util=0.3001
n_activity=402861 dram_eff=0.5244
bk0: 6920a 626804i bk1: 7104a 624604i bk2: 6174a 632386i bk3: 6454a 629316i bk4: 6646a 625270i bk5: 6470a 619597i bk6: 5994a 620904i bk7: 6117a 616156i bk8: 5936a 648429i bk9: 5876a 648588i bk10: 4944a 666270i bk11: 5312a 666668i bk12: 5725a 656613i bk13: 5722a 656639i bk14: 5435a 637481i bk15: 5535a 638442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876670
Row_Buffer_Locality_read = 0.907248
Row_Buffer_Locality_write = 0.414615
Bank_Level_Parallism = 3.191910
Bank_Level_Parallism_Col = 2.971281
Bank_Level_Parallism_Ready = 1.619090
write_to_read_ratio_blp_rw_average = 0.306609
GrpLevelPara = 1.967909 

BW Util details:
bwutil = 0.300102 
total_CMD = 703988 
util_bw = 211268 
Wasted_Col = 113904 
Wasted_Row = 36054 
Idle = 342762 

BW Util Bottlenecks: 
RCDc_limit = 57345 
RCDWRc_limit = 11748 
WTRc_limit = 19952 
RTWc_limit = 82534 
CCDLc_limit = 60809 
rwq = 0 
CCDLc_limit_alone = 47264 
WTRc_limit_alone = 19032 
RTWc_limit_alone = 69909 

Commands details: 
total_CMD = 703988 
n_nop = 574573 
Read = 96364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9270 
n_act = 12677 
n_pre = 12661 
n_ref = 0 
n_req = 102741 
total_req = 105634 

Dual Bus Interface Util: 
issued_total_row = 25338 
issued_total_col = 105634 
Row_Bus_Util =  0.035992 
CoL_Bus_Util = 0.150051 
Either_Row_CoL_Bus_Util = 0.183831 
Issued_on_Two_Bus_Simul_Util = 0.002212 
issued_two_Eff = 0.012031 
queue_avg = 5.850826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85083
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=574824 n_act=12671 n_pre=12655 n_ref_event=4565658604079112714 n_req=102601 n_rd=96234 n_rd_L2_A=0 n_write=0 n_wr_bk=9229 bw_util=0.2996
n_activity=401437 dram_eff=0.5254
bk0: 6977a 627618i bk1: 6872a 625040i bk2: 6456a 628160i bk3: 6338a 632759i bk4: 6661a 623397i bk5: 6525a 619831i bk6: 6230a 619452i bk7: 6149a 620245i bk8: 5764a 647439i bk9: 5788a 650476i bk10: 5272a 664492i bk11: 4944a 668260i bk12: 5884a 657499i bk13: 5858a 654261i bk14: 5489a 639061i bk15: 5027a 641530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876590
Row_Buffer_Locality_read = 0.906312
Row_Buffer_Locality_write = 0.427360
Bank_Level_Parallism = 3.188438
Bank_Level_Parallism_Col = 2.966791
Bank_Level_Parallism_Ready = 1.632627
write_to_read_ratio_blp_rw_average = 0.295793
GrpLevelPara = 1.952480 

BW Util details:
bwutil = 0.299616 
total_CMD = 703988 
util_bw = 210926 
Wasted_Col = 112563 
Wasted_Row = 36320 
Idle = 344179 

BW Util Bottlenecks: 
RCDc_limit = 57975 
RCDWRc_limit = 11231 
WTRc_limit = 20740 
RTWc_limit = 77485 
CCDLc_limit = 59884 
rwq = 0 
CCDLc_limit_alone = 46950 
WTRc_limit_alone = 19663 
RTWc_limit_alone = 65628 

Commands details: 
total_CMD = 703988 
n_nop = 574824 
Read = 96234 
Write = 0 
L2_Alloc = 0 
L2_WB = 9229 
n_act = 12671 
n_pre = 12655 
n_ref = 4565658604079112714 
n_req = 102601 
total_req = 105463 

Dual Bus Interface Util: 
issued_total_row = 25326 
issued_total_col = 105463 
Row_Bus_Util =  0.035975 
CoL_Bus_Util = 0.149808 
Either_Row_CoL_Bus_Util = 0.183475 
Issued_on_Two_Bus_Simul_Util = 0.002308 
issued_two_Eff = 0.012581 
queue_avg = 5.833530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703988 n_nop=574218 n_act=12553 n_pre=12537 n_ref_event=0 n_req=103449 n_rd=97026 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.302
n_activity=403567 dram_eff=0.5268
bk0: 6983a 621825i bk1: 7107a 620814i bk2: 6244a 631260i bk3: 6150a 628525i bk4: 6605a 618054i bk5: 6590a 621632i bk6: 6251a 614707i bk7: 6204a 618362i bk8: 5932a 649469i bk9: 6060a 649511i bk10: 5036a 664954i bk11: 5224a 665243i bk12: 5944a 655946i bk13: 5812a 651634i bk14: 5404a 639618i bk15: 5480a 638897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878742
Row_Buffer_Locality_read = 0.908839
Row_Buffer_Locality_write = 0.424101
Bank_Level_Parallism = 3.260496
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.654323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.302014 
total_CMD = 703988 
util_bw = 212614 
Wasted_Col = 112258 
Wasted_Row = 36383 
Idle = 342733 

BW Util Bottlenecks: 
RCDc_limit = 55859 
RCDWRc_limit = 11610 
WTRc_limit = 20359 
RTWc_limit = 79892 
CCDLc_limit = 61463 
rwq = 0 
CCDLc_limit_alone = 47510 
WTRc_limit_alone = 19320 
RTWc_limit_alone = 66978 

Commands details: 
total_CMD = 703988 
n_nop = 574218 
Read = 97026 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12553 
n_pre = 12537 
n_ref = 0 
n_req = 103449 
total_req = 106307 

Dual Bus Interface Util: 
issued_total_row = 25090 
issued_total_col = 106307 
Row_Bus_Util =  0.035640 
CoL_Bus_Util = 0.151007 
Either_Row_CoL_Bus_Util = 0.184336 
Issued_on_Two_Bus_Simul_Util = 0.002311 
issued_two_Eff = 0.012538 
queue_avg = 6.028559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.02856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259491, Miss = 70132, Miss_rate = 0.270, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 256936, Miss = 63064, Miss_rate = 0.245, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 250777, Miss = 62622, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 257008, Miss = 62266, Miss_rate = 0.242, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 251877, Miss = 62797, Miss_rate = 0.249, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 251252, Miss = 63523, Miss_rate = 0.253, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 252009, Miss = 62217, Miss_rate = 0.247, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 250876, Miss = 62656, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 255561, Miss = 62971, Miss_rate = 0.246, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 249498, Miss = 61705, Miss_rate = 0.247, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 254975, Miss = 62688, Miss_rate = 0.246, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 252033, Miss = 62917, Miss_rate = 0.250, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3042293
L2_total_cache_misses = 759558
L2_total_cache_miss_rate = 0.2497
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2164779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 442248
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2746472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.359
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=3042293
icnt_total_pkts_simt_to_mem=982154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.08512
	minimum = 5
	maximum = 24
Network latency average = 6.08512
	minimum = 5
	maximum = 24
Slowest packet = 4022531
Flit latency average = 6.08512
	minimum = 5
	maximum = 24
Slowest flit = 4022658
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0465956
	minimum = 0.013507 (at node 14)
	maximum = 0.0877955 (at node 15)
Accepted packet rate average = 0.0465956
	minimum = 0.0202605 (at node 20)
	maximum = 0.0713941 (at node 5)
Injected flit rate average = 0.0465956
	minimum = 0.013507 (at node 14)
	maximum = 0.0877955 (at node 15)
Accepted flit rate average= 0.0465956
	minimum = 0.0202605 (at node 20)
	maximum = 0.0713941 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1442 (18 samples)
	minimum = 5 (18 samples)
	maximum = 219.333 (18 samples)
Network latency average = 29.3806 (18 samples)
	minimum = 5 (18 samples)
	maximum = 216.5 (18 samples)
Flit latency average = 29.3804 (18 samples)
	minimum = 5 (18 samples)
	maximum = 216.5 (18 samples)
Fragmentation average = 1.99852e-05 (18 samples)
	minimum = 0 (18 samples)
	maximum = 26.6667 (18 samples)
Injected packet rate average = 0.132141 (18 samples)
	minimum = 0.0622311 (18 samples)
	maximum = 0.331351 (18 samples)
Accepted packet rate average = 0.132141 (18 samples)
	minimum = 0.0798476 (18 samples)
	maximum = 0.293591 (18 samples)
Injected flit rate average = 0.132143 (18 samples)
	minimum = 0.0622329 (18 samples)
	maximum = 0.331351 (18 samples)
Accepted flit rate average = 0.132143 (18 samples)
	minimum = 0.0798516 (18 samples)
	maximum = 0.293591 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 211973 (inst/sec)
gpgpu_simulation_rate = 3980 (cycle/sec)
gpgpu_silicon_slowdown = 175879x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbf0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fbd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc80..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cdc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb101fc10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb101fc0c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d17569cf9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
gpu_sim_cycle = 3121
gpu_sim_insn = 1245357
gpu_ipc =     399.0250
gpu_tot_sim_cycle = 536456
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      55.2697
gpu_tot_issued_cta = 2432
gpu_occupancy = 81.7099% 
gpu_tot_occupancy = 81.4129% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       0.1721
partiton_level_parallism_total  =       1.8316
partiton_level_parallism_util =       1.4358
partiton_level_parallism_util_total  =       2.3248
L2_BW  =      15.2874 GB/Sec
L2_BW_total  =     127.1215 GB/Sec
gpu_total_sim_rate=219627

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 82603, Miss = 68184, Miss_rate = 0.825, Pending_hits = 7041, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 82571, Miss = 68209, Miss_rate = 0.826, Pending_hits = 7027, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 83336, Miss = 69194, Miss_rate = 0.830, Pending_hits = 7035, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 79693, Miss = 65695, Miss_rate = 0.824, Pending_hits = 6720, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 77613, Miss = 63744, Miss_rate = 0.821, Pending_hits = 6708, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 77356, Miss = 63329, Miss_rate = 0.819, Pending_hits = 6824, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 81333, Miss = 67367, Miss_rate = 0.828, Pending_hits = 6681, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 75049, Miss = 61388, Miss_rate = 0.818, Pending_hits = 6185, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 80709, Miss = 66748, Miss_rate = 0.827, Pending_hits = 6821, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 75489, Miss = 61824, Miss_rate = 0.819, Pending_hits = 6420, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 76646, Miss = 62985, Miss_rate = 0.822, Pending_hits = 6354, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 74914, Miss = 61682, Miss_rate = 0.823, Pending_hits = 6254, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 77832, Miss = 64089, Miss_rate = 0.823, Pending_hits = 6695, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 79273, Miss = 65226, Miss_rate = 0.823, Pending_hits = 6796, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 80619, Miss = 66778, Miss_rate = 0.828, Pending_hits = 6936, Reservation_fails = 306318
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 976442
	L1D_total_cache_miss_rate = 0.8240
	L1D_total_cache_pending_hits = 100497
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 687149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2875, 3249, 3055, 3159, 3399, 3436, 3171, 3557, 3190, 3126, 3321, 3414, 3233, 2975, 2760, 3241, 3188, 2940, 3346, 3621, 3461, 3439, 3443, 3293, 3542, 3458, 3800, 3331, 3011, 3557, 3120, 3475, 3299, 3336, 3068, 3535, 3204, 3468, 3272, 3282, 3159, 2855, 3544, 3136, 3901, 3160, 3358, 3047, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 4899767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687149
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9125852	W0_Idle:317901	W0_Scoreboard:3422123	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5497192 {8:687149,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109943840 {40:2748596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 398 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 103 
mrq_lat_table:137246 	45199 	39624 	41631 	197575 	83682 	44836 	23136 	6782 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	744008 	1546988 	738956 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	265764 	113513 	266526 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	139111 	132527 	129703 	208852 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	220 	820 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       129       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       132       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       130       128       204       188       128       112        89        89 
dram[3]:       120       112        73        96       104        64        96        80       129       129       120       236       112       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       137       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       134       139       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.752361  7.459702  8.073227  7.717893  6.764595  7.139489  6.713052  6.957073 10.071918 10.101180 12.338462 12.081633 10.274686  9.656616  7.501841  7.689172 
dram[1]:  7.502463  7.602422  7.684210  7.802706  7.303518  6.916908  6.800797  6.669875 10.094703 10.139693 11.795045 11.205508  9.630795 10.057725  7.421456  7.398022 
dram[2]:  7.374631  7.153171  7.394708  7.609442  7.137352  7.103718  6.823645  6.455595  9.451456 10.866184 12.401392 12.241228  9.948073  9.761589  7.467949  7.478736 
dram[3]:  7.439759  7.748216  7.925838  7.634361  7.437306  6.947577  6.654346  6.427359  9.880383  9.853932 12.371007 12.378440  9.717356  9.702303  7.269042  7.611601 
dram[4]:  7.463148  7.444332  7.723026  7.779564  7.178926  7.157417  7.121649  6.564004  9.708064  9.850163 11.486081 11.883886  9.971948 10.532287  7.313342  7.091613 
dram[5]:  7.566969  7.370406  7.794901  7.545662  7.013672  7.408290  6.831041  6.961538 10.650000 10.474296 12.068397 12.610452  9.954323  9.845649  7.869624  7.513241 
average row locality = 619988/76267 = 8.129178
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       734       749       403       416       148       121       142       145       372       400 
dram[1]:       370       379       370       358       437       457       706       779       400       367       145       143       148       135       364       382 
dram[2]:       408       367       403       386       434       466       732       746       430       353       140       115       147       169       368       387 
dram[3]:       402       364       367       391       463       456       732       754       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       752       728       401       393       157       118       140       157       387       378 
dram[5]:       403       393       375       366       456       483       733       767       386       409       134       146       145       149       361       372 
total dram writes = 36319
bank skew: 779/115 = 6.77
chip skew: 6108/5940 = 1.03
average mf latency per bank:
dram[0]:      19065     22178     19601     22179     16411     19154     10019     11848     28411     24087    164349    255098    173739    206225     17163     19177
dram[1]:      20066     23539     19267     25062     16586     19923     10212     11338     22825     28633    160339    221141    163491    226473     17264     20726
dram[2]:      19327     20038     19514     19446     18263     15748     10448     10008     21719     26319    175113    220226    169724    134884     18383     16953
dram[3]:      18325     19957     20161     18597     15790     15879      9790      9749     21409     22181    157047    171625    159617    136520     16514     16746
dram[4]:      22332     18220     22726     18055     18875     13883     11458      9045     26221     20557    197639    190274    215509    130292     20058     14529
dram[5]:      22463     20541     24522     21738     19916     16665     12068     10055     28470     24024    245533    188300    223122    169845     22229     19235
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=577466 n_act=12725 n_pre=12709 n_ref_event=94358138646096 n_req=104002 n_rd=97529 n_rd_L2_A=0 n_write=0 n_wr_bk=9353 bw_util=0.3019
n_activity=404009 dram_eff=0.5291
bk0: 6873a 631524i bk1: 6981a 627521i bk2: 6586a 634356i bk3: 6539a 631341i bk4: 6610a 622013i bk5: 6701a 624752i bk6: 6303a 616842i bk7: 6425a 618758i bk8: 5636a 655342i bk9: 5724a 654347i bk10: 5528a 665894i bk11: 5248a 668397i bk12: 5584a 659851i bk13: 5618a 662184i bk14: 5637a 640317i bk15: 5536a 641632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877724
Row_Buffer_Locality_read = 0.907556
Row_Buffer_Locality_write = 0.428240
Bank_Level_Parallism = 3.260429
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.651788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.301881 
total_CMD = 708107 
util_bw = 213764 
Wasted_Col = 113104 
Wasted_Row = 34916 
Idle = 346323 

BW Util Bottlenecks: 
RCDc_limit = 56362 
RCDWRc_limit = 11525 
WTRc_limit = 20687 
RTWc_limit = 78146 
CCDLc_limit = 60188 
rwq = 0 
CCDLc_limit_alone = 47421 
WTRc_limit_alone = 19603 
RTWc_limit_alone = 66463 

Commands details: 
total_CMD = 708107 
n_nop = 577466 
Read = 97529 
Write = 0 
L2_Alloc = 0 
L2_WB = 9353 
n_act = 12725 
n_pre = 12709 
n_ref = 94358138646096 
n_req = 104002 
total_req = 106882 

Dual Bus Interface Util: 
issued_total_row = 25434 
issued_total_col = 106882 
Row_Bus_Util =  0.035918 
CoL_Bus_Util = 0.150940 
Either_Row_CoL_Bus_Util = 0.184493 
Issued_on_Two_Bus_Simul_Util = 0.002365 
issued_two_Eff = 0.012821 
queue_avg = 5.938002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.938
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=578155 n_act=12757 n_pre=12741 n_ref_event=0 n_req=103274 n_rd=96894 n_rd_L2_A=0 n_write=0 n_wr_bk=9157 bw_util=0.2995
n_activity=406102 dram_eff=0.5223
bk0: 7114a 632602i bk1: 7013a 628585i bk2: 6257a 633728i bk3: 6441a 632033i bk4: 6686a 625579i bk5: 6606a 626103i bk6: 6166a 624165i bk7: 6235a 623079i bk8: 6036a 653619i bk9: 5728a 655918i bk10: 5144a 668691i bk11: 5200a 668017i bk12: 5660a 657965i bk13: 5772a 662257i bk14: 5345a 643704i bk15: 5491a 640261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876532
Row_Buffer_Locality_read = 0.906372
Row_Buffer_Locality_write = 0.423354
Bank_Level_Parallism = 3.186745
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.629359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.299534 
total_CMD = 708107 
util_bw = 212102 
Wasted_Col = 113772 
Wasted_Row = 37329 
Idle = 344904 

BW Util Bottlenecks: 
RCDc_limit = 57713 
RCDWRc_limit = 11730 
WTRc_limit = 20532 
RTWc_limit = 78182 
CCDLc_limit = 59723 
rwq = 0 
CCDLc_limit_alone = 46953 
WTRc_limit_alone = 19546 
RTWc_limit_alone = 66398 

Commands details: 
total_CMD = 708107 
n_nop = 578155 
Read = 96894 
Write = 0 
L2_Alloc = 0 
L2_WB = 9157 
n_act = 12757 
n_pre = 12741 
n_ref = 0 
n_req = 103274 
total_req = 106051 

Dual Bus Interface Util: 
issued_total_row = 25498 
issued_total_col = 106051 
Row_Bus_Util =  0.036009 
CoL_Bus_Util = 0.149767 
Either_Row_CoL_Bus_Util = 0.183520 
Issued_on_Two_Bus_Simul_Util = 0.002255 
issued_two_Eff = 0.012289 
queue_avg = 5.868606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.86861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=577117 n_act=12924 n_pre=12908 n_ref_event=0 n_req=103901 n_rd=97434 n_rd_L2_A=0 n_write=0 n_wr_bk=9339 bw_util=0.3016
n_activity=404202 dram_eff=0.5283
bk0: 6975a 628741i bk1: 6823a 627614i bk2: 6231a 634242i bk3: 6603a 632586i bk4: 6660a 624914i bk5: 6697a 622583i bk6: 6259a 620184i bk7: 6544a 617742i bk8: 5564a 652243i bk9: 5788a 657468i bk10: 5260a 669145i bk11: 5516a 668834i bk12: 5777a 660078i bk13: 5707a 658089i bk14: 5358a 642797i bk15: 5672a 640525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875670
Row_Buffer_Locality_read = 0.906152
Row_Buffer_Locality_write = 0.416422
Bank_Level_Parallism = 3.234738
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.632794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.301573 
total_CMD = 708107 
util_bw = 213546 
Wasted_Col = 113434 
Wasted_Row = 36606 
Idle = 344521 

BW Util Bottlenecks: 
RCDc_limit = 57829 
RCDWRc_limit = 11644 
WTRc_limit = 20192 
RTWc_limit = 79975 
CCDLc_limit = 60308 
rwq = 0 
CCDLc_limit_alone = 46731 
WTRc_limit_alone = 19140 
RTWc_limit_alone = 67450 

Commands details: 
total_CMD = 708107 
n_nop = 577117 
Read = 97434 
Write = 0 
L2_Alloc = 0 
L2_WB = 9339 
n_act = 12924 
n_pre = 12908 
n_ref = 0 
n_req = 103901 
total_req = 106773 

Dual Bus Interface Util: 
issued_total_row = 25832 
issued_total_col = 106773 
Row_Bus_Util =  0.036480 
CoL_Bus_Util = 0.150787 
Either_Row_CoL_Bus_Util = 0.184986 
Issued_on_Two_Bus_Simul_Util = 0.002281 
issued_two_Eff = 0.012329 
queue_avg = 6.071382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=578692 n_act=12677 n_pre=12661 n_ref_event=0 n_req=102741 n_rd=96364 n_rd_L2_A=0 n_write=0 n_wr_bk=9270 bw_util=0.2984
n_activity=402861 dram_eff=0.5244
bk0: 6920a 630923i bk1: 7104a 628723i bk2: 6174a 636505i bk3: 6454a 633435i bk4: 6646a 629389i bk5: 6470a 623716i bk6: 5994a 625023i bk7: 6117a 620275i bk8: 5936a 652548i bk9: 5876a 652707i bk10: 4944a 670389i bk11: 5312a 670787i bk12: 5725a 660732i bk13: 5722a 660758i bk14: 5435a 641600i bk15: 5535a 642561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876670
Row_Buffer_Locality_read = 0.907248
Row_Buffer_Locality_write = 0.414615
Bank_Level_Parallism = 3.191910
Bank_Level_Parallism_Col = 2.971281
Bank_Level_Parallism_Ready = 1.619090
write_to_read_ratio_blp_rw_average = 0.306609
GrpLevelPara = 1.967909 

BW Util details:
bwutil = 0.298356 
total_CMD = 708107 
util_bw = 211268 
Wasted_Col = 113904 
Wasted_Row = 36054 
Idle = 346881 

BW Util Bottlenecks: 
RCDc_limit = 57345 
RCDWRc_limit = 11748 
WTRc_limit = 19952 
RTWc_limit = 82534 
CCDLc_limit = 60809 
rwq = 0 
CCDLc_limit_alone = 47264 
WTRc_limit_alone = 19032 
RTWc_limit_alone = 69909 

Commands details: 
total_CMD = 708107 
n_nop = 578692 
Read = 96364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9270 
n_act = 12677 
n_pre = 12661 
n_ref = 0 
n_req = 102741 
total_req = 105634 

Dual Bus Interface Util: 
issued_total_row = 25338 
issued_total_col = 105634 
Row_Bus_Util =  0.035783 
CoL_Bus_Util = 0.149178 
Either_Row_CoL_Bus_Util = 0.182762 
Issued_on_Two_Bus_Simul_Util = 0.002199 
issued_two_Eff = 0.012031 
queue_avg = 5.816792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.81679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=578939 n_act=12671 n_pre=12655 n_ref_event=4565658604079112714 n_req=102605 n_rd=96238 n_rd_L2_A=0 n_write=0 n_wr_bk=9229 bw_util=0.2979
n_activity=401458 dram_eff=0.5254
bk0: 6977a 631737i bk1: 6876a 629153i bk2: 6456a 632279i bk3: 6338a 636878i bk4: 6661a 627516i bk5: 6525a 623950i bk6: 6230a 623571i bk7: 6149a 624364i bk8: 5764a 651558i bk9: 5788a 654595i bk10: 5272a 668611i bk11: 4944a 672379i bk12: 5884a 661618i bk13: 5858a 658380i bk14: 5489a 643180i bk15: 5027a 645649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876595
Row_Buffer_Locality_read = 0.906316
Row_Buffer_Locality_write = 0.427360
Bank_Level_Parallism = 3.188377
Bank_Level_Parallism_Col = 2.966728
Bank_Level_Parallism_Ready = 1.632603
write_to_read_ratio_blp_rw_average = 0.295784
GrpLevelPara = 1.952450 

BW Util details:
bwutil = 0.297884 
total_CMD = 708107 
util_bw = 210934 
Wasted_Col = 112566 
Wasted_Row = 36320 
Idle = 348287 

BW Util Bottlenecks: 
RCDc_limit = 57975 
RCDWRc_limit = 11231 
WTRc_limit = 20740 
RTWc_limit = 77485 
CCDLc_limit = 59887 
rwq = 0 
CCDLc_limit_alone = 46953 
WTRc_limit_alone = 19663 
RTWc_limit_alone = 65628 

Commands details: 
total_CMD = 708107 
n_nop = 578939 
Read = 96238 
Write = 0 
L2_Alloc = 0 
L2_WB = 9229 
n_act = 12671 
n_pre = 12655 
n_ref = 4565658604079112714 
n_req = 102605 
total_req = 105467 

Dual Bus Interface Util: 
issued_total_row = 25326 
issued_total_col = 105467 
Row_Bus_Util =  0.035766 
CoL_Bus_Util = 0.148942 
Either_Row_CoL_Bus_Util = 0.182413 
Issued_on_Two_Bus_Simul_Util = 0.002295 
issued_two_Eff = 0.012581 
queue_avg = 5.799604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.7996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708107 n_nop=578313 n_act=12557 n_pre=12541 n_ref_event=0 n_req=103465 n_rd=97042 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.3003
n_activity=403775 dram_eff=0.5266
bk0: 6983a 625944i bk1: 7107a 624934i bk2: 6252a 635319i bk3: 6150a 632642i bk4: 6605a 622172i bk5: 6590a 625750i bk6: 6255a 618795i bk7: 6204a 622481i bk8: 5932a 653588i bk9: 6060a 653630i bk10: 5036a 669073i bk11: 5224a 669363i bk12: 5944a 660066i bk13: 5816a 655723i bk14: 5404a 643736i bk15: 5480a 643016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878722
Row_Buffer_Locality_read = 0.908813
Row_Buffer_Locality_write = 0.424101
Bank_Level_Parallism = 3.259635
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.654226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.300302 
total_CMD = 708107 
util_bw = 212646 
Wasted_Col = 112318 
Wasted_Row = 36431 
Idle = 346712 

BW Util Bottlenecks: 
RCDc_limit = 55907 
RCDWRc_limit = 11610 
WTRc_limit = 20359 
RTWc_limit = 79892 
CCDLc_limit = 61475 
rwq = 0 
CCDLc_limit_alone = 47522 
WTRc_limit_alone = 19320 
RTWc_limit_alone = 66978 

Commands details: 
total_CMD = 708107 
n_nop = 578313 
Read = 97042 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12557 
n_pre = 12541 
n_ref = 0 
n_req = 103465 
total_req = 106323 

Dual Bus Interface Util: 
issued_total_row = 25098 
issued_total_col = 106323 
Row_Bus_Util =  0.035444 
CoL_Bus_Util = 0.150151 
Either_Row_CoL_Bus_Util = 0.183297 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.012535 
queue_avg = 5.993923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.99392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259663, Miss = 70132, Miss_rate = 0.270, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 257117, Miss = 63064, Miss_rate = 0.245, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 250951, Miss = 62626, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 257186, Miss = 62266, Miss_rate = 0.242, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 252049, Miss = 62797, Miss_rate = 0.249, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 251440, Miss = 63531, Miss_rate = 0.253, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 252185, Miss = 62217, Miss_rate = 0.247, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 251052, Miss = 62656, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 255729, Miss = 62971, Miss_rate = 0.246, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 249678, Miss = 61709, Miss_rate = 0.247, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 255155, Miss = 62700, Miss_rate = 0.246, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 252218, Miss = 62921, Miss_rate = 0.249, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3044423
L2_total_cache_misses = 759590
L2_total_cache_miss_rate = 0.2495
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2166871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 442272
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2748596
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.357
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=3044423
icnt_total_pkts_simt_to_mem=982691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.25909
	minimum = 5
	maximum = 28
Network latency average = 6.25909
	minimum = 5
	maximum = 28
Slowest packet = 4024966
Flit latency average = 6.25909
	minimum = 5
	maximum = 28
Slowest flit = 4025093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0316494
	minimum = 0.00897148 (at node 3)
	maximum = 0.0602371 (at node 20)
Accepted packet rate average = 0.0316494
	minimum = 0.0134572 (at node 23)
	maximum = 0.051586 (at node 12)
Injected flit rate average = 0.0316494
	minimum = 0.00897148 (at node 3)
	maximum = 0.0602371 (at node 20)
Accepted flit rate average= 0.0316494
	minimum = 0.0134572 (at node 23)
	maximum = 0.051586 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.8345 (19 samples)
	minimum = 5 (19 samples)
	maximum = 209.263 (19 samples)
Network latency average = 28.1637 (19 samples)
	minimum = 5 (19 samples)
	maximum = 206.579 (19 samples)
Flit latency average = 28.1635 (19 samples)
	minimum = 5 (19 samples)
	maximum = 206.579 (19 samples)
Fragmentation average = 1.89333e-05 (19 samples)
	minimum = 0 (19 samples)
	maximum = 25.2632 (19 samples)
Injected packet rate average = 0.126852 (19 samples)
	minimum = 0.059428 (19 samples)
	maximum = 0.317082 (19 samples)
Accepted packet rate average = 0.126852 (19 samples)
	minimum = 0.0763534 (19 samples)
	maximum = 0.280854 (19 samples)
Injected flit rate average = 0.126853 (19 samples)
	minimum = 0.0594297 (19 samples)
	maximum = 0.317082 (19 samples)
Accepted flit rate average = 0.126853 (19 samples)
	minimum = 0.0763571 (19 samples)
	maximum = 0.280854 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 15 sec (135 sec)
gpgpu_simulation_rate = 219627 (inst/sec)
gpgpu_simulation_rate = 3973 (cycle/sec)
gpgpu_silicon_slowdown = 176189x
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1850
gpu_sim_insn = 1114112
gpu_ipc =     602.2227
gpu_tot_sim_cycle = 538306
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      57.1494
gpu_tot_issued_cta = 2560
gpu_occupancy = 89.3710% 
gpu_tot_occupancy = 81.4406% 
max_total_param_size = 0
gpu_stall_dramfull = 834713
gpu_stall_icnt2sh    = 1469677
partiton_level_parallism =       0.2768
partiton_level_parallism_total  =       1.8262
partiton_level_parallism_util =       1.6570
partiton_level_parallism_util_total  =       2.3243
L2_BW  =      24.7974 GB/Sec
L2_BW_total  =     126.7698 GB/Sec
gpu_total_sim_rate=224553

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2421
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13566
L1D_cache:
	L1D_cache_core[0]: Access = 82731, Miss = 68216, Miss_rate = 0.825, Pending_hits = 7137, Reservation_fails = 308638
	L1D_cache_core[1]: Access = 82715, Miss = 68245, Miss_rate = 0.825, Pending_hits = 7135, Reservation_fails = 312973
	L1D_cache_core[2]: Access = 83464, Miss = 69226, Miss_rate = 0.829, Pending_hits = 7131, Reservation_fails = 315780
	L1D_cache_core[3]: Access = 79837, Miss = 65731, Miss_rate = 0.823, Pending_hits = 6828, Reservation_fails = 298214
	L1D_cache_core[4]: Access = 77741, Miss = 63776, Miss_rate = 0.820, Pending_hits = 6804, Reservation_fails = 297909
	L1D_cache_core[5]: Access = 77500, Miss = 63365, Miss_rate = 0.818, Pending_hits = 6932, Reservation_fails = 288134
	L1D_cache_core[6]: Access = 81461, Miss = 67399, Miss_rate = 0.827, Pending_hits = 6777, Reservation_fails = 311514
	L1D_cache_core[7]: Access = 75193, Miss = 61424, Miss_rate = 0.817, Pending_hits = 6293, Reservation_fails = 284017
	L1D_cache_core[8]: Access = 80837, Miss = 66780, Miss_rate = 0.826, Pending_hits = 6917, Reservation_fails = 302774
	L1D_cache_core[9]: Access = 75633, Miss = 61860, Miss_rate = 0.818, Pending_hits = 6528, Reservation_fails = 279037
	L1D_cache_core[10]: Access = 76774, Miss = 63017, Miss_rate = 0.821, Pending_hits = 6450, Reservation_fails = 289895
	L1D_cache_core[11]: Access = 75058, Miss = 61718, Miss_rate = 0.822, Pending_hits = 6362, Reservation_fails = 284014
	L1D_cache_core[12]: Access = 77976, Miss = 64125, Miss_rate = 0.822, Pending_hits = 6803, Reservation_fails = 298763
	L1D_cache_core[13]: Access = 79417, Miss = 65262, Miss_rate = 0.822, Pending_hits = 6904, Reservation_fails = 301468
	L1D_cache_core[14]: Access = 80747, Miss = 66810, Miss_rate = 0.827, Pending_hits = 7032, Reservation_fails = 306318
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 976954
	L1D_total_cache_miss_rate = 0.8230
	L1D_total_cache_pending_hits = 102033
	L1D_total_cache_reservation_fails = 4479448
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 687661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4472625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245207
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2421
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13566
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3718494
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 753951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13566
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2929, 3303, 3109, 3213, 3453, 3490, 3225, 3611, 3244, 3180, 3375, 3468, 3287, 3029, 2814, 3295, 3242, 2994, 3400, 3675, 3515, 3493, 3497, 3347, 3596, 3512, 3854, 3385, 3065, 3611, 3174, 3529, 3335, 3372, 3104, 3571, 3240, 3504, 3308, 3318, 3195, 2891, 3580, 3172, 3937, 3196, 3394, 3083, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 4899767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687661
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4199315
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9132515	W0_Idle:318370	W0_Scoreboard:3431153	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501288 {8:687661,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110025760 {40:2750644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1739 
max_icnt2mem_latency = 1358 
maxmrqlatency = 826 
max_icnt2sh_latency = 319 
averagemflatency = 397 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 103 
mrq_lat_table:137246 	45199 	39624 	41631 	197575 	83682 	44836 	23136 	6782 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746056 	1546988 	738956 	14111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60 	37 	8 	266276 	113513 	266526 	290289 	46062 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	140412 	133131 	129846 	208852 	1472582 	960264 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	223 	820 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       101       112        76       128        80       120        96        84       129       129       264       264       140       108        88       103 
dram[1]:        96       112        72       128       108       112        84        88       132       129       124       164       108       128        78       101 
dram[2]:        96       117       100        81        62       108        96        88       130       128       204       188       128       112        89        89 
dram[3]:       120       112        73        96       104        64        96        80       129       129       120       236       112       116        76       109 
dram[4]:       112       100        88       103       112       100       112        80       137       128       212       268       108       132        76        72 
dram[5]:       112       120        85        97       104       121        80        88       134       139       255       399       116       116        81       107 
maximum service time to same row:
dram[0]:     10720     11839     10258     10601      8947     11247     10042      9989     17014     13121     12747     28663     27492     10017     10783     19228 
dram[1]:     12066     15152     10182     14679      7760     11471      8334      8700     12537     12264     16313     20549     15303     17460     13144     11174 
dram[2]:     17233      7695     11498     13204     10886     11425     16190     15429     12181     21931     21092     15013     12875     16058     14871     16043 
dram[3]:     19363     10525     10634     12260     13384      9535     12362      9676     12428     10125     13734     23328     21898     19036     12769     12775 
dram[4]:     12036      7877     12738     19949     11034     13001      9023      6747     17059     11340     14380     25631     19011     23424     17049     12934 
dram[5]:      9884      8675     15399     10507      9424     11913      7415     10662     14576     10333     28716     19083      9418     12969     18475     16679 
average row accesses per activate:
dram[0]:  7.752361  7.459702  8.073227  7.717893  6.764595  7.139489  6.713052  6.957073 10.071918 10.101180 12.338462 12.081633 10.274686  9.656616  7.501841  7.689172 
dram[1]:  7.502463  7.602422  7.684210  7.802706  7.303518  6.916908  6.800797  6.669875 10.094703 10.139693 11.795045 11.205508  9.630795 10.057725  7.421456  7.398022 
dram[2]:  7.374631  7.153171  7.394708  7.609442  7.137352  7.103718  6.823645  6.455595  9.451456 10.866184 12.401392 12.241228  9.948073  9.761589  7.467949  7.478736 
dram[3]:  7.439759  7.748216  7.925838  7.634361  7.437306  6.947577  6.654346  6.427359  9.880383  9.853932 12.371007 12.378440  9.717356  9.702303  7.269042  7.611601 
dram[4]:  7.463148  7.444332  7.723026  7.779564  7.178926  7.157417  7.121649  6.564004  9.708064  9.850163 11.486081 11.883886  9.971948 10.532287  7.313342  7.091613 
dram[5]:  7.566969  7.370406  7.794901  7.545662  7.013672  7.408290  6.831041  6.961538 10.650000 10.474296 12.068397 12.610452  9.954323  9.845649  7.869624  7.513241 
average row locality = 619988/76267 = 8.129178
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       387       395       380       389       447       457       734       749       403       416       148       121       142       145       372       400 
dram[1]:       370       379       370       358       437       457       706       779       400       367       145       143       148       135       364       382 
dram[2]:       408       367       403       386       434       466       732       746       430       353       140       115       147       169       368       387 
dram[3]:       402       364       367       391       463       456       732       754       411       397       152       144       155       160       384       376 
dram[4]:       392       362       379       363       460       490       752       728       401       393       157       118       140       157       387       378 
dram[5]:       403       393       375       366       456       483       733       767       386       409       134       146       145       149       361       372 
total dram writes = 36319
bank skew: 779/115 = 6.77
chip skew: 6108/5940 = 1.03
average mf latency per bank:
dram[0]:      19065     22178     19601     22179     16411     19154     10019     11848     28454     24128    164392    255142    173739    206225     17163     19177
dram[1]:      20066     23539     19267     25062     16586     19923     10212     11338     22868     28681    160382    221178    163491    226473     17264     20726
dram[2]:      19327     20038     19514     19446     18263     15748     10448     10008     21760     26368    175158    220272    169724    134884     18383     16953
dram[3]:      18325     19957     20161     18597     15790     15879      9790      9749     21451     22225    157088    171661    159617    136520     16514     16746
dram[4]:      22332     18220     22726     18055     18875     13883     11458      9045     26264     20601    197673    190319    215509    130292     20058     14529
dram[5]:      22463     20541     24522     21738     19916     16665     12068     10055     28514     24066    245573    188336    223122    169845     22229     19235
maximum mf latency per bank:
dram[0]:       1269      1595      1496      1595      1512      1590      1480      1589      1332      1354      1245      1449      1237      1356      1546      1359
dram[1]:       1435      1379      1411      1303      1642      1420      1478      1435      1404      1465      1586      1510      1417      1440      1243      1697
dram[2]:       1428      1442      1507      1413      1474      1583      1367      1481      1474      1437      1346      1427      1317      1594      1501      1315
dram[3]:       1436      1262      1261      1559      1444      1446      1345      1414      1288      1409      1359      1416      1306      1578      1289      1260
dram[4]:       1328      1464      1484      1239      1546      1739      1497      1429      1410      1430      1478      1276      1326      1406      1530      1209
dram[5]:       1385      1327      1380      1378      1600      1489      1556      1657      1448      1481      1409      1370      1404      1507      1475      1519
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=579907 n_act=12725 n_pre=12709 n_ref_event=94358138646096 n_req=104002 n_rd=97529 n_rd_L2_A=0 n_write=0 n_wr_bk=9353 bw_util=0.3008
n_activity=404009 dram_eff=0.5291
bk0: 6873a 633965i bk1: 6981a 629962i bk2: 6586a 636797i bk3: 6539a 633782i bk4: 6610a 624454i bk5: 6701a 627193i bk6: 6303a 619283i bk7: 6425a 621199i bk8: 5636a 657783i bk9: 5724a 656788i bk10: 5528a 668335i bk11: 5248a 670838i bk12: 5584a 662292i bk13: 5618a 664625i bk14: 5637a 642758i bk15: 5536a 644073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877724
Row_Buffer_Locality_read = 0.907556
Row_Buffer_Locality_write = 0.428240
Bank_Level_Parallism = 3.260429
Bank_Level_Parallism_Col = 0.674869
Bank_Level_Parallism_Ready = 1.651788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.300844 
total_CMD = 710548 
util_bw = 213764 
Wasted_Col = 113104 
Wasted_Row = 34916 
Idle = 348764 

BW Util Bottlenecks: 
RCDc_limit = 56362 
RCDWRc_limit = 11525 
WTRc_limit = 20687 
RTWc_limit = 78146 
CCDLc_limit = 60188 
rwq = 0 
CCDLc_limit_alone = 47421 
WTRc_limit_alone = 19603 
RTWc_limit_alone = 66463 

Commands details: 
total_CMD = 710548 
n_nop = 579907 
Read = 97529 
Write = 0 
L2_Alloc = 0 
L2_WB = 9353 
n_act = 12725 
n_pre = 12709 
n_ref = 94358138646096 
n_req = 104002 
total_req = 106882 

Dual Bus Interface Util: 
issued_total_row = 25434 
issued_total_col = 106882 
Row_Bus_Util =  0.035795 
CoL_Bus_Util = 0.150422 
Either_Row_CoL_Bus_Util = 0.183859 
Issued_on_Two_Bus_Simul_Util = 0.002357 
issued_two_Eff = 0.012821 
queue_avg = 5.917603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=580596 n_act=12757 n_pre=12741 n_ref_event=0 n_req=103274 n_rd=96894 n_rd_L2_A=0 n_write=0 n_wr_bk=9157 bw_util=0.2985
n_activity=406102 dram_eff=0.5223
bk0: 7114a 635043i bk1: 7013a 631026i bk2: 6257a 636169i bk3: 6441a 634474i bk4: 6686a 628020i bk5: 6606a 628544i bk6: 6166a 626606i bk7: 6235a 625520i bk8: 6036a 656060i bk9: 5728a 658359i bk10: 5144a 671132i bk11: 5200a 670458i bk12: 5660a 660406i bk13: 5772a 664698i bk14: 5345a 646145i bk15: 5491a 642702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876532
Row_Buffer_Locality_read = 0.906372
Row_Buffer_Locality_write = 0.423354
Bank_Level_Parallism = 3.186745
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.629359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.298505 
total_CMD = 710548 
util_bw = 212102 
Wasted_Col = 113772 
Wasted_Row = 37329 
Idle = 347345 

BW Util Bottlenecks: 
RCDc_limit = 57713 
RCDWRc_limit = 11730 
WTRc_limit = 20532 
RTWc_limit = 78182 
CCDLc_limit = 59723 
rwq = 0 
CCDLc_limit_alone = 46953 
WTRc_limit_alone = 19546 
RTWc_limit_alone = 66398 

Commands details: 
total_CMD = 710548 
n_nop = 580596 
Read = 96894 
Write = 0 
L2_Alloc = 0 
L2_WB = 9157 
n_act = 12757 
n_pre = 12741 
n_ref = 0 
n_req = 103274 
total_req = 106051 

Dual Bus Interface Util: 
issued_total_row = 25498 
issued_total_col = 106051 
Row_Bus_Util =  0.035885 
CoL_Bus_Util = 0.149252 
Either_Row_CoL_Bus_Util = 0.182890 
Issued_on_Two_Bus_Simul_Util = 0.002248 
issued_two_Eff = 0.012289 
queue_avg = 5.848445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.84844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=579558 n_act=12924 n_pre=12908 n_ref_event=0 n_req=103901 n_rd=97434 n_rd_L2_A=0 n_write=0 n_wr_bk=9339 bw_util=0.3005
n_activity=404202 dram_eff=0.5283
bk0: 6975a 631182i bk1: 6823a 630055i bk2: 6231a 636683i bk3: 6603a 635027i bk4: 6660a 627355i bk5: 6697a 625024i bk6: 6259a 622625i bk7: 6544a 620183i bk8: 5564a 654684i bk9: 5788a 659909i bk10: 5260a 671586i bk11: 5516a 671275i bk12: 5777a 662519i bk13: 5707a 660530i bk14: 5358a 645238i bk15: 5672a 642966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875670
Row_Buffer_Locality_read = 0.906152
Row_Buffer_Locality_write = 0.416422
Bank_Level_Parallism = 3.234738
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.632794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.300537 
total_CMD = 710548 
util_bw = 213546 
Wasted_Col = 113434 
Wasted_Row = 36606 
Idle = 346962 

BW Util Bottlenecks: 
RCDc_limit = 57829 
RCDWRc_limit = 11644 
WTRc_limit = 20192 
RTWc_limit = 79975 
CCDLc_limit = 60308 
rwq = 0 
CCDLc_limit_alone = 46731 
WTRc_limit_alone = 19140 
RTWc_limit_alone = 67450 

Commands details: 
total_CMD = 710548 
n_nop = 579558 
Read = 97434 
Write = 0 
L2_Alloc = 0 
L2_WB = 9339 
n_act = 12924 
n_pre = 12908 
n_ref = 0 
n_req = 103901 
total_req = 106773 

Dual Bus Interface Util: 
issued_total_row = 25832 
issued_total_col = 106773 
Row_Bus_Util =  0.036355 
CoL_Bus_Util = 0.150269 
Either_Row_CoL_Bus_Util = 0.184351 
Issued_on_Two_Bus_Simul_Util = 0.002273 
issued_two_Eff = 0.012329 
queue_avg = 6.050524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=581133 n_act=12677 n_pre=12661 n_ref_event=0 n_req=102741 n_rd=96364 n_rd_L2_A=0 n_write=0 n_wr_bk=9270 bw_util=0.2973
n_activity=402861 dram_eff=0.5244
bk0: 6920a 633364i bk1: 7104a 631164i bk2: 6174a 638946i bk3: 6454a 635876i bk4: 6646a 631830i bk5: 6470a 626157i bk6: 5994a 627464i bk7: 6117a 622716i bk8: 5936a 654989i bk9: 5876a 655148i bk10: 4944a 672830i bk11: 5312a 673228i bk12: 5725a 663173i bk13: 5722a 663199i bk14: 5435a 644041i bk15: 5535a 645002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876670
Row_Buffer_Locality_read = 0.907248
Row_Buffer_Locality_write = 0.414615
Bank_Level_Parallism = 3.191910
Bank_Level_Parallism_Col = 2.971281
Bank_Level_Parallism_Ready = 1.619090
write_to_read_ratio_blp_rw_average = 0.306609
GrpLevelPara = 1.967909 

BW Util details:
bwutil = 0.297331 
total_CMD = 710548 
util_bw = 211268 
Wasted_Col = 113904 
Wasted_Row = 36054 
Idle = 349322 

BW Util Bottlenecks: 
RCDc_limit = 57345 
RCDWRc_limit = 11748 
WTRc_limit = 19952 
RTWc_limit = 82534 
CCDLc_limit = 60809 
rwq = 0 
CCDLc_limit_alone = 47264 
WTRc_limit_alone = 19032 
RTWc_limit_alone = 69909 

Commands details: 
total_CMD = 710548 
n_nop = 581133 
Read = 96364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9270 
n_act = 12677 
n_pre = 12661 
n_ref = 0 
n_req = 102741 
total_req = 105634 

Dual Bus Interface Util: 
issued_total_row = 25338 
issued_total_col = 105634 
Row_Bus_Util =  0.035660 
CoL_Bus_Util = 0.148666 
Either_Row_CoL_Bus_Util = 0.182134 
Issued_on_Two_Bus_Simul_Util = 0.002191 
issued_two_Eff = 0.012031 
queue_avg = 5.796809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=581380 n_act=12671 n_pre=12655 n_ref_event=4565658604079112714 n_req=102605 n_rd=96238 n_rd_L2_A=0 n_write=0 n_wr_bk=9229 bw_util=0.2969
n_activity=401458 dram_eff=0.5254
bk0: 6977a 634178i bk1: 6876a 631594i bk2: 6456a 634720i bk3: 6338a 639319i bk4: 6661a 629957i bk5: 6525a 626391i bk6: 6230a 626012i bk7: 6149a 626805i bk8: 5764a 653999i bk9: 5788a 657036i bk10: 5272a 671052i bk11: 4944a 674820i bk12: 5884a 664059i bk13: 5858a 660821i bk14: 5489a 645621i bk15: 5027a 648090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876595
Row_Buffer_Locality_read = 0.906316
Row_Buffer_Locality_write = 0.427360
Bank_Level_Parallism = 3.188377
Bank_Level_Parallism_Col = 2.966728
Bank_Level_Parallism_Ready = 1.632603
write_to_read_ratio_blp_rw_average = 0.295784
GrpLevelPara = 1.952450 

BW Util details:
bwutil = 0.296861 
total_CMD = 710548 
util_bw = 210934 
Wasted_Col = 112566 
Wasted_Row = 36320 
Idle = 350728 

BW Util Bottlenecks: 
RCDc_limit = 57975 
RCDWRc_limit = 11231 
WTRc_limit = 20740 
RTWc_limit = 77485 
CCDLc_limit = 59887 
rwq = 0 
CCDLc_limit_alone = 46953 
WTRc_limit_alone = 19663 
RTWc_limit_alone = 65628 

Commands details: 
total_CMD = 710548 
n_nop = 581380 
Read = 96238 
Write = 0 
L2_Alloc = 0 
L2_WB = 9229 
n_act = 12671 
n_pre = 12655 
n_ref = 4565658604079112714 
n_req = 102605 
total_req = 105467 

Dual Bus Interface Util: 
issued_total_row = 25326 
issued_total_col = 105467 
Row_Bus_Util =  0.035643 
CoL_Bus_Util = 0.148431 
Either_Row_CoL_Bus_Util = 0.181786 
Issued_on_Two_Bus_Simul_Util = 0.002287 
issued_two_Eff = 0.012581 
queue_avg = 5.779680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.77968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710548 n_nop=580754 n_act=12557 n_pre=12541 n_ref_event=0 n_req=103465 n_rd=97042 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.2993
n_activity=403775 dram_eff=0.5266
bk0: 6983a 628385i bk1: 7107a 627375i bk2: 6252a 637760i bk3: 6150a 635083i bk4: 6605a 624613i bk5: 6590a 628191i bk6: 6255a 621236i bk7: 6204a 624922i bk8: 5932a 656029i bk9: 6060a 656071i bk10: 5036a 671514i bk11: 5224a 671804i bk12: 5944a 662507i bk13: 5816a 658164i bk14: 5404a 646177i bk15: 5480a 645457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878722
Row_Buffer_Locality_read = 0.908813
Row_Buffer_Locality_write = 0.424101
Bank_Level_Parallism = 3.259635
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.654226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.299270 
total_CMD = 710548 
util_bw = 212646 
Wasted_Col = 112318 
Wasted_Row = 36431 
Idle = 349153 

BW Util Bottlenecks: 
RCDc_limit = 55907 
RCDWRc_limit = 11610 
WTRc_limit = 20359 
RTWc_limit = 79892 
CCDLc_limit = 61475 
rwq = 0 
CCDLc_limit_alone = 47522 
WTRc_limit_alone = 19320 
RTWc_limit_alone = 66978 

Commands details: 
total_CMD = 710548 
n_nop = 580754 
Read = 97042 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12557 
n_pre = 12541 
n_ref = 0 
n_req = 103465 
total_req = 106323 

Dual Bus Interface Util: 
issued_total_row = 25098 
issued_total_col = 106323 
Row_Bus_Util =  0.035322 
CoL_Bus_Util = 0.149635 
Either_Row_CoL_Bus_Util = 0.182667 
Issued_on_Two_Bus_Simul_Util = 0.002290 
issued_two_Eff = 0.012535 
queue_avg = 5.973332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259839, Miss = 70132, Miss_rate = 0.270, Pending_hits = 87, Reservation_fails = 289
L2_cache_bank[1]: Access = 257285, Miss = 63064, Miss_rate = 0.245, Pending_hits = 57, Reservation_fails = 49
L2_cache_bank[2]: Access = 251127, Miss = 62626, Miss_rate = 0.249, Pending_hits = 52, Reservation_fails = 167
L2_cache_bank[3]: Access = 257354, Miss = 62266, Miss_rate = 0.242, Pending_hits = 47, Reservation_fails = 37
L2_cache_bank[4]: Access = 252225, Miss = 62797, Miss_rate = 0.249, Pending_hits = 56, Reservation_fails = 235
L2_cache_bank[5]: Access = 251608, Miss = 63531, Miss_rate = 0.252, Pending_hits = 35, Reservation_fails = 42
L2_cache_bank[6]: Access = 252361, Miss = 62217, Miss_rate = 0.247, Pending_hits = 55, Reservation_fails = 42
L2_cache_bank[7]: Access = 251220, Miss = 62656, Miss_rate = 0.249, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[8]: Access = 255897, Miss = 62971, Miss_rate = 0.246, Pending_hits = 27, Reservation_fails = 31
L2_cache_bank[9]: Access = 249846, Miss = 61709, Miss_rate = 0.247, Pending_hits = 29, Reservation_fails = 45
L2_cache_bank[10]: Access = 255323, Miss = 62700, Miss_rate = 0.246, Pending_hits = 51, Reservation_fails = 41
L2_cache_bank[11]: Access = 252386, Miss = 62921, Miss_rate = 0.249, Pending_hits = 38, Reservation_fails = 58
L2_total_cache_accesses = 3046471
L2_total_cache_misses = 759590
L2_total_cache_miss_rate = 0.2493
L2_total_cache_pending_hits = 569
L2_total_cache_reservation_fails = 1077
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2168919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 442272
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 420
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2750644
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 542
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 420
L2_cache_data_port_util = 0.356
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=3046471
icnt_total_pkts_simt_to_mem=983203
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.53672
	minimum = 5
	maximum = 26
Network latency average = 6.53672
	minimum = 5
	maximum = 26
Slowest packet = 4027798
Flit latency average = 6.53672
	minimum = 5
	maximum = 26
Slowest flit = 4027925
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0512513
	minimum = 0.0172973 (at node 0)
	maximum = 0.0951351 (at node 15)
Accepted packet rate average = 0.0512513
	minimum = 0.0227027 (at node 16)
	maximum = 0.0778378 (at node 1)
Injected flit rate average = 0.0512513
	minimum = 0.0172973 (at node 0)
	maximum = 0.0951351 (at node 15)
Accepted flit rate average= 0.0512513
	minimum = 0.0227027 (at node 16)
	maximum = 0.0778378 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6696 (20 samples)
	minimum = 5 (20 samples)
	maximum = 200.1 (20 samples)
Network latency average = 27.0823 (20 samples)
	minimum = 5 (20 samples)
	maximum = 197.55 (20 samples)
Flit latency average = 27.0821 (20 samples)
	minimum = 5 (20 samples)
	maximum = 197.55 (20 samples)
Fragmentation average = 1.79866e-05 (20 samples)
	minimum = 0 (20 samples)
	maximum = 24 (20 samples)
Injected packet rate average = 0.123072 (20 samples)
	minimum = 0.0573214 (20 samples)
	maximum = 0.305984 (20 samples)
Accepted packet rate average = 0.123072 (20 samples)
	minimum = 0.0736709 (20 samples)
	maximum = 0.270703 (20 samples)
Injected flit rate average = 0.123073 (20 samples)
	minimum = 0.057323 (20 samples)
	maximum = 0.305984 (20 samples)
Accepted flit rate average = 0.123073 (20 samples)
	minimum = 0.0736744 (20 samples)
	maximum = 0.270703 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 224553 (inst/sec)
gpgpu_simulation_rate = 3929 (cycle/sec)
gpgpu_silicon_slowdown = 178162x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
