{
  "instructions": [
    {
      "mnemonic": "at",
      "architecture": "ARMv8-A",
      "full_name": "Address Translate (Stage 1 Current)",
      "summary": "Performs stage 1 address translation for current EL.",
      "syntax": "AT S1E1R, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 01 | 000 | 0111 | 1000 | 000 | Rt",
        "hex_opcode": "0xD5087800",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "S1E1R"
        },
        {
          "name": "Xt",
          "desc": "Virt Addr"
        }
      ],
      "extension": "Base (System)",
      "slug": "at",
      "rel_url": "armv8-a/at/",
      "linked_summary": "Performs stage 1 address translation for current EL.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "at",
      "architecture": "ARMv8-A",
      "full_name": "Address Translate (Stage 1 Write)",
      "summary": "Performs stage 1 address translation for write permission.",
      "syntax": "AT S1E1W, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 01 | 000 | 0111 | 1000 | 001 | Rt",
        "hex_opcode": "0xD5087820",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "S1E1W"
        },
        {
          "name": "Xt",
          "desc": "Virt Addr"
        }
      ],
      "extension": "Base (System)",
      "slug": "at_1",
      "rel_url": "armv8-a/at_1/",
      "linked_summary": "Performs stage 1 address translation for write permission.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tlbi",
      "architecture": "ARMv8-A",
      "full_name": "TLB Invalidate (All)",
      "summary": "Invalidates all TLB entries in the inner shareable domain.",
      "syntax": "TLBI VMALLE1IS",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 01 | 000 | 1000 | 0011 | 000 | 11111",
        "hex_opcode": "0xD508831F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base (System)",
      "slug": "tlbi",
      "rel_url": "armv8-a/tlbi/",
      "linked_summary": "Invalidates all TLB entries <a href=\"../../x86/in/\">in</a> the inner shareable domain.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tlbi",
      "architecture": "ARMv8-A",
      "full_name": "TLB Invalidate (VA)",
      "summary": "Invalidates TLB entries by Virtual Address.",
      "syntax": "TLBI VAE1, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 01 | 000 | 1000 | 0111 | 001 | Rt",
        "hex_opcode": "0xD5088720",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "VA"
        }
      ],
      "extension": "Base (System)",
      "slug": "tlbi_1",
      "rel_url": "armv8-a/tlbi_1/",
      "linked_summary": "Invalidates TLB entries by Virtual Address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mcr",
      "architecture": "ARMv8-A",
      "full_name": "Move to Coprocessor from Register (A32)",
      "summary": "Writes a general-purpose register to a coprocessor register (e.g., CP15).",
      "syntax": "MCR&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opc2&gt;}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 1110 | opc1 | 0 | CRn | Rt | coproc | opc2 | 1 | CRm",
        "hex_opcode": "0x0E000010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "CRn",
          "desc": "Dest CP Reg"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mcr",
      "rel_url": "armv8-a/mcr/",
      "linked_summary": "Writes a general-purpose register to a coprocessor register (e.g., CP15).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrc",
      "architecture": "ARMv8-A",
      "full_name": "Move to Register from Coprocessor (A32)",
      "summary": "Reads a coprocessor register into a general-purpose register.",
      "syntax": "MRC&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opc2&gt;}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 1110 | opc1 | 1 | CRn | Rt | coproc | opc2 | 1 | CRm",
        "hex_opcode": "0x0E100010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "CRn",
          "desc": "Src CP Reg"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrc",
      "rel_url": "armv8-a/mrc/",
      "linked_summary": "Reads a coprocessor register into a general-purpose register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mcrr",
      "architecture": "ARMv8-A",
      "full_name": "Move to Coprocessor from Two Registers (A32)",
      "summary": "Writes two general-purpose registers to a coprocessor (64-bit transfer).",
      "syntax": "MCRR&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, &lt;CRm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 11000100 | Rt2 | Rt | coproc | opc1 | CRm",
        "hex_opcode": "0x0C400000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11000100",
            "clean": "11000100"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Src 1"
        },
        {
          "name": "Rt2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mcrr",
      "rel_url": "armv8-a/mcrr/",
      "linked_summary": "Writes two general-purpose registers to a coprocessor (64-<a href=\"../../armv8-a/bit/\">bit</a> transfer).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrrc",
      "architecture": "ARMv8-A",
      "full_name": "Move to Two Registers from Coprocessor (A32)",
      "summary": "Reads a coprocessor register into two general-purpose registers.",
      "syntax": "MRRC&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, &lt;CRm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 11000101 | Rt2 | Rt | coproc | opc1 | CRm",
        "hex_opcode": "0x0C500000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11000101",
            "clean": "11000101"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrrc",
      "rel_url": "armv8-a/mrrc/",
      "linked_summary": "Reads a coprocessor register into two general-purpose registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldc",
      "architecture": "ARMv8-A",
      "full_name": "Load Coprocessor (A32)",
      "summary": "Loads memory into a coprocessor.",
      "syntax": "LDC{L}&lt;c&gt; &lt;coproc&gt;, &lt;CRd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 110 | P | U | N | W | 1 | Rn | CRd | coproc | imm8",
        "hex_opcode": "0x0C100000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (System)",
      "slug": "ldc",
      "rel_url": "armv8-a/ldc/",
      "linked_summary": "Loads memory into a coprocessor.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stc",
      "architecture": "ARMv8-A",
      "full_name": "Store Coprocessor (A32)",
      "summary": "Stores coprocessor contents to memory.",
      "syntax": "STC{L}&lt;c&gt; &lt;coproc&gt;, &lt;CRd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 110 | P | U | N | W | 0 | Rn | CRd | coproc | imm8",
        "hex_opcode": "0x0C000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (System)",
      "slug": "stc",
      "rel_url": "armv8-a/stc/",
      "linked_summary": "Stores coprocessor contents to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmrs",
      "architecture": "ARMv8-A",
      "full_name": "Move VFP System Register to Register",
      "summary": "Reads a VFP system register (like FPSCR).",
      "syntax": "VMRS&lt;c&gt; &lt;Rt&gt;, &lt;spec_reg&gt;",
      "encoding": {
        "format": "VFP System",
        "binary_pattern": "cond | 11101111 | 0001 | Rt | 1010 | 0001 | 0000",
        "hex_opcode": "0x0EF10A10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101111",
            "clean": "11101111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest (or APSR_nzcv)"
        },
        {
          "name": "spec_reg",
          "desc": "FPSCR"
        }
      ],
      "extension": "VFP (System)",
      "slug": "vmrs",
      "rel_url": "armv8-a/vmrs/",
      "linked_summary": "Reads a VFP system register (like FPSCR).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmsr",
      "architecture": "ARMv8-A",
      "full_name": "Move Register to VFP System Register",
      "summary": "Writes to a VFP system register.",
      "syntax": "VMSR&lt;c&gt; &lt;spec_reg&gt;, &lt;Rt&gt;",
      "encoding": {
        "format": "VFP System",
        "binary_pattern": "cond | 11101110 | 0001 | Rt | 1010 | 0001 | 0000",
        "hex_opcode": "0x0EE10A10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101110",
            "clean": "11101110"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "spec_reg",
          "desc": "FPSCR"
        },
        {
          "name": "Rt",
          "desc": "Src"
        }
      ],
      "extension": "VFP (System)",
      "slug": "vmsr",
      "rel_url": "armv8-a/vmsr/",
      "linked_summary": "Writes to a VFP system register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrexb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive Byte (A32)",
      "summary": "Loads a byte and marks address as exclusive.",
      "syntax": "LDREXB&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1101 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01D00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrexb",
      "rel_url": "armv8-a/ldrexb/",
      "linked_summary": "Loads a byte <a href=\"../../armv8-a/and_6/\">and</a> marks address as exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strexb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive Byte (A32)",
      "summary": "Stores a byte if address is still exclusive.",
      "syntax": "STREXB&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1100 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01C00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strexb",
      "rel_url": "armv8-a/strexb/",
      "linked_summary": "Stores a byte if address is still exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrexh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive Halfword (A32)",
      "summary": "Loads a halfword and marks address as exclusive.",
      "syntax": "LDREXH&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1111 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01F00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrexh",
      "rel_url": "armv8-a/ldrexh/",
      "linked_summary": "Loads a halfword <a href=\"../../armv8-a/and_6/\">and</a> marks address as exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strexh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive Halfword (A32)",
      "summary": "Stores a halfword if address is still exclusive.",
      "syntax": "STREXH&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1110 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01E00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strexh",
      "rel_url": "armv8-a/strexh/",
      "linked_summary": "Stores a halfword if address is still exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrexd",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive Double (A32)",
      "summary": "Loads a doubleword and marks address as exclusive.",
      "syntax": "LDREXD&lt;c&gt; &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1011 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01B00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrexd",
      "rel_url": "armv8-a/ldrexd/",
      "linked_summary": "Loads a doubleword <a href=\"../../armv8-a/and_6/\">and</a> marks address as exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strexd",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive Double (A32)",
      "summary": "Stores a doubleword if address is still exclusive.",
      "syntax": "STREXD&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "cond | 0001 | 1010 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01A00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src 1"
        },
        {
          "name": "Rt2",
          "desc": "Src 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strexd",
      "rel_url": "armv8-a/strexd/",
      "linked_summary": "Stores a doubleword if address is still exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps1",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL1 (A32)",
      "summary": "Switches execution to EL1 (Debug).",
      "syntax": "DCPS1",
      "encoding": {
        "format": "System",
        "binary_pattern": "11110100 | 101 | 00000 | 0000 | 0000 | 000 | 00001",
        "hex_opcode": "0xF4A00001",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00001",
            "clean": "00001"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "dcps1",
      "rel_url": "armv8-a/dcps1/",
      "linked_summary": "Switches execution to EL1 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps2",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL2 (A32)",
      "summary": "Switches execution to EL2 (Debug).",
      "syntax": "DCPS2",
      "encoding": {
        "format": "System",
        "binary_pattern": "11110100 | 101 | 00000 | 0000 | 0000 | 000 | 00010",
        "hex_opcode": "0xF4A00002",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00010",
            "clean": "00010"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "dcps2",
      "rel_url": "armv8-a/dcps2/",
      "linked_summary": "Switches execution to EL2 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps3",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL3 (A32)",
      "summary": "Switches execution to EL3 (Debug).",
      "syntax": "DCPS3",
      "encoding": {
        "format": "System",
        "binary_pattern": "11110100 | 101 | 00000 | 0000 | 0000 | 000 | 00011",
        "hex_opcode": "0xF4A00003",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "dcps3",
      "rel_url": "armv8-a/dcps3/",
      "linked_summary": "Switches execution to EL3 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setpan",
      "architecture": "ARMv8-A",
      "full_name": "Set Privileged Access Never (A32)",
      "summary": "Enables/Disables PAN (Prevents kernel accessing user memory).",
      "syntax": "SETPAN #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111000100010000000000 | imm | 00000",
        "hex_opcode": "0xF1100000",
        "visual_parts": [
          {
            "raw": "1111000100010000000000",
            "clean": "1111000100010000000000"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "0/1"
        }
      ],
      "extension": "A32 (System)",
      "slug": "setpan",
      "rel_url": "armv8-a/setpan/",
      "linked_summary": "Enables/Disables PAN (Prevents kernel accessing user memory).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "esb",
      "architecture": "ARMv8-A",
      "full_name": "Error Synchronization Barrier (A32)",
      "summary": "Synchronizes errors.",
      "syntax": "ESB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000010000",
        "hex_opcode": "0x0320F010",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000010000",
            "clean": "00110010000011110000000000010000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "esb",
      "rel_url": "armv8-a/esb/",
      "linked_summary": "Synchronizes errors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csdb",
      "architecture": "ARMv8-A",
      "full_name": "Consumption of Speculative Data Barrier (A32)",
      "summary": "Prevents speculative data consumption.",
      "syntax": "CSDB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000010100",
        "hex_opcode": "0x0320F014",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000010100",
            "clean": "00110010000011110000000000010100"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "csdb",
      "rel_url": "armv8-a/csdb/",
      "linked_summary": "Prevents speculative data consumption.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vldm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Multiple (VFP)",
      "summary": "Loads multiple VFP registers from memory.",
      "syntax": "VLDM&lt;c&gt;&lt;mode&gt; &lt;Rn&gt;{!}, &lt;list&gt;",
      "encoding": {
        "format": "VFP Load Multiple",
        "binary_pattern": "cond | 11001001 | Rn | list",
        "hex_opcode": "0x0C900A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11001001",
            "clean": "11001001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "list",
            "clean": "list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "list",
          "desc": "Registers"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vldm",
      "rel_url": "armv8-a/vldm/",
      "linked_summary": "Loads multiple VFP registers from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vstm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Store Multiple (VFP)",
      "summary": "Stores multiple VFP registers to memory.",
      "syntax": "VSTM&lt;c&gt;&lt;mode&gt; &lt;Rn&gt;{!}, &lt;list&gt;",
      "encoding": {
        "format": "VFP Store Multiple",
        "binary_pattern": "cond | 11001000 | Rn | list",
        "hex_opcode": "0x0C800A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11001000",
            "clean": "11001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "list",
            "clean": "list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "list",
          "desc": "Registers"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vstm",
      "rel_url": "armv8-a/vstm/",
      "linked_summary": "Stores multiple VFP registers to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcmp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Zero (VFP)",
      "summary": "Compares a floating-point value with #0.0.",
      "syntax": "VCMP&lt;c&gt;.F32 &lt;Sd&gt;, #0.0",
      "encoding": {
        "format": "VFP Compare",
        "binary_pattern": "cond | 11101011 | 0 | D | 0101 | Vd | 1010 | 01 | M | 0 | 0000",
        "hex_opcode": "0x0EB50A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0000",
            "clean": "0000"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcmp",
      "rel_url": "armv8-a/vcmp/",
      "linked_summary": "Compares a floating-point value with #0.0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vdiv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Divide (Double)",
      "summary": "Divides two double-precision registers.",
      "syntax": "VDIV&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11101000 | 0 | D | Vn | Vd | 1011 | N | 0 | M | Vm",
        "hex_opcode": "0x0E800B00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101000",
            "clean": "11101000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Dividend"
        },
        {
          "name": "Dm",
          "desc": "Divisor"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vdiv",
      "rel_url": "armv8-a/vdiv/",
      "linked_summary": "Divides two double-precision registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Value (Double)",
      "summary": "Absolute value of double-precision register.",
      "syntax": "VABS&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0000 | Vd | 1011 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB00BC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vabs",
      "rel_url": "armv8-a/vabs/",
      "linked_summary": "Absolute value of double-precision register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vneg",
      "architecture": "ARMv8-A",
      "full_name": "Vector Negate (Double)",
      "summary": "Negates double-precision register.",
      "syntax": "VNEG&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0001 | Vd | 1011 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB10B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vneg",
      "rel_url": "armv8-a/vneg/",
      "linked_summary": "Negates double-precision register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsqrt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Square Root (Double)",
      "summary": "Square root of double-precision register.",
      "syntax": "VSQRT&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0001 | Vd | 1011 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB10BC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vsqrt",
      "rel_url": "armv8-a/vsqrt/",
      "linked_summary": "Square root of double-precision register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfma",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Multiply Accumulate (Double)",
      "summary": "Fused multiply-add (Double).",
      "syntax": "VFMA&lt;c&gt;.F64 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11101010 | 0 | D | Vn | Vd | 1011 | N | 0 | M | Vm",
        "hex_opcode": "0x0EA00B00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101010",
            "clean": "11101010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (Float)",
      "slug": "vfma",
      "rel_url": "armv8-a/vfma/",
      "linked_summary": "Fused multiply-<a href=\"../../armv8-a/add_8/\">add</a> (Double).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfms",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Multiply Subtract (Double)",
      "summary": "Fused multiply-subtract (Double).",
      "syntax": "VFMS&lt;c&gt;.F64 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11101010 | 0 | D | Vn | Vd | 1011 | N | 1 | M | Vm",
        "hex_opcode": "0x0EA00B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101010",
            "clean": "11101010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (Float)",
      "slug": "vfms",
      "rel_url": "armv8-a/vfms/",
      "linked_summary": "Fused multiply-subtract (Double).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcmp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare (Double)",
      "summary": "Compares two double-precision values.",
      "syntax": "VCMP&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Compare",
        "binary_pattern": "cond | 11101011 | 0 | D | 0100 | Vd | 1011 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB40B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcmp_1",
      "rel_url": "armv8-a/vcmp_1/",
      "linked_summary": "Compares two double-precision values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Double)",
      "summary": "Moves data between Double registers.",
      "syntax": "VMOV&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Move",
        "binary_pattern": "cond | 11101011 | 0 | D | 0000 | Vd | 1011 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB00B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmov",
      "rel_url": "armv8-a/vmov/",
      "linked_summary": "Moves data between Double registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Double <-> 2xGPR)",
      "summary": "Moves a Double register to/from two Core registers.",
      "syntax": "VMOV&lt;c&gt; &lt;Rt&gt;, &lt;Rt2&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Transfer",
        "binary_pattern": "cond | 11000100 | Rt2 | Rt | 1011 | 00 | M | 1 | Vm",
        "hex_opcode": "0x0C400B10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11000100",
            "clean": "11000100"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Low"
        },
        {
          "name": "Rt2",
          "desc": "High"
        },
        {
          "name": "Dm",
          "desc": "VFP"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmov_1",
      "rel_url": "armv8-a/vmov_1/",
      "linked_summary": "Moves a Double register to/from two Core registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvta",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Nearest, Double)",
      "summary": "Converts double to integer, rounding to nearest.",
      "syntax": "VCVTA&lt;c&gt;.&lt;dt&gt;.F64 &lt;Sd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 1 | D | 11 | 00 | Vd | 1011 | 0 | M | 0 | Vm",
        "hex_opcode": "0x0EBC0B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcvta",
      "rel_url": "armv8-a/vcvta/",
      "linked_summary": "Converts double to integer, rounding to nearest.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Nearest Even, Double)",
      "summary": "Converts double to integer, rounding to nearest even.",
      "syntax": "VCVTN&lt;c&gt;.&lt;dt&gt;.F64 &lt;Sd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 1 | D | 11 | 00 | Vd | 1011 | 0 | M | 0 | Vm",
        "hex_opcode": "0x0EBC0B40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcvtn",
      "rel_url": "armv8-a/vcvtn/",
      "linked_summary": "Converts double to integer, rounding to nearest even.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert (Fixed Point)",
      "summary": "Converts between floating-point and fixed-point.",
      "syntax": "VCVT&lt;c&gt;.&lt;Td&gt;.&lt;Tm&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;fbits&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 1 | D | 1110 | Vd | 1010 | 1 | M | 0 | Vm",
        "hex_opcode": "0x0EBE0A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "fbits",
          "desc": "Shift"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcvt",
      "rel_url": "armv8-a/vcvt/",
      "linked_summary": "Converts between floating-point <a href=\"../../armv8-a/and_6/\">and</a> fixed-point.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addg",
      "architecture": "ARMv8-A",
      "full_name": "Add with Tag",
      "summary": "Adds an immediate to an address, modifying the Allocation Tag (MTE).",
      "syntax": "ADDG &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;uimm6&gt;, #&lt;uimm4&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10010001 | 00 | uimm6 | 00 | uimm4 | Xn | Xd",
        "hex_opcode": "0x91000000",
        "visual_parts": [
          {
            "raw": "10010001",
            "clean": "10010001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "uimm6",
            "clean": "uimm6"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "uimm4",
            "clean": "uimm4"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "uimm6",
          "desc": "Address Offset"
        },
        {
          "name": "uimm4",
          "desc": "Tag Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "addg",
      "rel_url": "armv8-a/addg/",
      "linked_summary": "Adds an immediate to an address, modifying the Allocation Tag (MTE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subg",
      "architecture": "ARMv8-A",
      "full_name": "Subtract with Tag",
      "summary": "Subtracts an immediate from an address, modifying the Allocation Tag (MTE).",
      "syntax": "SUBG &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;uimm6&gt;, #&lt;uimm4&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11010001 | 00 | uimm6 | 00 | uimm4 | Xn | Xd",
        "hex_opcode": "0xD1000000",
        "visual_parts": [
          {
            "raw": "11010001",
            "clean": "11010001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "uimm6",
            "clean": "uimm6"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "uimm4",
            "clean": "uimm4"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "uimm6",
          "desc": "Address Offset"
        },
        {
          "name": "uimm4",
          "desc": "Tag Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "subg",
      "rel_url": "armv8-a/subg/",
      "linked_summary": "Subtracts an immediate from an address, modifying the Allocation Tag (MTE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cosp",
      "architecture": "ARMv8-A",
      "full_name": "Call Out Speculation",
      "summary": "Prevents speculation from reordering beyond this point.",
      "syntax": "COSP &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110011010000100000 | Rt",
        "hex_opcode": "0xD5033420",
        "visual_parts": [
          {
            "raw": "11010101000000110011010000100000",
            "clean": "11010101000000110011010000100000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Reg"
        }
      ],
      "extension": "FEAT_CSV3",
      "slug": "cosp",
      "rel_url": "armv8-a/cosp/",
      "linked_summary": "Prevents speculation from reordering beyond this point.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cppp",
      "architecture": "ARMv8-A",
      "full_name": "Cache Prefetch Prediction Pruning",
      "summary": "Prevents cache prefetch prediction past this instruction.",
      "syntax": "CPPP &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000110011010001000000 | Rt",
        "hex_opcode": "0xD5033440",
        "visual_parts": [
          {
            "raw": "11010101000000110011010001000000",
            "clean": "11010101000000110011010001000000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Reg"
        }
      ],
      "extension": "FEAT_CPP",
      "slug": "cppp",
      "rel_url": "armv8-a/cppp/",
      "linked_summary": "Prevents cache prefetch prediction past this instruction.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rcw",
      "architecture": "ARMv8-A",
      "full_name": "Read Check Write (128-bit)",
      "summary": "Atomically updates a 128-bit descriptor in memory (Translation Hardening).",
      "syntax": "RCW &lt;Xt&gt;, &lt;Xt+1&gt;, [&lt;Xn&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00111000001111110000000000000000 | Rn | Rt",
        "hex_opcode": "0x383F0000",
        "visual_parts": [
          {
            "raw": "00111000001111110000000000000000",
            "clean": "00111000001111110000000000000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data"
        },
        {
          "name": "Xn",
          "desc": "Addr"
        }
      ],
      "extension": "FEAT_THE",
      "slug": "rcw",
      "rel_url": "armv8-a/rcw/",
      "linked_summary": "Atomically updates a 128-<a href=\"../../armv8-a/bit/\">bit</a> descriptor <a href=\"../../x86/in/\">in</a> memory (Translation Hardening).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldff1b",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load First-Fault Contiguous Bytes",
      "summary": "Loads bytes speculatively; suppresses faults after the first active element.",
      "syntax": "LDFF1B { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 00 | 100000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4200000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldff1b",
      "rel_url": "armv8-a/ldff1b/",
      "linked_summary": "Loads bytes speculatively; suppresses faults after the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldff1h",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load First-Fault Contiguous Halfwords",
      "summary": "Loads halfwords speculatively; suppresses faults after the first active element.",
      "syntax": "LDFF1H { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 01 | 100000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4600000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldff1h",
      "rel_url": "armv8-a/ldff1h/",
      "linked_summary": "Loads halfwords speculatively; suppresses faults after the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldff1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load First-Fault Contiguous Words",
      "summary": "Loads words speculatively; suppresses faults after the first active element.",
      "syntax": "LDFF1W { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 10 | 100000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4A00000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldff1w",
      "rel_url": "armv8-a/ldff1w/",
      "linked_summary": "Loads words speculatively; suppresses faults after the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldff1d",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load First-Fault Contiguous Doublewords",
      "summary": "Loads doublewords speculatively; suppresses faults after the first active element.",
      "syntax": "LDFF1D { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 11 | 100000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4E00000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldff1d",
      "rel_url": "armv8-a/ldff1d/",
      "linked_summary": "Loads doublewords speculatively; suppresses faults after the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnf1b",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Non-Fault Contiguous Bytes",
      "summary": "Loads bytes without faulting; returns 0 if fault occurs.",
      "syntax": "LDNF1B { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 00 | 101000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4280000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldnf1b",
      "rel_url": "armv8-a/ldnf1b/",
      "linked_summary": "Loads bytes without faulting; returns 0 if fault occurs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnf1h",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Non-Fault Contiguous Halfwords",
      "summary": "Loads halfwords without faulting.",
      "syntax": "LDNF1H { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 01 | 101000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4680000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldnf1h",
      "rel_url": "armv8-a/ldnf1h/",
      "linked_summary": "Loads halfwords without faulting.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnf1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Non-Fault Contiguous Words",
      "summary": "Loads words without faulting.",
      "syntax": "LDNF1W { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 10 | 101000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4A80000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldnf1w",
      "rel_url": "armv8-a/ldnf1w/",
      "linked_summary": "Loads words without faulting.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnf1d",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Non-Fault Contiguous Doublewords",
      "summary": "Loads doublewords without faulting.",
      "syntax": "LDNF1D { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 11 | 101000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4E80000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "SVE",
      "slug": "ldnf1d",
      "rel_url": "armv8-a/ldnf1d/",
      "linked_summary": "Loads doublewords without faulting.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilelo",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Lower (Unsigned)",
      "summary": "Generates predicate for unsigned loop (while Xn < Xm).",
      "syntax": "WHILELO &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100101 | 01 | 000 | 010 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25420000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilelo",
      "rel_url": "armv8-a/whilelo/",
      "linked_summary": "Generates predicate for unsigned <a href=\"../../x86/loop/\">loop</a> (while Xn < Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilels",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Lower or Same (Unsigned)",
      "summary": "Generates predicate for unsigned loop (while Xn <= Xm).",
      "syntax": "WHILELS &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100101 | 01 | 000 | 011 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25430000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilels",
      "rel_url": "armv8-a/whilels/",
      "linked_summary": "Generates predicate for unsigned <a href=\"../../x86/loop/\">loop</a> (while Xn <= Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilehi",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Higher (Unsigned)",
      "summary": "Generates predicate for unsigned loop (while Xn > Xm).",
      "syntax": "WHILEHI &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100101 | 01 | 000 | 100 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25440000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilehi",
      "rel_url": "armv8-a/whilehi/",
      "linked_summary": "Generates predicate for unsigned <a href=\"../../x86/loop/\">loop</a> (while Xn > Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilehs",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Higher or Same (Unsigned)",
      "summary": "Generates predicate for unsigned loop (while Xn >= Xm).",
      "syntax": "WHILEHS &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100101 | 01 | 000 | 101 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25450000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilehs",
      "rel_url": "armv8-a/whilehs/",
      "linked_summary": "Generates predicate for unsigned <a href=\"../../x86/loop/\">loop</a> (while Xn >= Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cntp",
      "architecture": "ARMv8-A",
      "full_name": "SVE Count Active Predicates",
      "summary": "Counts the number of true elements in a predicate.",
      "syntax": "CNTP &lt;Xn&gt;, &lt;Pg&gt;, &lt;Pn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Count",
        "binary_pattern": "00100101 | 00 | 100000 | Pg | Pn | Rd",
        "hex_opcode": "0x25200000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Dest GPR"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Pn",
          "desc": "Source Pred"
        }
      ],
      "extension": "SVE",
      "slug": "cntp",
      "rel_url": "armv8-a/cntp/",
      "linked_summary": "Counts the number of true elements <a href=\"../../x86/in/\">in</a> a predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ptest",
      "architecture": "ARMv8-A",
      "full_name": "SVE Predicate Test",
      "summary": "Updates processor flags (NZCV) based on predicate state.",
      "syntax": "PTEST &lt;Pg&gt;, &lt;Pn&gt;.B",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 00 | 011000 | Pg | 00 | Pn",
        "hex_opcode": "0x25180000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "011000",
            "clean": "011000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          }
        ]
      },
      "operands": [
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Pn",
          "desc": "Source Pred"
        }
      ],
      "extension": "SVE",
      "slug": "ptest",
      "rel_url": "armv8-a/ptest/",
      "linked_summary": "Updates processor flags (NZCV) based on predicate state.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pfirst",
      "architecture": "ARMv8-A",
      "full_name": "SVE Predicate First Active",
      "summary": "Sets destination predicate to true only at the first active element.",
      "syntax": "PFIRST &lt;Pd&gt;.B, &lt;Pg&gt;, &lt;Pn&gt;.B",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 00 | 011001 | Pg | 00 | Pn",
        "hex_opcode": "0x25190000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "011001",
            "clean": "011001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Pn",
          "desc": "Source Pred"
        }
      ],
      "extension": "SVE",
      "slug": "pfirst",
      "rel_url": "armv8-a/pfirst/",
      "linked_summary": "Sets destination predicate to true only <a href=\"../../armv8-a/at_2/\">at</a> the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clasta",
      "architecture": "ARMv8-A",
      "full_name": "SVE Conditional Last Element After",
      "summary": "Extracts element after the last active element.",
      "syntax": "CLASTA &lt;Rdn&gt;, &lt;Pg&gt;, &lt;Rdn&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Extract",
        "binary_pattern": "00000101 | sz | 10100 | 0 | Pg | Zm | Rdn",
        "hex_opcode": "0x05A00000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10100",
            "clean": "10100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Rdn",
            "clean": "Rdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rdn",
          "desc": "Dest/Fallback"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Zm",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "clasta",
      "rel_url": "armv8-a/clasta/",
      "linked_summary": "Extracts element after the last active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clastb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Conditional Last Element Before",
      "summary": "Extracts the last active element.",
      "syntax": "CLASTB &lt;Rdn&gt;, &lt;Pg&gt;, &lt;Rdn&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Extract",
        "binary_pattern": "00000101 | sz | 10100 | 1 | Pg | Zm | Rdn",
        "hex_opcode": "0x05A08000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10100",
            "clean": "10100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Rdn",
            "clean": "Rdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rdn",
          "desc": "Dest/Fallback"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Zm",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "clastb",
      "rel_url": "armv8-a/clastb/",
      "linked_summary": "Extracts the last active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lasta",
      "architecture": "ARMv8-A",
      "full_name": "SVE Extract Last Element After",
      "summary": "Extracts element after last active (SIMD scalar destination).",
      "syntax": "LASTA &lt;Vd&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Extract",
        "binary_pattern": "00000101 | sz | 10000 | 0 | Pg | Zn | Vd",
        "hex_opcode": "0x05800000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "lasta",
      "rel_url": "armv8-a/lasta/",
      "linked_summary": "Extracts element after last active (SIMD scalar destination).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lastb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Extract Last Element Before",
      "summary": "Extracts last active element (SIMD scalar destination).",
      "syntax": "LASTB &lt;Vd&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Extract",
        "binary_pattern": "00000101 | sz | 10000 | 1 | Pg | Zn | Vd",
        "hex_opcode": "0x05808000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "lastb",
      "rel_url": "armv8-a/lastb/",
      "linked_summary": "Extracts last active element (SIMD scalar destination).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "insr",
      "architecture": "ARMv8-A",
      "full_name": "SVE Insert Scalar",
      "summary": "Inserts scalar into bottom of vector, shifting other elements up.",
      "syntax": "INSR &lt;Zdn&gt;.&lt;T&gt;, &lt;R&gt;&lt;m&gt;",
      "encoding": {
        "format": "SVE Move",
        "binary_pattern": "00000101 | sz | 0 | 0 | 11 | 10 | 0000 | Rm | Zdn",
        "hex_opcode": "0x0520C000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Scalar Src"
        }
      ],
      "extension": "SVE",
      "slug": "insr",
      "rel_url": "armv8-a/insr/",
      "linked_summary": "Inserts scalar into bottom of vector, shifting other elements up.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ext",
      "architecture": "ARMv8-A",
      "full_name": "SVE Extract Vector",
      "summary": "Extracts a vector from a pair (sliding window) using immediate byte index.",
      "syntax": "EXT &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | 00 | 100101 | imm8 | Zm | Zdn",
        "hex_opcode": "0x05250000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "100101",
            "clean": "100101"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Low"
        },
        {
          "name": "Zm",
          "desc": "High"
        },
        {
          "name": "imm",
          "desc": "Index"
        }
      ],
      "extension": "SVE",
      "slug": "ext",
      "rel_url": "armv8-a/ext/",
      "linked_summary": "Extracts a vector from a pair (sliding window) using immediate byte <a href=\"../../armv8-a/index/\">index</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "SVE Reverse Vector",
      "summary": "Reverses the order of elements in the vector.",
      "syntax": "REV &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 100110 | 00 | 00000 | Zn | Zd",
        "hex_opcode": "0x05260000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "100110",
            "clean": "100110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "rev",
      "rel_url": "armv8-a/rev/",
      "linked_summary": "Reverses the order of elements <a href=\"../../x86/in/\">in</a> the vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Reverse Bytes in Elements",
      "summary": "Reverses bytes within 16/32/64-bit elements.",
      "syntax": "REVB &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 00010 | 00 | Pg | Zn | Zd",
        "hex_opcode": "0x05080000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "revb",
      "rel_url": "armv8-a/revb/",
      "linked_summary": "Reverses bytes within 16/32/64-<a href=\"../../armv8-a/bit/\">bit</a> elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revh",
      "architecture": "ARMv8-A",
      "full_name": "SVE Reverse Halfwords in Elements",
      "summary": "Reverses halfwords within 32/64-bit elements.",
      "syntax": "REVH &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 00010 | 01 | Pg | Zn | Zd",
        "hex_opcode": "0x05090000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "revh",
      "rel_url": "armv8-a/revh/",
      "linked_summary": "Reverses halfwords within 32/64-<a href=\"../../armv8-a/bit/\">bit</a> elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revw",
      "architecture": "ARMv8-A",
      "full_name": "SVE Reverse Words in Elements",
      "summary": "Reverses words within 64-bit elements.",
      "syntax": "REVW &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | 11 | 00010 | 10 | Pg | Zn | Zd",
        "hex_opcode": "0x050A0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "revw",
      "rel_url": "armv8-a/revw/",
      "linked_summary": "Reverses words within 64-<a href=\"../../armv8-a/bit/\">bit</a> elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rbit",
      "architecture": "ARMv8-A",
      "full_name": "SVE Reverse Bits",
      "summary": "Reverses bits in each element.",
      "syntax": "RBIT &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 00010 | 11 | Pg | Zn | Zd",
        "hex_opcode": "0x050B0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "rbit",
      "rel_url": "armv8-a/rbit/",
      "linked_summary": "Reverses bits <a href=\"../../x86/in/\">in</a> each element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sunpklo",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Unpack Low",
      "summary": "Unpacks and sign-extends lower half of vector elements.",
      "syntax": "SUNPKLO &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 10010 | 0 | 00000 | Zn | Zd",
        "hex_opcode": "0x05240000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "sunpklo",
      "rel_url": "armv8-a/sunpklo/",
      "linked_summary": "Unpacks <a href=\"../../armv8-a/and_6/\">and</a> sign-extends lower half of vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sunpkhi",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Unpack High",
      "summary": "Unpacks and sign-extends upper half of vector elements.",
      "syntax": "SUNPKHI &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 10010 | 0 | 00001 | Zn | Zd",
        "hex_opcode": "0x05242000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "sunpkhi",
      "rel_url": "armv8-a/sunpkhi/",
      "linked_summary": "Unpacks <a href=\"../../armv8-a/and_6/\">and</a> sign-extends upper half of vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uunpklo",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Unpack Low",
      "summary": "Unpacks and zero-extends lower half of vector elements.",
      "syntax": "UUNPKLO &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 10010 | 1 | 00000 | Zn | Zd",
        "hex_opcode": "0x05248000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "uunpklo",
      "rel_url": "armv8-a/uunpklo/",
      "linked_summary": "Unpacks <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv9-a/zero_2/\">zero</a>-extends lower half of vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uunpkhi",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Unpack High",
      "summary": "Unpacks and zero-extends upper half of vector elements.",
      "syntax": "UUNPKHI &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 10010 | 1 | 00001 | Zn | Zd",
        "hex_opcode": "0x0524A000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "uunpkhi",
      "rel_url": "armv8-a/uunpkhi/",
      "linked_summary": "Unpacks <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv9-a/zero_2/\">zero</a>-extends upper half of vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdot",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Dot Product",
      "summary": "Computes dot product of signed integers (AI Acceleration).",
      "syntax": "SDOT &lt;Zda&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Dot Product",
        "binary_pattern": "01000100 | sz | 0 | 00000 | Zm | Zn | Zda",
        "hex_opcode": "0x44000000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Accumulator"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "sdot",
      "rel_url": "armv8-a/sdot/",
      "linked_summary": "Computes dot product of signed integers (AI Acceleration).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udot",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Dot Product",
      "summary": "Computes dot product of unsigned integers.",
      "syntax": "UDOT &lt;Zda&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;",
      "encoding": {
        "format": "SVE Dot Product",
        "binary_pattern": "01000100 | sz | 0 | 00001 | Zm | Zn | Zda",
        "hex_opcode": "0x44004000",
        "visual_parts": [
          {
            "raw": "01000100",
            "clean": "01000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Accumulator"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "udot",
      "rel_url": "armv8-a/udot/",
      "linked_summary": "Computes dot product of unsigned integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smax",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Maximum",
      "summary": "Determines maximum signed value per element.",
      "syntax": "SMAX &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00100 | Pg | Zm | Zdn",
        "hex_opcode": "0x04040000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "smax",
      "rel_url": "armv8-a/smax/",
      "linked_summary": "Determines maximum signed value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smin",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Minimum",
      "summary": "Determines minimum signed value per element.",
      "syntax": "SMIN &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00101 | Pg | Zm | Zdn",
        "hex_opcode": "0x04050000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "smin",
      "rel_url": "armv8-a/smin/",
      "linked_summary": "Determines minimum signed value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umax",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Maximum",
      "summary": "Determines maximum unsigned value per element.",
      "syntax": "UMAX &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00110 | Pg | Zm | Zdn",
        "hex_opcode": "0x04060000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "umax",
      "rel_url": "armv8-a/umax/",
      "linked_summary": "Determines maximum unsigned value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umin",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Minimum",
      "summary": "Determines minimum unsigned value per element.",
      "syntax": "UMIN &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00111 | Pg | Zm | Zdn",
        "hex_opcode": "0x04070000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "umin",
      "rel_url": "armv8-a/umin/",
      "linked_summary": "Determines minimum unsigned value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "abs",
      "architecture": "ARMv8-A",
      "full_name": "SVE Absolute Value",
      "summary": "Calculates absolute value of integers.",
      "syntax": "ABS &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Unary",
        "binary_pattern": "00000100 | sz | 001010 | Pg | Zdn | Zdn",
        "hex_opcode": "0x042A0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "abs",
      "rel_url": "armv8-a/abs/",
      "linked_summary": "Calculates absolute value of integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "neg",
      "architecture": "ARMv8-A",
      "full_name": "SVE Negate",
      "summary": "Negates integers.",
      "syntax": "NEG &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Unary",
        "binary_pattern": "00000100 | sz | 001011 | Pg | Zdn | Zdn",
        "hex_opcode": "0x042B0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001011",
            "clean": "001011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "neg",
      "rel_url": "armv8-a/neg/",
      "linked_summary": "Negates integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "not",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise NOT",
      "summary": "Inverts bits.",
      "syntax": "NOT &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Unary",
        "binary_pattern": "00000100 | sz | 001110 | Pg | Zdn | Zdn",
        "hex_opcode": "0x042E0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "not",
      "rel_url": "armv8-a/not/",
      "linked_summary": "Inverts bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdiv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Divide",
      "summary": "Divides signed integers.",
      "syntax": "SDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 1 | 00000 | Pg | Zm | Zdn",
        "hex_opcode": "0x04800000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Dividend"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Divisor"
        }
      ],
      "extension": "SVE",
      "slug": "sdiv",
      "rel_url": "armv8-a/sdiv/",
      "linked_summary": "Divides signed integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udiv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Divide",
      "summary": "Divides unsigned integers.",
      "syntax": "UDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 1 | 00001 | Pg | Zm | Zdn",
        "hex_opcode": "0x04810000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Dividend"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Divisor"
        }
      ],
      "extension": "SVE",
      "slug": "udiv",
      "rel_url": "armv8-a/udiv/",
      "linked_summary": "Divides unsigned integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsqrt",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Square Root",
      "summary": "Calculates square root of floats.",
      "syntax": "FSQRT &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Unary",
        "binary_pattern": "01100101 | sz | 001010 | Pg | Zdn | Zdn",
        "hex_opcode": "0x652A0000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "fsqrt",
      "rel_url": "armv8-a/fsqrt/",
      "linked_summary": "Calculates square root of floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fabs",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Absolute Value",
      "summary": "Calculates absolute value of floats.",
      "syntax": "FABS &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Unary",
        "binary_pattern": "01100101 | sz | 001000 | Pg | Zdn | Zdn",
        "hex_opcode": "0x65280000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "fabs",
      "rel_url": "armv8-a/fabs/",
      "linked_summary": "Calculates absolute value of floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fneg",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Negate",
      "summary": "Negates floats.",
      "syntax": "FNEG &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Unary",
        "binary_pattern": "01100101 | sz | 001001 | Pg | Zdn | Zdn",
        "hex_opcode": "0x65290000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001001",
            "clean": "001001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "fneg",
      "rel_url": "armv8-a/fneg/",
      "linked_summary": "Negates floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcadd",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Complex Add",
      "summary": "Performs complex addition with rotation.",
      "syntax": "FCADD &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE FP Complex",
        "binary_pattern": "01100100 | sz | 0 | 00000 | Pg | Zm | rot | Zdn",
        "hex_opcode": "0x64000000",
        "visual_parts": [
          {
            "raw": "01100100",
            "clean": "01100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        },
        {
          "name": "rot",
          "desc": "Rotation (90, 270)"
        }
      ],
      "extension": "SVE",
      "slug": "fcadd",
      "rel_url": "armv8-a/fcadd/",
      "linked_summary": "Performs complex addition with rotation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmla",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Complex Multiply-Add",
      "summary": "Performs complex multiply-accumulate.",
      "syntax": "FCMLA &lt;Zda&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "SVE FP Complex",
        "binary_pattern": "01100100 | sz | 0 | 00001 | Pg | Zm | rot | Zn | Zda",
        "hex_opcode": "0x64200000",
        "visual_parts": [
          {
            "raw": "01100100",
            "clean": "01100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "SVE",
      "slug": "fcmla",
      "rel_url": "armv8-a/fcmla/",
      "linked_summary": "Performs complex multiply-accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "saddv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Integer Add Reduction",
      "summary": "Sums all active signed elements into a scalar result.",
      "syntax": "SADDV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000000 | Pg | Zn | Vd",
        "hex_opcode": "0x04000000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "saddv",
      "rel_url": "armv8-a/saddv/",
      "linked_summary": "Sums all active signed elements into a scalar result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smaxv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Maximum Reduction",
      "summary": "Finds max signed element in vector.",
      "syntax": "SMAXV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000001 | Pg | Zn | Vd",
        "hex_opcode": "0x04010000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "smaxv",
      "rel_url": "armv8-a/smaxv/",
      "linked_summary": "Finds max signed element <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umaxv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Maximum Reduction",
      "summary": "Finds max unsigned element in vector.",
      "syntax": "UMAXV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000010 | Pg | Zn | Vd",
        "hex_opcode": "0x04020000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "umaxv",
      "rel_url": "armv8-a/umaxv/",
      "linked_summary": "Finds max unsigned element <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sminv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Minimum Reduction",
      "summary": "Finds min signed element in vector.",
      "syntax": "SMINV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000011 | Pg | Zn | Vd",
        "hex_opcode": "0x04030000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "sminv",
      "rel_url": "armv8-a/sminv/",
      "linked_summary": "Finds min signed element <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uminv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Minimum Reduction",
      "summary": "Finds min unsigned element in vector.",
      "syntax": "UMINV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000100 | Pg | Zn | Vd",
        "hex_opcode": "0x04040000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "uminv",
      "rel_url": "armv8-a/uminv/",
      "linked_summary": "Finds min unsigned element <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmaxv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Maximum Reduction",
      "summary": "Finds max float in vector.",
      "syntax": "FMAXV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "01100101 | sz | 000001 | Pg | Zn | Vd",
        "hex_opcode": "0x65010000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "fmaxv",
      "rel_url": "armv8-a/fmaxv/",
      "linked_summary": "Finds max float <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fminv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Minimum Reduction",
      "summary": "Finds min float in vector.",
      "syntax": "FMINV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "01100101 | sz | 000010 | Pg | Zn | Vd",
        "hex_opcode": "0x65020000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "fminv",
      "rel_url": "armv8-a/fminv/",
      "linked_summary": "Finds min float <a href=\"../../x86/in/\">in</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "andv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise AND Reduction",
      "summary": "ANDs all active elements into a scalar.",
      "syntax": "ANDV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000101 | Pg | Zn | Vd",
        "hex_opcode": "0x04050000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "andv",
      "rel_url": "armv8-a/andv/",
      "linked_summary": "ANDs all active elements into a scalar.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise OR Reduction",
      "summary": "ORs all active elements into a scalar.",
      "syntax": "ORV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000110 | Pg | Zn | Vd",
        "hex_opcode": "0x04060000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000110",
            "clean": "000110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "orv",
      "rel_url": "armv8-a/orv/",
      "linked_summary": "ORs all active elements into a scalar.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eorv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise EOR Reduction",
      "summary": "XORs all active elements into a scalar.",
      "syntax": "EORV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 000111 | Pg | Zn | Vd",
        "hex_opcode": "0x04070000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "000111",
            "clean": "000111"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "eorv",
      "rel_url": "armv8-a/eorv/",
      "linked_summary": "XORs all active elements into a scalar.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scvtf",
      "architecture": "ARMv8-A",
      "full_name": "SVE Signed Integer Convert to Floating-Point",
      "summary": "Converts signed integers to floats.",
      "syntax": "SCVTF &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Conversion",
        "binary_pattern": "01100101 | sz | 010110 | Pg | Zdn | Zdn",
        "hex_opcode": "0x65560000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "010110",
            "clean": "010110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "scvtf",
      "rel_url": "armv8-a/scvtf/",
      "linked_summary": "Converts signed integers to floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ucvtf",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Integer Convert to Floating-Point",
      "summary": "Converts unsigned integers to floats.",
      "syntax": "UCVTF &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Conversion",
        "binary_pattern": "01100101 | sz | 010111 | Pg | Zdn | Zdn",
        "hex_opcode": "0x65570000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "010111",
            "clean": "010111"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "ucvtf",
      "rel_url": "armv8-a/ucvtf/",
      "linked_summary": "Converts unsigned integers to floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzs",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Convert to Signed Integer",
      "summary": "Converts floats to signed integers (Truncate).",
      "syntax": "FCVTZS &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Conversion",
        "binary_pattern": "01100101 | sz | 011010 | Pg | Zdn | Zdn",
        "hex_opcode": "0x655A0000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "011010",
            "clean": "011010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "fcvtzs",
      "rel_url": "armv8-a/fcvtzs/",
      "linked_summary": "Converts floats to signed integers (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzu",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Convert to Unsigned Integer",
      "summary": "Converts floats to unsigned integers (Truncate).",
      "syntax": "FCVTZU &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Conversion",
        "binary_pattern": "01100101 | sz | 011011 | Pg | Zdn | Zdn",
        "hex_opcode": "0x655B0000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "011011",
            "clean": "011011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        }
      ],
      "extension": "SVE",
      "slug": "fcvtzu",
      "rel_url": "armv8-a/fcvtzu/",
      "linked_summary": "Converts floats to unsigned integers (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smulbb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Bottom x Bottom)",
      "summary": "Multiplies bottom 16 bits of Rn and Rm.",
      "syntax": "SMULBB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010110 | Rd | 0000 | Rm | 1000 | Rn",
        "hex_opcode": "0x01600080",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010110",
            "clean": "00010110"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1 (Bot)"
        },
        {
          "name": "Rm",
          "desc": "Src 2 (Bot)"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smulbb",
      "rel_url": "armv8-a/smulbb/",
      "linked_summary": "Multiplies bottom 16 bits of Rn <a href=\"../../armv8-a/and_6/\">and</a> Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smulbt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Bottom x Top)",
      "summary": "Multiplies bottom 16 bits of Rn and top 16 bits of Rm.",
      "syntax": "SMULBT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010110 | Rd | 0000 | Rm | 1100 | Rn",
        "hex_opcode": "0x016000C0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010110",
            "clean": "00010110"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1 (Bot)"
        },
        {
          "name": "Rm",
          "desc": "Src 2 (Top)"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smulbt",
      "rel_url": "armv8-a/smulbt/",
      "linked_summary": "Multiplies bottom 16 bits of Rn <a href=\"../../armv8-a/and_6/\">and</a> top 16 bits of Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smultb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Top x Bottom)",
      "summary": "Multiplies top 16 bits of Rn and bottom 16 bits of Rm.",
      "syntax": "SMULTB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010110 | Rd | 0000 | Rm | 1010 | Rn",
        "hex_opcode": "0x016000A0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010110",
            "clean": "00010110"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1 (Top)"
        },
        {
          "name": "Rm",
          "desc": "Src 2 (Bot)"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smultb",
      "rel_url": "armv8-a/smultb/",
      "linked_summary": "Multiplies top 16 bits of Rn <a href=\"../../armv8-a/and_6/\">and</a> bottom 16 bits of Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smultt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Top x Top)",
      "summary": "Multiplies top 16 bits of Rn and top 16 bits of Rm.",
      "syntax": "SMULTT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010110 | Rd | 0000 | Rm | 1110 | Rn",
        "hex_opcode": "0x016000E0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010110",
            "clean": "00010110"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1 (Top)"
        },
        {
          "name": "Rm",
          "desc": "Src 2 (Top)"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smultt",
      "rel_url": "armv8-a/smultt/",
      "linked_summary": "Multiplies top 16 bits of Rn <a href=\"../../armv8-a/and_6/\">and</a> top 16 bits of Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlabb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Bottom x Bottom)",
      "summary": "Accumulates (Rn.B * Rm.B) into Ra.",
      "syntax": "SMLABB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010000 | Rd | Ra | Rm | 1000 | Rn",
        "hex_opcode": "0x01000080",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlabb",
      "rel_url": "armv8-a/smlabb/",
      "linked_summary": "Accumulates (Rn.B * Rm.B) into Ra.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlabt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Bottom x Top)",
      "summary": "Accumulates (Rn.B * Rm.T) into Ra.",
      "syntax": "SMLABT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010000 | Rd | Ra | Rm | 1100 | Rn",
        "hex_opcode": "0x010000C0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlabt",
      "rel_url": "armv8-a/smlabt/",
      "linked_summary": "Accumulates (Rn.B * Rm.T) into Ra.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlatb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Top x Bottom)",
      "summary": "Accumulates (Rn.T * Rm.B) into Ra.",
      "syntax": "SMLATB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010000 | Rd | Ra | Rm | 1010 | Rn",
        "hex_opcode": "0x010000A0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlatb",
      "rel_url": "armv8-a/smlatb/",
      "linked_summary": "Accumulates (Rn.T * Rm.B) into Ra.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlatt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Top x Top)",
      "summary": "Accumulates (Rn.T * Rm.T) into Ra.",
      "syntax": "SMLATT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010000 | Rd | Ra | Rm | 1110 | Rn",
        "hex_opcode": "0x010000E0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlatt",
      "rel_url": "armv8-a/smlatt/",
      "linked_summary": "Accumulates (Rn.T * Rm.T) into Ra.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smulwb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Word x Bottom)",
      "summary": "Multiplies 32-bit Rn by bottom 16-bits of Rm, takes top 32-bits of result.",
      "syntax": "SMULWB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010010 | Rd | 0000 | Rm | 1010 | Rn",
        "hex_opcode": "0x012000A0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Word Src"
        },
        {
          "name": "Rm",
          "desc": "Half Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smulwb",
      "rel_url": "armv8-a/smulwb/",
      "linked_summary": "Multiplies 32-<a href=\"../../armv8-a/bit/\">bit</a> Rn by bottom 16-bits of Rm, takes top 32-bits of result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smulwt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply (Word x Top)",
      "summary": "Multiplies 32-bit Rn by top 16-bits of Rm, takes top 32-bits of result.",
      "syntax": "SMULWT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010010 | Rd | 0000 | Rm | 1110 | Rn",
        "hex_opcode": "0x012000E0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Word Src"
        },
        {
          "name": "Rm",
          "desc": "Half Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smulwt",
      "rel_url": "armv8-a/smulwt/",
      "linked_summary": "Multiplies 32-<a href=\"../../armv8-a/bit/\">bit</a> Rn by top 16-bits of Rm, takes top 32-bits of result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlawb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Word x Bottom)",
      "summary": "Performs SMULWB and adds to accumulator.",
      "syntax": "SMLAWB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010010 | Rd | Ra | Rm | 1000 | Rn",
        "hex_opcode": "0x01200080",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Word"
        },
        {
          "name": "Rm",
          "desc": "Half"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlawb",
      "rel_url": "armv8-a/smlawb/",
      "linked_summary": "Performs SMULWB <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlawt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate (Word x Top)",
      "summary": "Performs SMULWT and adds to accumulator.",
      "syntax": "SMLAWT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010010 | Rd | Ra | Rm | 1100 | Rn",
        "hex_opcode": "0x012000C0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Word"
        },
        {
          "name": "Rm",
          "desc": "Half"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlawt",
      "rel_url": "armv8-a/smlawt/",
      "linked_summary": "Performs SMULWT <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlalbb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long (Bottom x Bottom)",
      "summary": "Accumulates (Rn.B * Rm.B) into 64-bit pair.",
      "syntax": "SMLALBB&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010100 | RdHi | RdLo | Rm | 1000 | Rn",
        "hex_opcode": "0x01400080",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010100",
            "clean": "00010100"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Lo"
        },
        {
          "name": "RdHi",
          "desc": "Hi"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlalbb",
      "rel_url": "armv8-a/smlalbb/",
      "linked_summary": "Accumulates (Rn.B * Rm.B) into 64-<a href=\"../../armv8-a/bit/\">bit</a> pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlalbt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long (Bottom x Top)",
      "summary": "Accumulates (Rn.B * Rm.T) into 64-bit pair.",
      "syntax": "SMLALBT&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010100 | RdHi | RdLo | Rm | 1100 | Rn",
        "hex_opcode": "0x014000C0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010100",
            "clean": "00010100"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Lo"
        },
        {
          "name": "RdHi",
          "desc": "Hi"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlalbt",
      "rel_url": "armv8-a/smlalbt/",
      "linked_summary": "Accumulates (Rn.B * Rm.T) into 64-<a href=\"../../armv8-a/bit/\">bit</a> pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlaltb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long (Top x Bottom)",
      "summary": "Accumulates (Rn.T * Rm.B) into 64-bit pair.",
      "syntax": "SMLALTB&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010100 | RdHi | RdLo | Rm | 1010 | Rn",
        "hex_opcode": "0x014000A0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010100",
            "clean": "00010100"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Lo"
        },
        {
          "name": "RdHi",
          "desc": "Hi"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlaltb",
      "rel_url": "armv8-a/smlaltb/",
      "linked_summary": "Accumulates (Rn.T * Rm.B) into 64-<a href=\"../../armv8-a/bit/\">bit</a> pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlaltt",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long (Top x Top)",
      "summary": "Accumulates (Rn.T * Rm.T) into 64-bit pair.",
      "syntax": "SMLALTT&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00010100 | RdHi | RdLo | Rm | 1110 | Rn",
        "hex_opcode": "0x014000E0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010100",
            "clean": "00010100"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Lo"
        },
        {
          "name": "RdHi",
          "desc": "Hi"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlaltt",
      "rel_url": "armv8-a/smlaltt/",
      "linked_summary": "Accumulates (Rn.T * Rm.T) into 64-<a href=\"../../armv8-a/bit/\">bit</a> pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mia",
      "architecture": "ARMv8-A",
      "full_name": "Multiply with Internal Accumulate",
      "summary": "Multiplies two 32-bit values and adds to 40-bit internal acc (XScale Legacy).",
      "syntax": "MIA&lt;c&gt; &lt;Acc&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 11100010 | 0000 | Rn | Acc | 0000 | 0001 | Rm",
        "hex_opcode": "0x0E200010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100010",
            "clean": "11100010"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Acc",
            "clean": "Acc"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Acc",
          "desc": "Accumulator"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (XScale)",
      "slug": "mia",
      "rel_url": "armv8-a/mia/",
      "linked_summary": "Multiplies two 32-<a href=\"../../armv8-a/bit/\">bit</a> values <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to 40-<a href=\"../../armv8-a/bit/\">bit</a> internal acc (XScale Legacy).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "miaph",
      "architecture": "ARMv8-A",
      "full_name": "Multiply with Internal Accumulate Packed Halfwords",
      "summary": "SIMD multiply of packed halfwords to internal acc (XScale Legacy).",
      "syntax": "MIAPH&lt;c&gt; &lt;Acc&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 11100010 | 1000 | Rn | Acc | 0000 | 0001 | Rm",
        "hex_opcode": "0x0E280010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100010",
            "clean": "11100010"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Acc",
            "clean": "Acc"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Acc",
          "desc": "Accumulator"
        },
        {
          "name": "Rn",
          "desc": "Src1"
        },
        {
          "name": "Rm",
          "desc": "Src2"
        }
      ],
      "extension": "A32 (XScale)",
      "slug": "miaph",
      "rel_url": "armv8-a/miaph/",
      "linked_summary": "SIMD multiply of packed halfwords to internal acc (XScale Legacy).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 1 (A32)",
      "summary": "SHA256 hash update (part 1).",
      "syntax": "SHA256H.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 0 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3000C00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h",
      "rel_url": "armv8-a/sha256h/",
      "linked_summary": "SHA256 hash update (part 1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h2",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 2 (A32)",
      "summary": "SHA256 hash update (part 2).",
      "syntax": "SHA256H2.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 0 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3000C10",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h2",
      "rel_url": "armv8-a/sha256h2/",
      "linked_summary": "SHA256 hash update (part 2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256su0",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Schedule Update 0 (A32)",
      "summary": "SHA256 schedule update instruction 0.",
      "syntax": "SHA256SU0.32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 10 | Vd | 00100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BA0400",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256su0",
      "rel_url": "armv8-a/sha256su0/",
      "linked_summary": "SHA256 schedule update instruction 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256su1",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Schedule Update 1 (A32)",
      "summary": "SHA256 schedule update instruction 1.",
      "syntax": "SHA256SU1.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 0 | Vn | Vd | 1101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3000C00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src1"
        },
        {
          "name": "Qm",
          "desc": "Src2"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256su1",
      "rel_url": "armv8-a/sha256su1/",
      "linked_summary": "SHA256 schedule update instruction 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdot",
      "architecture": "ARMv8-A",
      "full_name": "Signed Dot Product (A32)",
      "summary": "Signed Dot Product (vector by vector).",
      "syntax": "SDOT&lt;c&gt;.S8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11111100 | 0 | 0 | 10 | Vn | Vd | 1101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFC200D00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (DotProd)",
      "slug": "sdot_1",
      "rel_url": "armv8-a/sdot_1/",
      "linked_summary": "Signed Dot Product (vector by vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udot",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Dot Product (A32)",
      "summary": "Unsigned Dot Product (vector by vector).",
      "syntax": "UDOT&lt;c&gt;.U8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11111100 | 0 | 0 | 10 | Vn | Vd | 1101 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFC200D10",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (DotProd)",
      "slug": "udot_1",
      "rel_url": "armv8-a/udot_1/",
      "linked_summary": "Unsigned Dot Product (vector by vector).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmmla",
      "architecture": "ARMv8-A",
      "full_name": "Matrix Multiply Accumulate (A32)",
      "summary": "Matrix multiply-accumulate (BFloat16/Int8).",
      "syntax": "VMMLA&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11111100 | 0 | sz | 10 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFC200C00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (MatMul)",
      "slug": "vmmla",
      "rel_url": "armv8-a/vmmla/",
      "linked_summary": "Matrix multiply-accumulate (BFloat16/Int8).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usdot",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Signed Dot Product (A32)",
      "summary": "Dot product of unsigned and signed integers.",
      "syntax": "USDOT&lt;c&gt;.S8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11111100 | 1 | 0 | 00 | Vn | Vd | 1101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFC800D00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Unsigned"
        },
        {
          "name": "Qm",
          "desc": "Signed"
        }
      ],
      "extension": "NEON (DotProd)",
      "slug": "usdot",
      "rel_url": "armv8-a/usdot/",
      "linked_summary": "Dot product of unsigned <a href=\"../../armv8-a/and_6/\">and</a> signed integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend Byte (Thumb)",
      "summary": "Sign-extends byte to word (Thumb).",
      "syntax": "SXTB &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011001001 | Rm | Rd",
        "hex_opcode": "0xB240",
        "visual_parts": [
          {
            "raw": "1011001001",
            "clean": "1011001001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "sxtb",
      "rel_url": "armv8-a/sxtb/",
      "linked_summary": "Sign-extends byte to word (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxth",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend Halfword (Thumb)",
      "summary": "Sign-extends halfword to word (Thumb).",
      "syntax": "SXTH &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011001000 | Rm | Rd",
        "hex_opcode": "0xB200",
        "visual_parts": [
          {
            "raw": "1011001000",
            "clean": "1011001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "sxth",
      "rel_url": "armv8-a/sxth/",
      "linked_summary": "Sign-extends halfword to word (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtb",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend Byte (Thumb)",
      "summary": "Zero-extends byte to word (Thumb).",
      "syntax": "UXTB &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011001011 | Rm | Rd",
        "hex_opcode": "0xB2C0",
        "visual_parts": [
          {
            "raw": "1011001011",
            "clean": "1011001011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "uxtb",
      "rel_url": "armv8-a/uxtb/",
      "linked_summary": "Zero-extends byte to word (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxth",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend Halfword (Thumb)",
      "summary": "Zero-extends halfword to word (Thumb).",
      "syntax": "UXTH &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011001010 | Rm | Rd",
        "hex_opcode": "0xB280",
        "visual_parts": [
          {
            "raw": "1011001010",
            "clean": "1011001010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "uxth",
      "rel_url": "armv8-a/uxth/",
      "linked_summary": "Zero-extends halfword to word (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes (Thumb)",
      "summary": "Endian swap (Thumb).",
      "syntax": "REV &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011101000 | Rm | Rd",
        "hex_opcode": "0xBA00",
        "visual_parts": [
          {
            "raw": "1011101000",
            "clean": "1011101000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "rev_1",
      "rel_url": "armv8-a/rev_1/",
      "linked_summary": "Endian swap (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev16",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes Halfword (Thumb)",
      "summary": "Reverse bytes in halfwords (Thumb).",
      "syntax": "REV16 &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011101001 | Rm | Rd",
        "hex_opcode": "0xBA40",
        "visual_parts": [
          {
            "raw": "1011101001",
            "clean": "1011101001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "rev16",
      "rel_url": "armv8-a/rev16/",
      "linked_summary": "Reverse bytes <a href=\"../../x86/in/\">in</a> halfwords (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revsh",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Signed Halfword (Thumb)",
      "summary": "Reverse bytes in low halfword, sign extend (Thumb).",
      "syntax": "REVSH &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "1011101011 | Rm | Rd",
        "hex_opcode": "0xBAC0",
        "visual_parts": [
          {
            "raw": "1011101011",
            "clean": "1011101011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "revsh",
      "rel_url": "armv8-a/revsh/",
      "linked_summary": "Reverse bytes <a href=\"../../x86/in/\">in</a> low halfword, sign extend (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fabs",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Absolute Value (Scalar)",
      "summary": "Calculates the absolute value of a float.",
      "syntax": "FABS &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100000 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E20C000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fabs_1",
      "rel_url": "armv8-a/fabs_1/",
      "linked_summary": "Calculates the absolute value of a float.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Add (Scalar)",
      "summary": "Adds two floating-point values.",
      "syntax": "FADD &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001000 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E202800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fadd",
      "rel_url": "armv8-a/fadd/",
      "linked_summary": "Adds two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Subtract (Scalar)",
      "summary": "Subtracts two floating-point values.",
      "syntax": "FSUB &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001100 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E203800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fsub",
      "rel_url": "armv8-a/fsub/",
      "linked_summary": "Subtracts two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Multiply (Scalar)",
      "summary": "Multiplies two floating-point values.",
      "syntax": "FMUL &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 000000 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E200800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmul",
      "rel_url": "armv8-a/fmul/",
      "linked_summary": "Multiplies two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Divide (Scalar)",
      "summary": "Divides two floating-point values.",
      "syntax": "FDIV &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 000100 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E201800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Dividend"
        },
        {
          "name": "Vm",
          "desc": "Divisor"
        }
      ],
      "extension": "Floating Point",
      "slug": "fdiv",
      "rel_url": "armv8-a/fdiv/",
      "linked_summary": "Divides two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Fused Multiply-Add (Scalar)",
      "summary": "Calculates (Vn * Vm) + Va without intermediate rounding.",
      "syntax": "FMADD &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, &lt;Ha|Sa|Da&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011111 | type | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x1F000000",
        "visual_parts": [
          {
            "raw": "00011111",
            "clean": "00011111"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "Va",
          "desc": "Addend"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmadd",
      "rel_url": "armv8-a/fmadd/",
      "linked_summary": "Calculates (Vn * Vm) + Va without intermediate rounding.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Fused Multiply-Subtract (Scalar)",
      "summary": "Calculates (Vn * Vm) - Va.",
      "syntax": "FMSUB &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, &lt;Ha|Sa|Da&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011111 | type | Rm | 1 | Ra | Rn | Rd",
        "hex_opcode": "0x1F008000",
        "visual_parts": [
          {
            "raw": "00011111",
            "clean": "00011111"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "Va",
          "desc": "Subtrahend"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmsub",
      "rel_url": "armv8-a/fmsub/",
      "linked_summary": "Calculates (Vn * Vm) - Va.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fnmadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Fused Negated Multiply-Add (Scalar)",
      "summary": "Calculates -((Vn * Vm) + Va).",
      "syntax": "FNMADD &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, &lt;Ha|Sa|Da&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011111 | type | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x1F200000",
        "visual_parts": [
          {
            "raw": "00011111",
            "clean": "00011111"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "Va",
          "desc": "Addend"
        }
      ],
      "extension": "Floating Point",
      "slug": "fnmadd",
      "rel_url": "armv8-a/fnmadd/",
      "linked_summary": "Calculates -((Vn * Vm) + Va).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fnmsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Fused Negated Multiply-Subtract (Scalar)",
      "summary": "Calculates -((Vn * Vm) - Va).",
      "syntax": "FNMSUB &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, &lt;Ha|Sa|Da&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011111 | type | Rm | 1 | Ra | Rn | Rd",
        "hex_opcode": "0x1F208000",
        "visual_parts": [
          {
            "raw": "00011111",
            "clean": "00011111"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "Va",
          "desc": "Subtrahend"
        }
      ],
      "extension": "Floating Point",
      "slug": "fnmsub",
      "rel_url": "armv8-a/fnmsub/",
      "linked_summary": "Calculates -((Vn * Vm) - Va).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fnmul",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Negated Multiply (Scalar)",
      "summary": "Calculates -(Vn * Vm).",
      "syntax": "FNMUL &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100000 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E208800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fnmul",
      "rel_url": "armv8-a/fnmul/",
      "linked_summary": "Calculates -(Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsqrt",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Square Root (Scalar)",
      "summary": "Calculates square root.",
      "syntax": "FSQRT &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100001 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E21C000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100001",
            "clean": "100001"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fsqrt_1",
      "rel_url": "armv8-a/fsqrt_1/",
      "linked_summary": "Calculates square root.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fneg",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Negate (Scalar)",
      "summary": "Negates the value (flips sign bit).",
      "syntax": "FNEG &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100000 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E204000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fneg_1",
      "rel_url": "armv8-a/fneg_1/",
      "linked_summary": "Negates the value (flips sign <a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmax",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Maximum (Scalar)",
      "summary": "Returns the larger of two values.",
      "syntax": "FMAX &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001000 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E204800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmax",
      "rel_url": "armv8-a/fmax/",
      "linked_summary": "Returns the larger of two values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmin",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Minimum (Scalar)",
      "summary": "Returns the smaller of two values.",
      "syntax": "FMIN &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001000 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E205800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmin",
      "rel_url": "armv8-a/fmin/",
      "linked_summary": "Returns the smaller of two values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmaxnm",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Max Number (Scalar)",
      "summary": "Returns larger value, handling NaNs according to IEEE 754-2008 'maxNum'.",
      "syntax": "FMAXNM &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001100 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E206800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmaxnm",
      "rel_url": "armv8-a/fmaxnm/",
      "linked_summary": "Returns larger value, handling NaNs according to IEEE 754-2008 'maxNum'.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fminnm",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Min Number (Scalar)",
      "summary": "Returns smaller value, handling NaNs according to IEEE 754-2008 'minNum'.",
      "syntax": "FMINNM &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001100 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1E207800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fminnm",
      "rel_url": "armv8-a/fminnm/",
      "linked_summary": "Returns smaller value, handling NaNs according to IEEE 754-2008 'minNum'.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmp",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Compare (Scalar)",
      "summary": "Compares two floating-point values and updates process flags (NZCV).",
      "syntax": "FCMP &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm|#0.0&gt;",
      "encoding": {
        "format": "FP Compare",
        "binary_pattern": "00011110 | type | 001000 | Rm | 001000 | Rn | 00000",
        "hex_opcode": "0x1E202000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcmp",
      "rel_url": "armv8-a/fcmp/",
      "linked_summary": "Compares two floating-point values <a href=\"../../armv8-a/and_6/\">and</a> updates process flags (NZCV).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fccmp",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Conditional Compare (Scalar)",
      "summary": "Compares floats only if condition is met, else sets flags to immediate.",
      "syntax": "FCCMP &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "FP Compare",
        "binary_pattern": "00011110 | type | 001000 | Rm | cond | 00 | Rn | nzcv",
        "hex_opcode": "0x1E200400",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "nzcv",
          "desc": "Def Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Floating Point",
      "slug": "fccmp",
      "rel_url": "armv8-a/fccmp/",
      "linked_summary": "Compares floats only if condition is met, else sets flags to immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcsel",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Conditional Select (Scalar)",
      "summary": "Selects one of two floats based on condition flags.",
      "syntax": "FCSEL &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;, &lt;Hm|Sm|Dm&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 001100 | Rm | cond | 11 | Rn | Rd",
        "hex_opcode": "0x1E200C00",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src True"
        },
        {
          "name": "Vm",
          "desc": "Src False"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcsel",
      "rel_url": "armv8-a/fcsel/",
      "linked_summary": "Selects one of two floats based on condition flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvt",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert (Scalar)",
      "summary": "Converts between float precisions (e.g., Half <-> Single <-> Double).",
      "syntax": "FCVT &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001000 | 10 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E220000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvt",
      "rel_url": "armv8-a/fcvt/",
      "linked_summary": "Converts between float precisions (e.g., Half <-> Single <-> Double).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtas",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Signed Integer (Nearest)",
      "summary": "Converts float to signed integer, rounding to nearest.",
      "syntax": "FCVTAS &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001000 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E200000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtas",
      "rel_url": "armv8-a/fcvtas/",
      "linked_summary": "Converts float to signed integer, rounding to nearest.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtau",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Unsigned Integer (Nearest)",
      "summary": "Converts float to unsigned integer, rounding to nearest.",
      "syntax": "FCVTAU &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001000 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E210000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtau",
      "rel_url": "armv8-a/fcvtau/",
      "linked_summary": "Converts float to unsigned integer, rounding to nearest.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtms",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Signed Integer (Minus Infinity)",
      "summary": "Converts float to signed integer, rounding towards minus infinity (Floor).",
      "syntax": "FCVTMS &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001100 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E300000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtms",
      "rel_url": "armv8-a/fcvtms/",
      "linked_summary": "Converts float to signed integer, rounding towards minus infinity (Floor).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtmu",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Unsigned Integer (Minus Infinity)",
      "summary": "Converts float to unsigned integer, rounding towards minus infinity.",
      "syntax": "FCVTMU &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001100 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E310000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtmu",
      "rel_url": "armv8-a/fcvtmu/",
      "linked_summary": "Converts float to unsigned integer, rounding towards minus infinity.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtns",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Signed Integer (Nearest, ties to Even)",
      "summary": "Converts float to signed integer, rounding to nearest (bankers' round).",
      "syntax": "FCVTNS &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001000 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E200000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtns",
      "rel_url": "armv8-a/fcvtns/",
      "linked_summary": "Converts float to signed integer, rounding to nearest (bankers' round).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtnu",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Unsigned Integer (Nearest, ties to Even)",
      "summary": "Converts float to unsigned integer, rounding to nearest (bankers' round).",
      "syntax": "FCVTNU &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001000 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E210000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtnu",
      "rel_url": "armv8-a/fcvtnu/",
      "linked_summary": "Converts float to unsigned integer, rounding to nearest (bankers' round).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtps",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Signed Integer (Plus Infinity)",
      "summary": "Converts float to signed integer, rounding towards plus infinity (Ceil).",
      "syntax": "FCVTPS &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001010 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E280000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtps",
      "rel_url": "armv8-a/fcvtps/",
      "linked_summary": "Converts float to signed integer, rounding towards plus infinity (Ceil).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtpu",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Unsigned Integer (Plus Infinity)",
      "summary": "Converts float to unsigned integer, rounding towards plus infinity.",
      "syntax": "FCVTPU &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001010 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E290000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtpu",
      "rel_url": "armv8-a/fcvtpu/",
      "linked_summary": "Converts float to unsigned integer, rounding towards plus infinity.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzs",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Signed Integer (Zero)",
      "summary": "Converts float to signed integer, rounding towards zero (Truncate).",
      "syntax": "FCVTZS &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001110 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E380000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        },
        {
          "name": "fbits",
          "desc": "Fixed Point"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtzs_1",
      "rel_url": "armv8-a/fcvtzs_1/",
      "linked_summary": "Converts float to signed integer, rounding towards <a href=\"../../armv9-a/zero_2/\">zero</a> (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzu",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert to Unsigned Integer (Zero)",
      "summary": "Converts float to unsigned integer, rounding towards zero (Truncate).",
      "syntax": "FCVTZU &lt;Wd|Xd&gt;, &lt;Hn|Sn|Dn&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 001110 | 00 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E390000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Int Dest"
        },
        {
          "name": "Vn",
          "desc": "Float Src"
        },
        {
          "name": "fbits",
          "desc": "Fixed Point"
        }
      ],
      "extension": "Floating Point",
      "slug": "fcvtzu_1",
      "rel_url": "armv8-a/fcvtzu_1/",
      "linked_summary": "Converts float to unsigned integer, rounding towards <a href=\"../../armv9-a/zero_2/\">zero</a> (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scvtf",
      "architecture": "ARMv8-A",
      "full_name": "Signed Integer Convert to Floating-Point",
      "summary": "Converts signed integer (GPR) to floating-point.",
      "syntax": "SCVTF &lt;Hd|Sd|Dd&gt;, &lt;Wn|Xn&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 000000 | 10 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E220000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Float Dest"
        },
        {
          "name": "Rn",
          "desc": "Int Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "scvtf_1",
      "rel_url": "armv8-a/scvtf_1/",
      "linked_summary": "Converts signed integer (GPR) to floating-point.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ucvtf",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Integer Convert to Floating-Point",
      "summary": "Converts unsigned integer (GPR) to floating-point.",
      "syntax": "UCVTF &lt;Hd|Sd|Dd&gt;, &lt;Wn|Xn&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 000000 | 11 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E230000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Float Dest"
        },
        {
          "name": "Rn",
          "desc": "Int Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "ucvtf_1",
      "rel_url": "armv8-a/ucvtf_1/",
      "linked_summary": "Converts unsigned integer (GPR) to floating-point.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frinta",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Nearest)",
      "summary": "Rounds float to nearest integral value (ties away from zero).",
      "syntax": "FRINTA &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100110 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E264000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100110",
            "clean": "100110"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frinta",
      "rel_url": "armv8-a/frinta/",
      "linked_summary": "Rounds float to nearest integral value (ties away from <a href=\"../../armv9-a/zero_2/\">zero</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frinti",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Current)",
      "summary": "Rounds float to integral value using current FPCR rounding mode.",
      "syntax": "FRINTI &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100111 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E27C000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100111",
            "clean": "100111"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frinti",
      "rel_url": "armv8-a/frinti/",
      "linked_summary": "Rounds float to integral value using current FPCR rounding mode.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintm",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Minus Infinity)",
      "summary": "Rounds float to integral value towards minus infinity (Floor).",
      "syntax": "FRINTM &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100101 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E254000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100101",
            "clean": "100101"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frintm",
      "rel_url": "armv8-a/frintm/",
      "linked_summary": "Rounds float to integral value towards minus infinity (Floor).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintn",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Nearest Even)",
      "summary": "Rounds float to integral value nearest, ties to even.",
      "syntax": "FRINTN &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100100 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E244000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100100",
            "clean": "100100"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frintn",
      "rel_url": "armv8-a/frintn/",
      "linked_summary": "Rounds float to integral value nearest, ties to even.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintp",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Plus Infinity)",
      "summary": "Rounds float to integral value towards plus infinity (Ceil).",
      "syntax": "FRINTP &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100100 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E24C000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100100",
            "clean": "100100"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frintp",
      "rel_url": "armv8-a/frintp/",
      "linked_summary": "Rounds float to integral value towards plus infinity (Ceil).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintx",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Exact)",
      "summary": "Rounds float to integral value using current mode, raising Inexact exception.",
      "syntax": "FRINTX &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100111 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E274000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100111",
            "clean": "100111"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frintx",
      "rel_url": "armv8-a/frintx/",
      "linked_summary": "Rounds float to integral value using current mode, raising Inexact exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frintz",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to Integral (Zero)",
      "summary": "Rounds float to integral value towards zero (Truncate).",
      "syntax": "FRINTZ &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100101 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E25C000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100101",
            "clean": "100101"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "frintz",
      "rel_url": "armv8-a/frintz/",
      "linked_summary": "Rounds float to integral value towards <a href=\"../../armv9-a/zero_2/\">zero</a> (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Move (Immediate)",
      "summary": "Moves a floating-point immediate into a scalar register.",
      "syntax": "FMOV &lt;Hd|Sd|Dd&gt;, #&lt;fimm&gt;",
      "encoding": {
        "format": "FP Immediate",
        "binary_pattern": "00011110 | type | 001000 | imm8 | Rn | Rd",
        "hex_opcode": "0x1E201000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "fimm",
          "desc": "Immediate"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmov",
      "rel_url": "armv8-a/fmov/",
      "linked_summary": "Moves a floating-point immediate into a scalar register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Move (Register)",
      "summary": "Copies a value from one scalar FP register to another.",
      "syntax": "FMOV &lt;Hd|Sd|Dd&gt;, &lt;Hn|Sn|Dn&gt;",
      "encoding": {
        "format": "FP Data Processing",
        "binary_pattern": "00011110 | type | 100000 | 100000 | Rn | Rd",
        "hex_opcode": "0x1E204000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmov_1",
      "rel_url": "armv8-a/fmov_1/",
      "linked_summary": "Copies a value from one scalar FP register to another.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Move (General)",
      "summary": "Copies bits between a General-Purpose Register (W/X) and FP Register (S/D).",
      "syntax": "FMOV &lt;Wd|Xd&gt;, &lt;Sn|Dn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 000000 | 11 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E260000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "GPR Dest"
        },
        {
          "name": "Vn",
          "desc": "FP Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmov_2",
      "rel_url": "armv8-a/fmov_2/",
      "linked_summary": "Copies bits between a General-Purpose Register (W/X) <a href=\"../../armv8-a/and_6/\">and</a> FP Register (S/D).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Move (General to FP)",
      "summary": "Copies bits from a General-Purpose Register (W/X) to FP Register (S/D).",
      "syntax": "FMOV &lt;Sd|Dd&gt;, &lt;Wn|Xn&gt;",
      "encoding": {
        "format": "FP Conversion",
        "binary_pattern": "00011110 | type | 000000 | 11 | 00000 | Rn | Rd",
        "hex_opcode": "0x1E270000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "FP Dest"
        },
        {
          "name": "Rn",
          "desc": "GPR Src"
        }
      ],
      "extension": "Floating Point",
      "slug": "fmov_3",
      "rel_url": "armv8-a/fmov_3/",
      "linked_summary": "Copies bits from a General-Purpose Register (W/X) to FP Register (S/D).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load SIMD&FP Register (Immediate)",
      "summary": "Loads a floating-point/SIMD register from memory.",
      "syntax": "LDR &lt;Bt|Ht|St|Dt|Qt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111101 | size | imm12 | Rn | Rt",
        "hex_opcode": "0xBD400000",
        "visual_parts": [
          {
            "raw": "10111101",
            "clean": "10111101"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Floating Point",
      "slug": "ldr",
      "rel_url": "armv8-a/ldr/",
      "linked_summary": "Loads a floating-point/SIMD register from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "str",
      "architecture": "ARMv8-A",
      "full_name": "Store SIMD&FP Register (Immediate)",
      "summary": "Stores a floating-point/SIMD register to memory.",
      "syntax": "STR &lt;Bt|Ht|St|Dt|Qt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111101 | size | imm12 | Rn | Rt",
        "hex_opcode": "0xBD000000",
        "visual_parts": [
          {
            "raw": "10111101",
            "clean": "10111101"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Floating Point",
      "slug": "str",
      "rel_url": "armv8-a/str/",
      "linked_summary": "Stores a floating-point/SIMD register to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldp",
      "architecture": "ARMv8-A",
      "full_name": "Load Pair SIMD&FP Registers",
      "summary": "Loads two floating-point/SIMD registers.",
      "syntax": "LDP &lt;St1|Dt1|Qt1&gt;, &lt;St2|Dt2|Qt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101101 | 01 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x2D400000",
        "visual_parts": [
          {
            "raw": "00101101",
            "clean": "00101101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "Dest 1"
        },
        {
          "name": "Vt2",
          "desc": "Dest 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Floating Point",
      "slug": "ldp",
      "rel_url": "armv8-a/ldp/",
      "linked_summary": "Loads two floating-point/SIMD registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stp",
      "architecture": "ARMv8-A",
      "full_name": "Store Pair SIMD&FP Registers",
      "summary": "Stores two floating-point/SIMD registers.",
      "syntax": "STP &lt;St1|Dt1|Qt1&gt;, &lt;St2|Dt2|Qt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101101 | 00 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x2D000000",
        "visual_parts": [
          {
            "raw": "00101101",
            "clean": "00101101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "Src 1"
        },
        {
          "name": "Vt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Floating Point",
      "slug": "stp",
      "rel_url": "armv8-a/stp/",
      "linked_summary": "Stores two floating-point/SIMD registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Byte (Immediate)",
      "summary": "Loads a byte from memory (zero-extended) using immediate offset.",
      "syntax": "LDRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111001 | 01 | imm12 | Rn | Rt",
        "hex_opcode": "0x39400000",
        "visual_parts": [
          {
            "raw": "00111001",
            "clean": "00111001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldrb",
      "rel_url": "armv8-a/ldrb/",
      "linked_summary": "Loads a byte from memory (<a href=\"../../armv9-a/zero_2/\">zero</a>-extended) using immediate offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Byte (Register)",
      "summary": "Loads a byte from memory (zero-extended) using register offset.",
      "syntax": "LDRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111000 | 011 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0x38600800",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "ldrb_1",
      "rel_url": "armv8-a/ldrb_1/",
      "linked_summary": "Loads a byte from memory (<a href=\"../../armv9-a/zero_2/\">zero</a>-extended) using register offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Halfword (Immediate)",
      "summary": "Loads a halfword from memory (zero-extended).",
      "syntax": "LDRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111001 | 01 | imm12 | Rn | Rt",
        "hex_opcode": "0x79400000",
        "visual_parts": [
          {
            "raw": "01111001",
            "clean": "01111001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldrh",
      "rel_url": "armv8-a/ldrh/",
      "linked_summary": "Loads a halfword from memory (<a href=\"../../armv9-a/zero_2/\">zero</a>-extended).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Halfword (Register)",
      "summary": "Loads a halfword from memory (zero-extended) using register offset.",
      "syntax": "LDRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111000 | 011 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0x78600800",
        "visual_parts": [
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "ldrh_1",
      "rel_url": "armv8-a/ldrh_1/",
      "linked_summary": "Loads a halfword from memory (<a href=\"../../armv9-a/zero_2/\">zero</a>-extended) using register offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Byte (Immediate)",
      "summary": "Loads a byte and sign-extends it to 32-bits.",
      "syntax": "LDRSB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111001 | 11 | imm12 | Rn | Rt",
        "hex_opcode": "0x39C00000",
        "visual_parts": [
          {
            "raw": "00111001",
            "clean": "00111001"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldrsb",
      "rel_url": "armv8-a/ldrsb/",
      "linked_summary": "Loads a byte <a href=\"../../armv8-a/and_6/\">and</a> sign-extends <a href=\"../../armv8-a/it/\">it</a> to 32-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Byte (64-bit Immediate)",
      "summary": "Loads a byte and sign-extends it to 64-bits.",
      "syntax": "LDRSB &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111001 | 10 | imm12 | Rn | Rt",
        "hex_opcode": "0x39800000",
        "visual_parts": [
          {
            "raw": "00111001",
            "clean": "00111001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldrsb_1",
      "rel_url": "armv8-a/ldrsb_1/",
      "linked_summary": "Loads a byte <a href=\"../../armv8-a/and_6/\">and</a> sign-extends <a href=\"../../armv8-a/it/\">it</a> to 64-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsw",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Word (Immediate)",
      "summary": "Loads a word and sign-extends it to 64-bits.",
      "syntax": "LDRSW &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111001 | 10 | imm12 | Rn | Rt",
        "hex_opcode": "0xB9800000",
        "visual_parts": [
          {
            "raw": "10111001",
            "clean": "10111001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldrsw",
      "rel_url": "armv8-a/ldrsw/",
      "linked_summary": "Loads a word <a href=\"../../armv8-a/and_6/\">and</a> sign-extends <a href=\"../../armv8-a/it/\">it</a> to 64-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsw",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Word (Literal)",
      "summary": "Loads a word from PC-relative address and sign-extends to 64-bits.",
      "syntax": "LDRSW &lt;Xt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Load Literal",
        "binary_pattern": "10011000 | imm19 | Rt",
        "hex_opcode": "0x98000000",
        "visual_parts": [
          {
            "raw": "10011000",
            "clean": "10011000"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Target"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "ldrsw_1",
      "rel_url": "armv8-a/ldrsw_1/",
      "linked_summary": "Loads a word from PC-relative address <a href=\"../../armv8-a/and_6/\">and</a> sign-extends to 64-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldtr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Unprivileged)",
      "summary": "Loads a word as if in EL0 (User mode).",
      "syntax": "LDTR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111000 | 010 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0xB8400000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldtr",
      "rel_url": "armv8-a/ldtr/",
      "linked_summary": "Loads a word as if <a href=\"../../x86/in/\">in</a> EL0 (User mode).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldur",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Unscaled)",
      "summary": "Loads a word using an unscaled immediate offset.",
      "syntax": "LDUR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111000 | 010 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0xB8400000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldur",
      "rel_url": "armv8-a/ldur/",
      "linked_summary": "Loads a word using an unscaled immediate offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldxr",
      "architecture": "ARMv8-A",
      "full_name": "Load Exclusive Register",
      "summary": "Loads a word and marks physical address as exclusive access.",
      "syntax": "LDXR &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "10001000 | 01011111 | 011111 | Rn | Rt",
        "hex_opcode": "0x885F7C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "01011111",
            "clean": "01011111"
          },
          {
            "raw": "011111",
            "clean": "011111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldxr",
      "rel_url": "armv8-a/ldxr/",
      "linked_summary": "Loads a word <a href=\"../../armv8-a/and_6/\">and</a> marks physical address as exclusive access.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldxp",
      "architecture": "ARMv8-A",
      "full_name": "Load Exclusive Pair",
      "summary": "Loads two words as an exclusive operation.",
      "syntax": "LDXP &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "10001000 | 01111111 | 011111 | Rn | Rt",
        "hex_opcode": "0x887F7C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "01111111",
            "clean": "01111111"
          },
          {
            "raw": "011111",
            "clean": "011111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt1",
          "desc": "Target 1"
        },
        {
          "name": "Wt2",
          "desc": "Target 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldxp",
      "rel_url": "armv8-a/ldxp/",
      "linked_summary": "Loads two words as an exclusive operation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsl",
      "architecture": "ARMv8-A",
      "full_name": "Logical Shift Left (Register)",
      "summary": "Shifts register left by variable amount.",
      "syntax": "LSLV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 001000 | Rn | Rd",
        "hex_opcode": "0x1AC02000",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Wm",
          "desc": "Shift Reg"
        }
      ],
      "extension": "Base",
      "slug": "lsl",
      "rel_url": "armv8-a/lsl/",
      "linked_summary": "Shifts register left by variable amount.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsr",
      "architecture": "ARMv8-A",
      "full_name": "Logical Shift Right (Register)",
      "summary": "Shifts register right by variable amount.",
      "syntax": "LSRV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 001001 | Rn | Rd",
        "hex_opcode": "0x1AC02400",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001001",
            "clean": "001001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Wm",
          "desc": "Shift Reg"
        }
      ],
      "extension": "Base",
      "slug": "lsr",
      "rel_url": "armv8-a/lsr/",
      "linked_summary": "Shifts register right by variable amount.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "madd",
      "architecture": "ARMv8-A",
      "full_name": "Multiply-Add",
      "summary": "Calculates (Ra + (Rn * Rm)).",
      "syntax": "MADD &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Wa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011011 | 000 | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x1B000000",
        "visual_parts": [
          {
            "raw": "00011011",
            "clean": "00011011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Wa",
          "desc": "Addend"
        }
      ],
      "extension": "Base",
      "slug": "madd",
      "rel_url": "armv8-a/madd/",
      "linked_summary": "Calculates (Ra + (Rn * Rm)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "madd",
      "architecture": "ARMv8-A",
      "full_name": "Multiply-Add (64-bit)",
      "summary": "Calculates (Xa + (Xn * Xm)).",
      "syntax": "MADD &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 000 | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x9B000000",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        },
        {
          "name": "Xa",
          "desc": "Addend"
        }
      ],
      "extension": "Base",
      "slug": "madd_1",
      "rel_url": "armv8-a/madd_1/",
      "linked_summary": "Calculates (Xa + (Xn * Xm)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msub",
      "architecture": "ARMv8-A",
      "full_name": "Multiply-Subtract",
      "summary": "Calculates (Ra - (Rn * Rm)).",
      "syntax": "MSUB &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Wa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011011 | 000 | Rm | 1 | Ra | Rn | Rd",
        "hex_opcode": "0x1B008000",
        "visual_parts": [
          {
            "raw": "00011011",
            "clean": "00011011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Wa",
          "desc": "Minuend"
        }
      ],
      "extension": "Base",
      "slug": "msub",
      "rel_url": "armv8-a/msub/",
      "linked_summary": "Calculates (Ra - (Rn * Rm)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movk",
      "architecture": "ARMv8-A",
      "full_name": "Move Keep",
      "summary": "Inserts a 16-bit immediate into a register, keeping other bits unchanged.",
      "syntax": "MOVK &lt;Wd&gt;, #&lt;imm16&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01110010 | 1 | hw | imm16 | Rd",
        "hex_opcode": "0x72800000",
        "visual_parts": [
          {
            "raw": "01110010",
            "clean": "01110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "hw",
            "clean": "hw"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "imm16",
          "desc": "Imm"
        },
        {
          "name": "shift",
          "desc": "Shift (0,16)"
        }
      ],
      "extension": "Base",
      "slug": "movk",
      "rel_url": "armv8-a/movk/",
      "linked_summary": "Inserts a 16-<a href=\"../../armv8-a/bit/\">bit</a> immediate into a register, keeping other bits unchanged.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movn",
      "architecture": "ARMv8-A",
      "full_name": "Move Not",
      "summary": "Moves inverted 16-bit immediate to register.",
      "syntax": "MOVN &lt;Wd&gt;, #&lt;imm16&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00010010 | 1 | hw | imm16 | Rd",
        "hex_opcode": "0x12800000",
        "visual_parts": [
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "hw",
            "clean": "hw"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "imm16",
          "desc": "Imm"
        },
        {
          "name": "shift",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "movn",
      "rel_url": "armv8-a/movn/",
      "linked_summary": "Moves inverted 16-<a href=\"../../armv8-a/bit/\">bit</a> immediate to register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movz",
      "architecture": "ARMv8-A",
      "full_name": "Move Zero",
      "summary": "Moves 16-bit immediate to register, zeroing other bits.",
      "syntax": "MOVZ &lt;Wd&gt;, #&lt;imm16&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01010010 | 1 | hw | imm16 | Rd",
        "hex_opcode": "0x52800000",
        "visual_parts": [
          {
            "raw": "01010010",
            "clean": "01010010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "hw",
            "clean": "hw"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "imm16",
          "desc": "Imm"
        },
        {
          "name": "shift",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "movz",
      "rel_url": "armv8-a/movz/",
      "linked_summary": "Moves 16-<a href=\"../../armv8-a/bit/\">bit</a> immediate to register, zeroing other bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrs",
      "architecture": "ARMv8-A",
      "full_name": "Move System Register",
      "summary": "Moves system register to general-purpose register.",
      "syntax": "MRS &lt;Xt&gt;, &lt;system_reg&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 1 | imm15 | Rt",
        "hex_opcode": "0xD5300000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "imm15",
            "clean": "imm15"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        },
        {
          "name": "system_reg",
          "desc": "Sys Reg"
        }
      ],
      "extension": "System",
      "slug": "mrs",
      "rel_url": "armv8-a/mrs/",
      "linked_summary": "Moves system register to general-purpose register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move to System Register",
      "summary": "Moves general-purpose register to system register.",
      "syntax": "MSR &lt;system_reg&gt;, &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 1 | imm15 | Rt",
        "hex_opcode": "0xD5100000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "imm15",
            "clean": "imm15"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "system_reg",
          "desc": "Sys Reg"
        },
        {
          "name": "Xt",
          "desc": "Src"
        }
      ],
      "extension": "System",
      "slug": "msr",
      "rel_url": "armv8-a/msr/",
      "linked_summary": "Moves general-purpose register to system register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orn",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise OR NOT",
      "summary": "ORs register with NOT of shifted register.",
      "syntax": "ORN &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "00101010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x2A000000",
        "visual_parts": [
          {
            "raw": "00101010",
            "clean": "00101010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "orn",
      "rel_url": "armv8-a/orn/",
      "linked_summary": "ORs register with <a href=\"../../risc-v/not/\">NOT</a> of shifted register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise OR (Immediate)",
      "summary": "ORs register with logical immediate.",
      "syntax": "ORR &lt;Wd|Wsp&gt;, &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "00110010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0x32000000",
        "visual_parts": [
          {
            "raw": "00110010",
            "clean": "00110010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "orr",
      "rel_url": "armv8-a/orr/",
      "linked_summary": "ORs register with logical immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise OR (Shifted Register)",
      "summary": "ORs two registers.",
      "syntax": "ORR &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "00101010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x2A000000",
        "visual_parts": [
          {
            "raw": "00101010",
            "clean": "00101010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "orr_1",
      "rel_url": "armv8-a/orr_1/",
      "linked_summary": "ORs two registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rbit",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bits",
      "summary": "Reverses the bit order in a register.",
      "syntax": "RBIT &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 110 | 00000 | 000000 | Rn | Rd",
        "hex_opcode": "0x5AC00000",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "rbit_1",
      "rel_url": "armv8-a/rbit_1/",
      "linked_summary": "Reverses the <a href=\"../../armv8-a/bit/\">bit</a> order <a href=\"../../x86/in/\">in</a> a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ret",
      "architecture": "ARMv8-A",
      "full_name": "Return from Subroutine",
      "summary": "Branches to address in LR (or specified register).",
      "syntax": "RET {&lt;Xn&gt;}",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "11010110 | 01011111 | 000000 | Rn | 00000",
        "hex_opcode": "0xD65F0000",
        "visual_parts": [
          {
            "raw": "11010110",
            "clean": "11010110"
          },
          {
            "raw": "01011111",
            "clean": "01011111"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Addr (Def: X30)"
        }
      ],
      "extension": "Base",
      "slug": "ret",
      "rel_url": "armv8-a/ret/",
      "linked_summary": "Branches to address <a href=\"../../x86/in/\">in</a> LR (<a href=\"../../powerisa/or/\">or</a> specified register).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes",
      "summary": "Reverses byte order (Endian swap) in a 32-bit register.",
      "syntax": "REV &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 110 | 00000 | 000010 | Rn | Rd",
        "hex_opcode": "0x5AC00400",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "rev_2",
      "rel_url": "armv8-a/rev_2/",
      "linked_summary": "Reverses byte order (Endian swap) <a href=\"../../x86/in/\">in</a> a 32-<a href=\"../../armv8-a/bit/\">bit</a> register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes (64-bit)",
      "summary": "Reverses byte order in a 64-bit register.",
      "syntax": "REV &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | 00000 | 000011 | Rn | Rd",
        "hex_opcode": "0xDAC00C00",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "rev_3",
      "rel_url": "armv8-a/rev_3/",
      "linked_summary": "Reverses byte order <a href=\"../../x86/in/\">in</a> a 64-<a href=\"../../armv8-a/bit/\">bit</a> register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev16",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes in Halfwords",
      "summary": "Reverses bytes in each 16-bit halfword.",
      "syntax": "REV16 &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 110 | 00000 | 000001 | Rn | Rd",
        "hex_opcode": "0x5AC00400",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "rev16_1",
      "rel_url": "armv8-a/rev16_1/",
      "linked_summary": "Reverses bytes <a href=\"../../x86/in/\">in</a> each 16-<a href=\"../../armv8-a/bit/\">bit</a> halfword.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev32",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes in Words",
      "summary": "Reverses bytes in each 32-bit word (64-bit op).",
      "syntax": "REV32 &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | 00000 | 000010 | Rn | Rd",
        "hex_opcode": "0xDAC00800",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "rev32",
      "rel_url": "armv8-a/rev32/",
      "linked_summary": "Reverses bytes <a href=\"../../x86/in/\">in</a> each 32-<a href=\"../../armv8-a/bit/\">bit</a> word (64-<a href=\"../../armv8-a/bit/\">bit</a> op).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rorv",
      "architecture": "ARMv8-A",
      "full_name": "Rotate Right (Register)",
      "summary": "Rotates register right by variable amount.",
      "syntax": "RORV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 001011 | Rn | Rd",
        "hex_opcode": "0x1AC02C00",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001011",
            "clean": "001011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Wm",
          "desc": "Shift Reg"
        }
      ],
      "extension": "Base",
      "slug": "rorv",
      "rel_url": "armv8-a/rorv/",
      "linked_summary": "Rotates register right by variable amount.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbc",
      "architecture": "ARMv8-A",
      "full_name": "Subtract with Carry",
      "summary": "Subtracts with borrow (Carry - 1).",
      "syntax": "SBC &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 000 | Rm | 000000 | Rn | Rd",
        "hex_opcode": "0x5A000000",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "sbc",
      "rel_url": "armv8-a/sbc/",
      "linked_summary": "Subtracts with borrow (Carry - 1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbcs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract with Carry and Set Flags",
      "summary": "Subtracts with borrow and updates flags.",
      "syntax": "SBCS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01111010 | 000 | Rm | 000000 | Rn | Rd",
        "hex_opcode": "0x7A000000",
        "visual_parts": [
          {
            "raw": "01111010",
            "clean": "01111010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "sbcs",
      "rel_url": "armv8-a/sbcs/",
      "linked_summary": "Subtracts with borrow <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbfm",
      "architecture": "ARMv8-A",
      "full_name": "Signed Bitfield Move",
      "summary": "Extracts/Inserts bitfield with sign extension.",
      "syntax": "SBFM &lt;Wd&gt;, &lt;Wn&gt;, #&lt;immr&gt;, #&lt;imms&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "00010011 | 0 | immr | imms | Rn | Rd",
        "hex_opcode": "0x13000000",
        "visual_parts": [
          {
            "raw": "00010011",
            "clean": "00010011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "immr",
          "desc": "Rotate"
        },
        {
          "name": "imms",
          "desc": "Size"
        }
      ],
      "extension": "Base",
      "slug": "sbfm",
      "rel_url": "armv8-a/sbfm/",
      "linked_summary": "Extracts/Inserts bitfield with sign extension.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdiv",
      "architecture": "ARMv8-A",
      "full_name": "Signed Divide",
      "summary": "Divides two signed registers.",
      "syntax": "SDIV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 000010 | Rn | Rd",
        "hex_opcode": "0x1AC00C00",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Dividend"
        },
        {
          "name": "Wm",
          "desc": "Divisor"
        }
      ],
      "extension": "Base",
      "slug": "sdiv_1",
      "rel_url": "armv8-a/sdiv_1/",
      "linked_summary": "Divides two signed registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smaddl",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply-Add Long",
      "summary": "Multiplies two 32-bit registers, adds to 64-bit register (64-bit result).",
      "syntax": "SMADDL &lt;Xd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 001 | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x9B200000",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Xa",
          "desc": "Addend"
        }
      ],
      "extension": "Base",
      "slug": "smaddl",
      "rel_url": "armv8-a/smaddl/",
      "linked_summary": "Multiplies two 32-<a href=\"../../armv8-a/bit/\">bit</a> registers, <a href=\"../../armv8-a/adds_5/\">adds</a> to 64-<a href=\"../../armv8-a/bit/\">bit</a> register (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smsubl",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply-Subtract Long",
      "summary": "Calculates (Xa - (Wn * Wm)) (64-bit result).",
      "syntax": "SMSUBL &lt;Xd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 001 | Rm | 1 | Ra | Rn | Rd",
        "hex_opcode": "0x9B208000",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Xa",
          "desc": "Minuend"
        }
      ],
      "extension": "Base",
      "slug": "smsubl",
      "rel_url": "armv8-a/smsubl/",
      "linked_summary": "Calculates (Xa - (Wn * Wm)) (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smulh",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply High",
      "summary": "Multiplies two 64-bit registers, keeps high 64 bits.",
      "syntax": "SMULH &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 100 | Rm | 0 | 11111 | Rn | Rd",
        "hex_opcode": "0x9B407C00",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "smulh",
      "rel_url": "armv8-a/smulh/",
      "linked_summary": "Multiplies two 64-<a href=\"../../armv8-a/bit/\">bit</a> registers, keeps high 64 bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlr",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Register",
      "summary": "Stores a word with Release semantics.",
      "syntax": "STLR &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00001000 | 1 | 0 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x089F F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlr",
      "rel_url": "armv8-a/stlr/",
      "linked_summary": "Stores a word with Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlrb",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Register Byte",
      "summary": "Stores a byte with Release semantics.",
      "syntax": "STLRB &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00001000 | 1 | 1 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x08BF F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlrb",
      "rel_url": "armv8-a/stlrb/",
      "linked_summary": "Stores a byte with Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlrh",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Register Halfword",
      "summary": "Stores a halfword with Release semantics.",
      "syntax": "STLRH &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01001000 | 1 | 1 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x48BF F??",
        "visual_parts": [
          {
            "raw": "01001000",
            "clean": "01001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlrh",
      "rel_url": "armv8-a/stlrh/",
      "linked_summary": "Stores a halfword with Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlxr",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Exclusive Register",
      "summary": "Stores a word with Release Exclusive semantics.",
      "syntax": "STLXR &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "00001000 | 0 | 0 | 0 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x08007C00",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlxr",
      "rel_url": "armv8-a/stlxr/",
      "linked_summary": "Stores a word with Release Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlxrb",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Exclusive Register Byte",
      "summary": "Stores a byte with Release Exclusive semantics.",
      "syntax": "STLXRB &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "00001000 | 0 | 0 | 0 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x08007C00",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlxrb",
      "rel_url": "armv8-a/stlxrb/",
      "linked_summary": "Stores a byte with Release Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlxrh",
      "architecture": "ARMv8-A",
      "full_name": "Store-Release Exclusive Register Halfword",
      "summary": "Stores a halfword with Release Exclusive semantics.",
      "syntax": "STLXRH &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "01001000 | 0 | 0 | 0 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x48007C00",
        "visual_parts": [
          {
            "raw": "01001000",
            "clean": "01001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stlxrh",
      "rel_url": "armv8-a/stlxrh/",
      "linked_summary": "Stores a halfword with Release Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stnp",
      "architecture": "ARMv8-A",
      "full_name": "Store Pair (Non-temporal)",
      "summary": "Stores two registers, hinting non-temporal data.",
      "syntax": "STNP &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101000 | 00 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x28000000",
        "visual_parts": [
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt1",
          "desc": "Src 1"
        },
        {
          "name": "Wt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "stnp",
      "rel_url": "armv8-a/stnp/",
      "linked_summary": "Stores two registers, hinting non-temporal data.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stp",
      "architecture": "ARMv8-A",
      "full_name": "Store Pair of Registers",
      "summary": "Stores two 32-bit registers.",
      "syntax": "STP &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101000 | 00 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x29000000",
        "visual_parts": [
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt1",
          "desc": "Src 1"
        },
        {
          "name": "Wt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "stp_1",
      "rel_url": "armv8-a/stp_1/",
      "linked_summary": "Stores two 32-<a href=\"../../armv8-a/bit/\">bit</a> registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stp",
      "architecture": "ARMv8-A",
      "full_name": "Store Pair of Registers (64-bit)",
      "summary": "Stores two 64-bit registers.",
      "syntax": "STP &lt;Xt1&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "10101000 | 00 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0xA9000000",
        "visual_parts": [
          {
            "raw": "10101000",
            "clean": "10101000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt1",
          "desc": "Src 1"
        },
        {
          "name": "Xt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "stp_2",
      "rel_url": "armv8-a/stp_2/",
      "linked_summary": "Stores two 64-<a href=\"../../armv8-a/bit/\">bit</a> registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "str",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (Immediate)",
      "summary": "Stores a register to memory (Immediate offset).",
      "syntax": "STR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store Imm",
        "binary_pattern": "10111001 | 00 | imm12 | Rn | Rt",
        "hex_opcode": "0xB9000000",
        "visual_parts": [
          {
            "raw": "10111001",
            "clean": "10111001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "str_1",
      "rel_url": "armv8-a/str_1/",
      "linked_summary": "Stores a register to memory (Immediate offset).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "str",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (Register)",
      "summary": "Stores a register to memory (Register offset).",
      "syntax": "STR &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store Reg",
        "binary_pattern": "10111000 | 001 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0xB8200800",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "str_2",
      "rel_url": "armv8-a/str_2/",
      "linked_summary": "Stores a register to memory (Register offset).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte (Immediate)",
      "summary": "Stores the low byte of a register.",
      "syntax": "STRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111001 | 00 | imm12 | Rn | Rt",
        "hex_opcode": "0x39000000",
        "visual_parts": [
          {
            "raw": "00111001",
            "clean": "00111001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "strb",
      "rel_url": "armv8-a/strb/",
      "linked_summary": "Stores the low byte of a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte (Register)",
      "summary": "Stores the low byte of a register using register offset.",
      "syntax": "STRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111000 | 001 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0x38200800",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "strb_1",
      "rel_url": "armv8-a/strb_1/",
      "linked_summary": "Stores the low byte of a register using register offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword (Immediate)",
      "summary": "Stores the low halfword of a register.",
      "syntax": "STRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111001 | 00 | imm12 | Rn | Rt",
        "hex_opcode": "0x79000000",
        "visual_parts": [
          {
            "raw": "01111001",
            "clean": "01111001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "strh",
      "rel_url": "armv8-a/strh/",
      "linked_summary": "Stores the low halfword of a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword (Register)",
      "summary": "Stores the low halfword of a register using register offset.",
      "syntax": "STRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111000 | 001 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0x78200800",
        "visual_parts": [
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "strh_1",
      "rel_url": "armv8-a/strh_1/",
      "linked_summary": "Stores the low halfword of a register using register offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sttr",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (Unprivileged)",
      "summary": "Stores a register as if in EL0 (User mode).",
      "syntax": "STTR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0xB8000000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "sttr",
      "rel_url": "armv8-a/sttr/",
      "linked_summary": "Stores a register as if <a href=\"../../x86/in/\">in</a> EL0 (User mode).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sttrb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte (Unprivileged)",
      "summary": "Stores a byte as if in EL0.",
      "syntax": "STTRB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0x38000000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "sttrb",
      "rel_url": "armv8-a/sttrb/",
      "linked_summary": "Stores a byte as if <a href=\"../../x86/in/\">in</a> EL0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sttrh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword (Unprivileged)",
      "summary": "Stores a halfword as if in EL0.",
      "syntax": "STTRH &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0x78000000",
        "visual_parts": [
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "sttrh",
      "rel_url": "armv8-a/sttrh/",
      "linked_summary": "Stores a halfword as if <a href=\"../../x86/in/\">in</a> EL0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stur",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (Unscaled)",
      "summary": "Stores a register using an unscaled immediate offset.",
      "syntax": "STUR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0xB8000000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "stur",
      "rel_url": "armv8-a/stur/",
      "linked_summary": "Stores a register using an unscaled immediate offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sturb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte (Unscaled)",
      "summary": "Stores a byte using an unscaled immediate offset.",
      "syntax": "STURB &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0x38000000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "sturb",
      "rel_url": "armv8-a/sturb/",
      "linked_summary": "Stores a byte using an unscaled immediate offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sturh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword (Unscaled)",
      "summary": "Stores a halfword using an unscaled immediate offset.",
      "syntax": "STURH &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111000 | 000 | imm9 | 00 | Rn | Rt",
        "hex_opcode": "0x78000000",
        "visual_parts": [
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "sturh",
      "rel_url": "armv8-a/sturh/",
      "linked_summary": "Stores a halfword using an unscaled immediate offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stxr",
      "architecture": "ARMv8-A",
      "full_name": "Store Exclusive Register",
      "summary": "Stores a word if exclusive monitor matches.",
      "syntax": "STXR &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "10001000 | 000 | 00000 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x88007C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stxr",
      "rel_url": "armv8-a/stxr/",
      "linked_summary": "Stores a word if exclusive <a href=\"../../x86/monitor/\">monitor</a> matches.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stxrb",
      "architecture": "ARMv8-A",
      "full_name": "Store Exclusive Register Byte",
      "summary": "Stores a byte if exclusive monitor matches.",
      "syntax": "STXRB &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "00001000 | 000 | 00000 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x08007C00",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stxrb",
      "rel_url": "armv8-a/stxrb/",
      "linked_summary": "Stores a byte if exclusive <a href=\"../../x86/monitor/\">monitor</a> matches.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stxrh",
      "architecture": "ARMv8-A",
      "full_name": "Store Exclusive Register Halfword",
      "summary": "Stores a halfword if exclusive monitor matches.",
      "syntax": "STXRH &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "01001000 | 000 | 00000 | Rs | 11111 | Rn | Rt",
        "hex_opcode": "0x48007C00",
        "visual_parts": [
          {
            "raw": "01001000",
            "clean": "01001000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt",
          "desc": "Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stxrh",
      "rel_url": "armv8-a/stxrh/",
      "linked_summary": "Stores a halfword if exclusive <a href=\"../../x86/monitor/\">monitor</a> matches.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stxp",
      "architecture": "ARMv8-A",
      "full_name": "Store Exclusive Pair",
      "summary": "Stores two registers if exclusive monitor matches.",
      "syntax": "STXP &lt;Ws&gt;, &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "10001000 | 001 | 00000 | Rs | Rt2 | Rn | Rt1",
        "hex_opcode": "0x88207C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Wt1",
          "desc": "Src 1"
        },
        {
          "name": "Wt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "stxp",
      "rel_url": "armv8-a/stxp/",
      "linked_summary": "Stores two registers if exclusive <a href=\"../../x86/monitor/\">monitor</a> matches.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "Subtract (Extended Register)",
      "summary": "Subtracts extended register from register.",
      "syntax": "SUB &lt;Wd|Wsp&gt;, &lt;Wn|Wsp&gt;, &lt;Wm&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01001011 | 001 | Wm | option | imm3 | Wn | Wd",
        "hex_opcode": "0x4B200000",
        "visual_parts": [
          {
            "raw": "01001011",
            "clean": "01001011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "sub",
      "rel_url": "armv8-a/sub/",
      "linked_summary": "Subtracts extended register from register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "Subtract (Immediate)",
      "summary": "Subtracts immediate from register.",
      "syntax": "SUB &lt;Wd|Wsp&gt;, &lt;Wn|Wsp&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01010001 | sh | imm12 | Wn | Wd",
        "hex_opcode": "0x51000000",
        "visual_parts": [
          {
            "raw": "01010001",
            "clean": "01010001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "sub_1",
      "rel_url": "armv8-a/sub_1/",
      "linked_summary": "Subtracts immediate from register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "Subtract (Shifted Register)",
      "summary": "Subtracts shifted register from register.",
      "syntax": "SUB &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01001011 | 000 | Wm | imm6 | Wn | Wd",
        "hex_opcode": "0x4B000000",
        "visual_parts": [
          {
            "raw": "01001011",
            "clean": "01001011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "sub_2",
      "rel_url": "armv8-a/sub_2/",
      "linked_summary": "Subtracts shifted register from register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract and Set Flags (Extended)",
      "summary": "Subtracts extended register and updates flags.",
      "syntax": "SUBS &lt;Wd&gt;, &lt;Wn|Wsp&gt;, &lt;Wm&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01101011 | 001 | Wm | option | imm3 | Wn | Wd",
        "hex_opcode": "0x6B200000",
        "visual_parts": [
          {
            "raw": "01101011",
            "clean": "01101011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "subs",
      "rel_url": "armv8-a/subs/",
      "linked_summary": "Subtracts extended register <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract and Set Flags (Immediate)",
      "summary": "Subtracts immediate and updates flags.",
      "syntax": "SUBS &lt;Wd&gt;, &lt;Wn|Wsp&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01110001 | sh | imm12 | Wn | Wd",
        "hex_opcode": "0x71000000",
        "visual_parts": [
          {
            "raw": "01110001",
            "clean": "01110001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "subs_1",
      "rel_url": "armv8-a/subs_1/",
      "linked_summary": "Subtracts immediate <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract and Set Flags (Shifted)",
      "summary": "Subtracts shifted register and updates flags.",
      "syntax": "SUBS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01101011 | 000 | Wm | imm6 | Wn | Wd",
        "hex_opcode": "0x6B000000",
        "visual_parts": [
          {
            "raw": "01101011",
            "clean": "01101011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "subs_2",
      "rel_url": "armv8-a/subs_2/",
      "linked_summary": "Subtracts shifted register <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "svc",
      "architecture": "ARMv8-A",
      "full_name": "Supervisor Call",
      "summary": "Causes a Supervisor Call exception (to EL1).",
      "syntax": "SVC #&lt;imm&gt;",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 000 | imm16 | 00001",
        "hex_opcode": "0xD4000001",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00001",
            "clean": "00001"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "System",
      "slug": "svc",
      "rel_url": "armv8-a/svc/",
      "linked_summary": "Causes a Supervisor Call exception (to EL1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sys",
      "architecture": "ARMv8-A",
      "full_name": "System Instruction",
      "summary": "Executes a system instruction (cache/TLB maintenance).",
      "syntax": "SYS #&lt;op1&gt;, Cn, Cm, #&lt;op2&gt; {, &lt;Xt&gt;}",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | op1 | CRn | CRm | op2 | Rt",
        "hex_opcode": "0xD5080000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "op1",
            "clean": "op1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "op2",
            "clean": "op2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op1",
          "desc": "Op1"
        },
        {
          "name": "Cn",
          "desc": "CRn"
        },
        {
          "name": "Cm",
          "desc": "CRm"
        },
        {
          "name": "op2",
          "desc": "Op2"
        }
      ],
      "extension": "System",
      "slug": "sys",
      "rel_url": "armv8-a/sys/",
      "linked_summary": "Executes a system instruction (cache/TLB maintenance).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbnz",
      "architecture": "ARMv8-A",
      "full_name": "Test Bit Not Zero",
      "summary": "Branches if specified bit is 1.",
      "syntax": "TBNZ &lt;Wt|Xt&gt;, #&lt;imm&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "00110111 | b5 | imm14 | Rt",
        "hex_opcode": "0x37000000",
        "visual_parts": [
          {
            "raw": "00110111",
            "clean": "00110111"
          },
          {
            "raw": "b5",
            "clean": "b5"
          },
          {
            "raw": "imm14",
            "clean": "imm14"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Reg"
        },
        {
          "name": "imm",
          "desc": "Bit"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "tbnz",
      "rel_url": "armv8-a/tbnz/",
      "linked_summary": "Branches if specified <a href=\"../../armv8-a/bit/\">bit</a> is 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbz",
      "architecture": "ARMv8-A",
      "full_name": "Test Bit Zero",
      "summary": "Branches if specified bit is 0.",
      "syntax": "TBZ &lt;Wt|Xt&gt;, #&lt;imm&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "00110110 | b5 | imm14 | Rt",
        "hex_opcode": "0x36000000",
        "visual_parts": [
          {
            "raw": "00110110",
            "clean": "00110110"
          },
          {
            "raw": "b5",
            "clean": "b5"
          },
          {
            "raw": "imm14",
            "clean": "imm14"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Reg"
        },
        {
          "name": "imm",
          "desc": "Bit"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "tbz",
      "rel_url": "armv8-a/tbz/",
      "linked_summary": "Branches if specified <a href=\"../../armv8-a/bit/\">bit</a> is 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ubfm",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Bitfield Move",
      "summary": "Extracts/Inserts bitfield (Zero Extend).",
      "syntax": "UBFM &lt;Wd&gt;, &lt;Wn&gt;, #&lt;immr&gt;, #&lt;imms&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "01010011 | 0 | immr | imms | Rn | Rd",
        "hex_opcode": "0x53000000",
        "visual_parts": [
          {
            "raw": "01010011",
            "clean": "01010011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "immr",
          "desc": "Rotate"
        },
        {
          "name": "imms",
          "desc": "Size"
        }
      ],
      "extension": "Base",
      "slug": "ubfm",
      "rel_url": "armv8-a/ubfm/",
      "linked_summary": "Extracts/Inserts bitfield (Zero Extend).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udiv",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Divide",
      "summary": "Divides two unsigned registers.",
      "syntax": "UDIV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 000011 | Rn | Rd",
        "hex_opcode": "0x1AC00800",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Dividend"
        },
        {
          "name": "Wm",
          "desc": "Divisor"
        }
      ],
      "extension": "Base",
      "slug": "udiv_1",
      "rel_url": "armv8-a/udiv_1/",
      "linked_summary": "Divides two unsigned registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umaddl",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply-Add Long",
      "summary": "Multiplies two 32-bit regs, adds to 64-bit reg (Unsigned).",
      "syntax": "UMADDL &lt;Xd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 101 | Rm | 0 | Ra | Rn | Rd",
        "hex_opcode": "0x9BA00000",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Xa",
          "desc": "Addend"
        }
      ],
      "extension": "Base",
      "slug": "umaddl",
      "rel_url": "armv8-a/umaddl/",
      "linked_summary": "Multiplies two 32-<a href=\"../../armv8-a/bit/\">bit</a> regs, <a href=\"../../armv8-a/adds_5/\">adds</a> to 64-<a href=\"../../armv8-a/bit/\">bit</a> reg (Unsigned).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umsubl",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply-Subtract Long",
      "summary": "Calculates (Xa - (Wn * Wm)) (Unsigned 64-bit).",
      "syntax": "UMSUBL &lt;Xd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;Xa&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 101 | Rm | 1 | Ra | Rn | Rd",
        "hex_opcode": "0x9BA08000",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "Xa",
          "desc": "Minuend"
        }
      ],
      "extension": "Base",
      "slug": "umsubl",
      "rel_url": "armv8-a/umsubl/",
      "linked_summary": "Calculates (Xa - (Wn * Wm)) (Unsigned 64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umulh",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply High",
      "summary": "Multiplies two 64-bit registers, keeps high 64 bits (Unsigned).",
      "syntax": "UMULH &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011011 | 110 | Rm | 0 | 11111 | Rn | Rd",
        "hex_opcode": "0x9BC07C00",
        "visual_parts": [
          {
            "raw": "10011011",
            "clean": "10011011"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "umulh",
      "rel_url": "armv8-a/umulh/",
      "linked_summary": "Multiplies two 64-<a href=\"../../armv8-a/bit/\">bit</a> registers, keeps high 64 bits (Unsigned).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vld3",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Multiple (3-Element Structure)",
      "summary": "Loads three-element structures (e.g., RGB) and de-interleaves them into three registers.",
      "syntax": "VLD3&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Load",
        "binary_pattern": "11110100 | 0 | D | 10 | Rn | Vd | 0100 | size | align | Rm",
        "hex_opcode": "0xF4400000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Dest Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vld3",
      "rel_url": "armv8-a/vld3/",
      "linked_summary": "Loads three-element structures (e.g., RGB) <a href=\"../../armv8-a/and_6/\">and</a> de-interleaves them into three registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vld4",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Multiple (4-Element Structure)",
      "summary": "Loads four-element structures (e.g., RGBA) and de-interleaves them into four registers.",
      "syntax": "VLD4&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Load",
        "binary_pattern": "11110100 | 0 | D | 10 | Rn | Vd | 0000 | size | align | Rm",
        "hex_opcode": "0xF4000000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Dest Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vld4",
      "rel_url": "armv8-a/vld4/",
      "linked_summary": "Loads four-element structures (e.g., RGBA) <a href=\"../../armv8-a/and_6/\">and</a> de-interleaves them into four registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vst3",
      "architecture": "ARMv8-A",
      "full_name": "Vector Store Multiple (3-Element Structure)",
      "summary": "Interleaves and stores three registers into memory (e.g., RGB).",
      "syntax": "VST3&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Store",
        "binary_pattern": "11110100 | 0 | D | 00 | Rn | Vd | 0100 | size | align | Rm",
        "hex_opcode": "0xF4400000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Src Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vst3",
      "rel_url": "armv8-a/vst3/",
      "linked_summary": "Interleaves <a href=\"../../armv8-a/and_6/\">and</a> stores three registers into memory (e.g., RGB).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vst4",
      "architecture": "ARMv8-A",
      "full_name": "Vector Store Multiple (4-Element Structure)",
      "summary": "Interleaves and stores four registers into memory (e.g., RGBA).",
      "syntax": "VST4&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Store",
        "binary_pattern": "11110100 | 0 | D | 00 | Rn | Vd | 0000 | size | align | Rm",
        "hex_opcode": "0xF4000000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Src Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vst4",
      "rel_url": "armv8-a/vst4/",
      "linked_summary": "Interleaves <a href=\"../../armv8-a/and_6/\">and</a> stores four registers into memory (e.g., RGBA).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vtbx",
      "architecture": "ARMv8-A",
      "full_name": "Vector Table Extension",
      "summary": "Inserts elements into a vector using a table lookup.",
      "syntax": "VTBX&lt;c&gt;.8 &lt;Dd&gt;, &lt;list&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON Table",
        "binary_pattern": "11110011 | 1 | D | 11 | Vn | Vd | 10 | len | N | 1 | M | 0 | Vm",
        "hex_opcode": "0xF3B00840",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "len",
            "clean": "len"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest/Base"
        },
        {
          "name": "list",
          "desc": "Table"
        },
        {
          "name": "Dm",
          "desc": "Indices"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vtbx",
      "rel_url": "armv8-a/vtbx/",
      "linked_summary": "Inserts elements into a vector using a table lookup.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfma",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Multiply Accumulate",
      "summary": "Computes Vd = Vd + (Vn * Vm) with single rounding.",
      "syntax": "VFMA&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 0 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000C10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (SIMD)",
      "slug": "vfma_1",
      "rel_url": "armv8-a/vfma_1/",
      "linked_summary": "Computes Vd = Vd + (Vn * Vm) with single rounding.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfms",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Multiply Subtract",
      "summary": "Computes Vd = Vd - (Vn * Vm) with single rounding.",
      "syntax": "VFMS&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200C10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (SIMD)",
      "slug": "vfms_1",
      "rel_url": "armv8-a/vfms_1/",
      "linked_summary": "Computes Vd = Vd - (Vn * Vm) with single rounding.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfnma",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Negated Multiply Accumulate",
      "summary": "Computes Vd = Vd - (Vn * Vm).",
      "syntax": "VFNMA&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "11101110 | 1 | D | 0 | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0xEE900A00",
        "visual_parts": [
          {
            "raw": "11101110",
            "clean": "11101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (Float)",
      "slug": "vfnma",
      "rel_url": "armv8-a/vfnma/",
      "linked_summary": "Computes Vd = Vd - (Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vfnms",
      "architecture": "ARMv8-A",
      "full_name": "Vector Fused Negated Multiply Subtract",
      "summary": "Computes Vd = -Vd + (Vn * Vm).",
      "syntax": "VFNMS&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "11101110 | 1 | D | 0 | Vn | Vd | 1010 | N | 1 | M | Vm",
        "hex_opcode": "0xEE900A40",
        "visual_parts": [
          {
            "raw": "11101110",
            "clean": "11101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFPv4 (Float)",
      "slug": "vfnms",
      "rel_url": "armv8-a/vfnms/",
      "linked_summary": "Computes Vd = -Vd + (Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrecps",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reciprocal Step",
      "summary": "Newton-Raphson step for reciprocal refinement: (2 - Vn * Vm).",
      "syntax": "VRECPS&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 0 | Vn | Vd | 1111 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000F10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrecps",
      "rel_url": "armv8-a/vrecps/",
      "linked_summary": "Newton-Raphson step for reciprocal refinement: (2 - Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrsqrts",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reciprocal Square Root Step",
      "summary": "Newton-Raphson step for reciprocal sqrt refinement: (3 - Vn * Vm) / 2.",
      "syntax": "VRSQRTS&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 1 | Vn | Vd | 1111 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200F10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrsqrts",
      "rel_url": "armv8-a/vrsqrts/",
      "linked_summary": "Newton-Raphson step for reciprocal sqrt refinement: (3 - Vn * Vm) / 2.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpadal",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pairwise Add and Accumulate Long",
      "summary": "Adds adjacent pairs and accumulates into wide destination.",
      "syntax": "VPADAL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 01100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00600",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vpadal",
      "rel_url": "armv8-a/vpadal/",
      "linked_summary": "Adds adjacent pairs <a href=\"../../armv8-a/and_6/\">and</a> accumulates into wide destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpaddl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pairwise Add Long",
      "summary": "Adds adjacent pairs and produces wide result.",
      "syntax": "VPADDL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00200",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vpaddl",
      "rel_url": "armv8-a/vpaddl/",
      "linked_summary": "Adds adjacent pairs <a href=\"../../armv8-a/and_6/\">and</a> produces wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vswp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Swap",
      "summary": "Swaps the contents of two vectors.",
      "syntax": "VSWP&lt;c&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 10 | Vd | 00000 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B20000",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Reg 1"
        },
        {
          "name": "Qm",
          "desc": "Reg 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vswp",
      "rel_url": "armv8-a/vswp/",
      "linked_summary": "Swaps the contents of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmaxnm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Maximum Number",
      "summary": "Returns larger value, handling NaNs per IEEE 754-2008.",
      "syntax": "VMAXNM&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 0 | Vn | Vd | 1111 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000F00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmaxnm",
      "rel_url": "armv8-a/vmaxnm/",
      "linked_summary": "Returns larger value, handling NaNs per IEEE 754-2008.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vminnm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Minimum Number",
      "summary": "Returns smaller value, handling NaNs per IEEE 754-2008.",
      "syntax": "VMINNM&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 1111 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2200F00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vminnm",
      "rel_url": "armv8-a/vminnm/",
      "linked_summary": "Returns smaller value, handling NaNs per IEEE 754-2008.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvta",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Nearest)",
      "summary": "Converts float to integer, rounding to nearest.",
      "syntax": "VCVTA&lt;c&gt;.&lt;dt&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 11 | 00 | Vd | 00000 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BC0000",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcvta_1",
      "rel_url": "armv8-a/vcvta_1/",
      "linked_summary": "Converts float to integer, rounding to nearest.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Nearest Even)",
      "summary": "Converts float to integer, rounding to nearest even.",
      "syntax": "VCVTN&lt;c&gt;.&lt;dt&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 11 | 00 | Vd | 00001 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BC0080",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcvtn_1",
      "rel_url": "armv8-a/vcvtn_1/",
      "linked_summary": "Converts float to integer, rounding to nearest even.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Plus Infinity)",
      "summary": "Converts float to integer, rounding towards +Inf (Ceil).",
      "syntax": "VCVTP&lt;c&gt;.&lt;dt&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 11 | 00 | Vd | 00010 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BC0100",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcvtp",
      "rel_url": "armv8-a/vcvtp/",
      "linked_summary": "Converts float to integer, rounding towards +Inf (Ceil).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert to Integer (Minus Infinity)",
      "summary": "Converts float to integer, rounding towards -Inf (Floor).",
      "syntax": "VCVTM&lt;c&gt;.&lt;dt&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 11 | 00 | Vd | 00011 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BC0180",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcvtm",
      "rel_url": "armv8-a/vcvtm/",
      "linked_summary": "Converts float to integer, rounding towards -Inf (Floor).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrinta",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Nearest)",
      "summary": "Rounds float to integral float (Nearest).",
      "syntax": "VRINTA&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 00 | Vd | 00000 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BA0000",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrinta",
      "rel_url": "armv8-a/vrinta/",
      "linked_summary": "Rounds float to integral float (Nearest).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Nearest Even)",
      "summary": "Rounds float to integral float (Nearest Even).",
      "syntax": "VRINTN&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 00 | Vd | 00001 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BA0080",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrintn",
      "rel_url": "armv8-a/vrintn/",
      "linked_summary": "Rounds float to integral float (Nearest Even).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintz",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Zero)",
      "summary": "Rounds float to integral float (Towards Zero).",
      "syntax": "VRINTZ&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 00 | Vd | 00011 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BA0180",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrintz",
      "rel_url": "armv8-a/vrintz/",
      "linked_summary": "Rounds float to integral float (Towards Zero).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsel",
      "architecture": "ARMv8-A",
      "full_name": "Vector Select",
      "summary": "Selects elements from Dn or Dm based on condition flags (predicated VFP).",
      "syntax": "VSEL&lt;cond&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Misc",
        "binary_pattern": "11111110 | 0 | D | cc | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0xFE000A00",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "cc",
            "clean": "cc"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vsel",
      "rel_url": "armv8-a/vsel/",
      "linked_summary": "Selects elements from Dn <a href=\"../../powerisa/or/\">or</a> Dm based on condition flags (predicated VFP).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aese",
      "architecture": "ARMv8-A",
      "full_name": "AES Encrypt (A32)",
      "summary": "Performs one round of AES encryption (AArch32).",
      "syntax": "AESE.8 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 00 | Vd | 00110 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00300",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Data"
        },
        {
          "name": "Qm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aese",
      "rel_url": "armv8-a/aese/",
      "linked_summary": "Performs one round of AES encryption (AArch32).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesd",
      "architecture": "ARMv8-A",
      "full_name": "AES Decrypt (A32)",
      "summary": "Performs one round of AES decryption (AArch32).",
      "syntax": "AESD.8 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 00 | Vd | 00111 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00380",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Data"
        },
        {
          "name": "Qm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aesd",
      "rel_url": "armv8-a/aesd/",
      "linked_summary": "Performs one round of AES decryption (AArch32).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesmc",
      "architecture": "ARMv8-A",
      "full_name": "AES Mix Columns (A32)",
      "summary": "AES Mix Columns transformation.",
      "syntax": "AESMC.8 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 10 | Vd | 00110 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B20300",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "aesmc",
      "rel_url": "armv8-a/aesmc/",
      "linked_summary": "AES Mix Columns transformation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesimc",
      "architecture": "ARMv8-A",
      "full_name": "AES Inverse Mix Columns (A32)",
      "summary": "AES Inverse Mix Columns transformation.",
      "syntax": "AESIMC.8 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 10 | Vd | 00111 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B20380",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "aesimc",
      "rel_url": "armv8-a/aesimc/",
      "linked_summary": "AES Inverse Mix Columns transformation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1c",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Choose (A32)",
      "summary": "SHA1 hash update (Choose).",
      "syntax": "SHA1C.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 0 | Vn | Vd | 0011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000300",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1c",
      "rel_url": "armv8-a/sha1c/",
      "linked_summary": "SHA1 hash update (Choose).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1h",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Hash Update (A32)",
      "summary": "Updates SHA1 hash state.",
      "syntax": "SHA1H.32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 10 | Vd | 00000 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3BA0280",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1h",
      "rel_url": "armv8-a/sha1h/",
      "linked_summary": "Updates SHA1 hash state.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1m",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Majority (A32)",
      "summary": "SHA1 hash update (Majority).",
      "syntax": "SHA1M.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 0011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2200300",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1m",
      "rel_url": "armv8-a/sha1m/",
      "linked_summary": "SHA1 hash update (Majority).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1p",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Parity (A32)",
      "summary": "SHA1 hash update (Parity).",
      "syntax": "SHA1P.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 01 | Vn | Vd | 0011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2100300",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1p",
      "rel_url": "armv8-a/sha1p/",
      "linked_summary": "SHA1 hash update (Parity).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32b",
      "architecture": "ARMv8-A",
      "full_name": "CRC32 Byte (A32)",
      "summary": "CRC32 checksum update (Byte).",
      "syntax": "CRC32B&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010000 | Rn | Rd | 0000 | 0100 | Rm",
        "hex_opcode": "0x01000040",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Acc"
        },
        {
          "name": "Rm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32b",
      "rel_url": "armv8-a/crc32b/",
      "linked_summary": "CRC32 checksum update (Byte).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32w",
      "architecture": "ARMv8-A",
      "full_name": "CRC32 Word (A32)",
      "summary": "CRC32 checksum update (Word).",
      "syntax": "CRC32W&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010010 | Rn | Rd | 0000 | 0100 | Rm",
        "hex_opcode": "0x01200040",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Acc"
        },
        {
          "name": "Rm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32w",
      "rel_url": "armv8-a/crc32w/",
      "linked_summary": "CRC32 checksum update (Word).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smc",
      "architecture": "ARMv8-A",
      "full_name": "Secure Monitor Call (A32)",
      "summary": "Calls the Secure Monitor (EL3).",
      "syntax": "SMC&lt;c&gt; #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 0001 | 0110 | 00000000 | 0111 | imm4",
        "hex_opcode": "0x01600070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (System)",
      "slug": "smc",
      "rel_url": "armv8-a/smc/",
      "linked_summary": "Calls the Secure Monitor (EL3).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lda",
      "architecture": "ARMv8-A",
      "full_name": "Load Acquire (A32)",
      "summary": "Loads a word with Acquire semantics.",
      "syntax": "LDA&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 0001 | 1001 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01900F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "lda",
      "rel_url": "armv8-a/lda/",
      "linked_summary": "Loads a word with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stl",
      "architecture": "ARMv8-A",
      "full_name": "Store Release (A32)",
      "summary": "Stores a word with Release semantics.",
      "syntax": "STL&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 0001 | 1000 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01800F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "stl",
      "rel_url": "armv8-a/stl/",
      "linked_summary": "Stores a word with Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldalex",
      "architecture": "ARMv8-A",
      "full_name": "Load Acquire Exclusive (A32)",
      "summary": "Loads a word with Acquire Exclusive semantics.",
      "syntax": "LDAEX&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 0001 | 1001 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01900F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldalex",
      "rel_url": "armv8-a/ldalex/",
      "linked_summary": "Loads a word with Acquire Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlex",
      "architecture": "ARMv8-A",
      "full_name": "Store Release Exclusive (A32)",
      "summary": "Stores a word with Release Exclusive semantics.",
      "syntax": "STLEX&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 0001 | 1000 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01800F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "stlex",
      "rel_url": "armv8-a/stlex/",
      "linked_summary": "Stores a word with Release Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfdot",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Dot Product (NEON)",
      "summary": "Computes dot product of BFloat16 elements, accumulating to Float32 (NEON).",
      "syntax": "BFDOT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 01 | 0 | 11111 | 01 | Zn | Zd | Zm",
        "hex_opcode": "0x4E40FC00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (F32)"
        },
        {
          "name": "Vn",
          "desc": "Src1 (BF16)"
        },
        {
          "name": "Vm",
          "desc": "Src2 (BF16)"
        }
      ],
      "extension": "FEAT_BF16 (AI)",
      "slug": "bfdot",
      "rel_url": "armv8-a/bfdot/",
      "linked_summary": "Computes dot product of BFloat16 elements, accumulating to Float32 (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfmmla",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Matrix Multiply-Accumulate (NEON)",
      "summary": "Performs 2x2 matrix multiplication on BFloat16 tiles (NEON).",
      "syntax": "BFMMLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 10 | 0 | 11111 | 01 | Zn | Zd | Zm",
        "hex_opcode": "0x4E60FC00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "FEAT_BF16 (AI)",
      "slug": "bfmmla",
      "rel_url": "armv8-a/bfmmla/",
      "linked_summary": "Performs 2x2 matrix multiplication on BFloat16 tiles (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfcvtn",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Convert Narrow (NEON)",
      "summary": "Converts Float32 to BFloat16 (Lower Half).",
      "syntax": "BFCVTN &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "00011110 | 00100001 | 100010 | Vn | Vd",
        "hex_opcode": "0x1E218800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "00100001",
            "clean": "00100001"
          },
          {
            "raw": "100010",
            "clean": "100010"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (BF16)"
        },
        {
          "name": "Vn",
          "desc": "Src (F32)"
        }
      ],
      "extension": "FEAT_BF16 (AI)",
      "slug": "bfcvtn",
      "rel_url": "armv8-a/bfcvtn/",
      "linked_summary": "Converts Float32 to BFloat16 (Lower Half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfcvtn2",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Convert Narrow High (NEON)",
      "summary": "Converts Float32 to BFloat16 (Upper Half).",
      "syntax": "BFCVTN2 &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "01011110 | 00100001 | 100010 | Vn | Vd",
        "hex_opcode": "0x5E218800",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "00100001",
            "clean": "00100001"
          },
          {
            "raw": "100010",
            "clean": "100010"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (BF16)"
        },
        {
          "name": "Vn",
          "desc": "Src (F32)"
        }
      ],
      "extension": "FEAT_BF16 (AI)",
      "slug": "bfcvtn2",
      "rel_url": "armv8-a/bfcvtn2/",
      "linked_summary": "Converts Float32 to BFloat16 (Upper Half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smmla",
      "architecture": "ARMv8-A",
      "full_name": "Signed Integer Matrix Multiply-Accumulate (NEON)",
      "summary": "Performs 2x2 matrix multiplication on Signed Int8 tiles.",
      "syntax": "SMMLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 10 | 0 | 11111 | 00 | Zn | Zd | Zm",
        "hex_opcode": "0x4E40A400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "FEAT_I8MM (AI)",
      "slug": "smmla",
      "rel_url": "armv8-a/smmla/",
      "linked_summary": "Performs 2x2 matrix multiplication on Signed Int8 tiles.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ummla",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Integer Matrix Multiply-Accumulate (NEON)",
      "summary": "Performs 2x2 matrix multiplication on Unsigned Int8 tiles.",
      "syntax": "UMMLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 10 | 0 | 11111 | 10 | Zn | Zd | Zm",
        "hex_opcode": "0x4E40AC00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "FEAT_I8MM (AI)",
      "slug": "ummla",
      "rel_url": "armv8-a/ummla/",
      "linked_summary": "Performs 2x2 matrix multiplication on Unsigned Int8 tiles.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usmmla",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned-Signed Matrix Multiply-Accumulate (NEON)",
      "summary": "Matrix multiply Unsigned Int8 with Signed Int8.",
      "syntax": "USMMLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 10 | 0 | 11111 | 11 | Zn | Zd | Zm",
        "hex_opcode": "0x4E40B800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Unsigned"
        },
        {
          "name": "Vm",
          "desc": "Signed"
        }
      ],
      "extension": "FEAT_I8MM (AI)",
      "slug": "usmmla",
      "rel_url": "armv8-a/usmmla/",
      "linked_summary": "Matrix multiply Unsigned Int8 with Signed Int8.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usdot",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned-Signed Dot Product (NEON)",
      "summary": "Dot product of Unsigned Int8 and Signed Int8.",
      "syntax": "USDOT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001110 | 10 | 0 | 11111 | 00 | Zn | Zd | Zm",
        "hex_opcode": "0x4E409C00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Unsigned"
        },
        {
          "name": "Vm",
          "desc": "Signed"
        }
      ],
      "extension": "FEAT_I8MM (AI)",
      "slug": "usdot_1",
      "rel_url": "armv8-a/usdot_1/",
      "linked_summary": "Dot product of Unsigned Int8 <a href=\"../../armv8-a/and_6/\">and</a> Signed Int8.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sudot",
      "architecture": "ARMv8-A",
      "full_name": "Signed-Unsigned Dot Product (NEON)",
      "summary": "Dot product of Signed Int8 and Unsigned Int8 (Indexed).",
      "syntax": "SUDOT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;[&lt;index&gt;]",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "01001111 | 10 | 0 | 11111 | 00 | Zn | Zd | Zm",
        "hex_opcode": "0x4F409C00",
        "visual_parts": [
          {
            "raw": "01001111",
            "clean": "01001111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Signed"
        },
        {
          "name": "Vm",
          "desc": "Unsigned"
        }
      ],
      "extension": "FEAT_I8MM (AI)",
      "slug": "sudot",
      "rel_url": "armv8-a/sudot/",
      "linked_summary": "Dot product of Signed Int8 <a href=\"../../armv8-a/and_6/\">and</a> Unsigned Int8 (Indexed).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrrs",
      "architecture": "ARMv8-A",
      "full_name": "Move to Two Registers from System Register (128-bit)",
      "summary": "Reads a 128-bit system register into two general-purpose registers.",
      "syntax": "MRRS &lt;Xt&gt;, &lt;Xt+1&gt;, &lt;sysreg&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "110101010011 | sysreg | Rt",
        "hex_opcode": "0xD5300000",
        "visual_parts": [
          {
            "raw": "110101010011",
            "clean": "110101010011"
          },
          {
            "raw": "sysreg",
            "clean": "sysreg"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Lo"
        },
        {
          "name": "Xt+1",
          "desc": "Hi"
        },
        {
          "name": "sysreg",
          "desc": "Reg"
        }
      ],
      "extension": "FEAT_SYSREG128",
      "slug": "mrrs",
      "rel_url": "armv8-a/mrrs/",
      "linked_summary": "Reads a 128-<a href=\"../../armv8-a/bit/\">bit</a> system register into two general-purpose registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msrr",
      "architecture": "ARMv8-A",
      "full_name": "Move Two Registers to System Register (128-bit)",
      "summary": "Writes two general-purpose registers into a 128-bit system register.",
      "syntax": "MSRR &lt;sysreg&gt;, &lt;Xt&gt;, &lt;Xt+1&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "110101010001 | sysreg | Rt",
        "hex_opcode": "0xD5100000",
        "visual_parts": [
          {
            "raw": "110101010001",
            "clean": "110101010001"
          },
          {
            "raw": "sysreg",
            "clean": "sysreg"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "sysreg",
          "desc": "Reg"
        },
        {
          "name": "Xt",
          "desc": "Lo"
        },
        {
          "name": "Xt+1",
          "desc": "Hi"
        }
      ],
      "extension": "FEAT_SYSREG128",
      "slug": "msrr",
      "rel_url": "armv8-a/msrr/",
      "linked_summary": "Writes two general-purpose registers into a 128-<a href=\"../../armv8-a/bit/\">bit</a> system register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "irg",
      "architecture": "ARMv8-A",
      "full_name": "Insert Random Tag",
      "summary": "Inserts a random Allocation Tag into a pointer (MTE).",
      "syntax": "IRG &lt;Xd|SP&gt;, &lt;Xn|SP&gt;{, &lt;Xm&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010110 | Xm | 000100 | Xn | Xd",
        "hex_opcode": "0x9AC01000",
        "visual_parts": [
          {
            "raw": "10011010110",
            "clean": "10011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest Ptr"
        },
        {
          "name": "Xn",
          "desc": "Src Ptr"
        },
        {
          "name": "Xm",
          "desc": "Exclude Mask"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "irg",
      "rel_url": "armv8-a/irg/",
      "linked_summary": "Inserts a random Allocation Tag into a pointer (MTE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gmi",
      "architecture": "ARMv8-A",
      "full_name": "Get Memory Tag Intersection",
      "summary": "Calculates a mask of excluded tags (MTE).",
      "syntax": "GMI &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010110 | Xm | 000101 | Xn | Xd",
        "hex_opcode": "0x9AC01400",
        "visual_parts": [
          {
            "raw": "10011010110",
            "clean": "10011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest Mask"
        },
        {
          "name": "Xn",
          "desc": "Ptr"
        },
        {
          "name": "Xm",
          "desc": "Excluded"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "gmi",
      "rel_url": "armv8-a/gmi/",
      "linked_summary": "Calculates a mask of excluded tags (MTE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldg",
      "architecture": "ARMv8-A",
      "full_name": "Load Allocation Tag",
      "summary": "Loads the Allocation Tag from memory.",
      "syntax": "LDG &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001001 | simm9 | 00 | Xn | Xt",
        "hex_opcode": "0xD9200000",
        "visual_parts": [
          {
            "raw": "11011001001",
            "clean": "11011001001"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "ldg",
      "rel_url": "armv8-a/ldg/",
      "linked_summary": "Loads the Allocation Tag from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stg",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag",
      "summary": "Stores the Allocation Tag to memory.",
      "syntax": "STG &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001001 | simm9 | 01 | Xn | Xt",
        "hex_opcode": "0xD9200400",
        "visual_parts": [
          {
            "raw": "11011001001",
            "clean": "11011001001"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Tag Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stg",
      "rel_url": "armv8-a/stg/",
      "linked_summary": "Stores the Allocation Tag to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stzg",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag and Zero",
      "summary": "Stores the Allocation Tag and zeros the data granule.",
      "syntax": "STZG &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001001 | simm9 | 10 | Xn | Xt",
        "hex_opcode": "0xD9200800",
        "visual_parts": [
          {
            "raw": "11011001001",
            "clean": "11011001001"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Tag Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stzg",
      "rel_url": "armv8-a/stzg/",
      "linked_summary": "Stores the Allocation Tag <a href=\"../../armv8-a/and_6/\">and</a> zeros the data granule.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st2g",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag Two",
      "summary": "Stores Allocation Tags to two granules.",
      "syntax": "ST2G &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001001 | simm9 | 11 | Xn | Xt",
        "hex_opcode": "0xD9200C00",
        "visual_parts": [
          {
            "raw": "11011001001",
            "clean": "11011001001"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Tag Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "st2g",
      "rel_url": "armv8-a/st2g/",
      "linked_summary": "Stores Allocation Tags to two granules.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stz2g",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag and Zero Two",
      "summary": "Stores Allocation Tags and zeros two granules.",
      "syntax": "STZ2G &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001001 | simm9 | 11 | Xn | Xt",
        "hex_opcode": "0xD9200C00",
        "visual_parts": [
          {
            "raw": "11011001001",
            "clean": "11011001001"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Tag Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stz2g",
      "rel_url": "armv8-a/stz2g/",
      "linked_summary": "Stores Allocation Tags <a href=\"../../armv8-a/and_6/\">and</a> zeros two granules.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stgp",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag and Pair",
      "summary": "Stores Tag and two 64-bit data values.",
      "syntax": "STGP &lt;Xt&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01101001001 | simm7 | 10 | Xn | Xt",
        "hex_opcode": "0x69002000",
        "visual_parts": [
          {
            "raw": "01101001001",
            "clean": "01101001001"
          },
          {
            "raw": "simm7",
            "clean": "simm7"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xt",
            "clean": "Xt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data 1"
        },
        {
          "name": "Xt2",
          "desc": "Data 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stgp",
      "rel_url": "armv8-a/stgp/",
      "linked_summary": "Stores Tag <a href=\"../../armv8-a/and_6/\">and</a> two 64-<a href=\"../../armv8-a/bit/\">bit</a> data values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subp",
      "architecture": "ARMv8-A",
      "full_name": "Subtract Pointers",
      "summary": "Subtracts pointers ignoring Tags.",
      "syntax": "SUBP &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010000 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0x9A000000",
        "visual_parts": [
          {
            "raw": "10011010000",
            "clean": "10011010000"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Ptr 1"
        },
        {
          "name": "Xm",
          "desc": "Ptr 2"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "subp",
      "rel_url": "armv8-a/subp/",
      "linked_summary": "Subtracts pointers ignoring Tags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacia",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code (Inst A)",
      "summary": "Signs a pointer in Xd using Key A and modifier Xm (or SP).",
      "syntax": "PACIA &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000001 | 11111 | Xd",
        "hex_opcode": "0xDAC103E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacia",
      "rel_url": "armv8-a/pacia/",
      "linked_summary": "Signs a pointer <a href=\"../../x86/in/\">in</a> Xd using Key A <a href=\"../../armv8-a/and_6/\">and</a> modifier Xm (<a href=\"../../powerisa/or/\">or</a> SP).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacib",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code (Inst B)",
      "summary": "Signs a pointer in Xd using Key B.",
      "syntax": "PACIB &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000001 | 11111 | Xd",
        "hex_opcode": "0xDAC103E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacib",
      "rel_url": "armv8-a/pacib/",
      "linked_summary": "Signs a pointer <a href=\"../../x86/in/\">in</a> Xd using Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacda",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code (Data A)",
      "summary": "Signs a data pointer using Key A.",
      "syntax": "PACDA &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000011 | 11111 | Xd",
        "hex_opcode": "0xDAC303E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacda",
      "rel_url": "armv8-a/pacda/",
      "linked_summary": "Signs a data pointer using Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacdb",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code (Data B)",
      "summary": "Signs a data pointer using Key B.",
      "syntax": "PACDB &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000011 | 11111 | Xd",
        "hex_opcode": "0xDAC303E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacdb",
      "rel_url": "armv8-a/pacdb/",
      "linked_summary": "Signs a data pointer using Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autia",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Code (Inst A)",
      "summary": "Authenticates a pointer signed with Key A. Corrupts pointer if failed.",
      "syntax": "AUTIA &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000101 | 11111 | Xd",
        "hex_opcode": "0xDAC503E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autia",
      "rel_url": "armv8-a/autia/",
      "linked_summary": "Authenticates a pointer signed with Key A. Corrupts pointer if failed.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autib",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Code (Inst B)",
      "summary": "Authenticates a pointer signed with Key B.",
      "syntax": "AUTIB &lt;Xd&gt;, &lt;Xn|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | Xm | 000101 | 11111 | Xd",
        "hex_opcode": "0xDAC503E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autib",
      "rel_url": "armv8-a/autib/",
      "linked_summary": "Authenticates a pointer signed with Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xpaci",
      "architecture": "ARMv8-A",
      "full_name": "Strip Pointer Authentication Code (Inst)",
      "summary": "Removes the PAC signature from an instruction pointer.",
      "syntax": "XPACI &lt;Xd&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | 11111 | 000100 | 11111 | Xd",
        "hex_opcode": "0xDAC403E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "xpaci",
      "rel_url": "armv8-a/xpaci/",
      "linked_summary": "Removes the PAC signature from an instruction pointer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xpacd",
      "architecture": "ARMv8-A",
      "full_name": "Strip Pointer Authentication Code (Data)",
      "summary": "Removes the PAC signature from a data pointer.",
      "syntax": "XPACD &lt;Xd&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010110 | 11111 | 000110 | 11111 | Xd",
        "hex_opcode": "0xDAC603E0",
        "visual_parts": [
          {
            "raw": "11011010110",
            "clean": "11011010110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "000110",
            "clean": "000110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Ptr"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "xpacd",
      "rel_url": "armv8-a/xpacd/",
      "linked_summary": "Removes the PAC signature from a data pointer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldraa",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Authenticate (Key A)",
      "summary": "Loads a value, authenticating the address with Key A.",
      "syntax": "LDRAA &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000001 | S | 0 | 0 | 0 | simm9 | 10 | Rn | Rt",
        "hex_opcode": "0xF8200400",
        "visual_parts": [
          {
            "raw": "11111000001",
            "clean": "11111000001"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "ldraa",
      "rel_url": "armv8-a/ldraa/",
      "linked_summary": "Loads a value, authenticating the address with Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrab",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Authenticate (Key B)",
      "summary": "Loads a value, authenticating the address with Key B.",
      "syntax": "LDRAB &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000001 | S | 0 | 0 | 1 | simm9 | 10 | Rn | Rt",
        "hex_opcode": "0xF8200C00",
        "visual_parts": [
          {
            "raw": "11111000001",
            "clean": "11111000001"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "simm9",
            "clean": "simm9"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "ldrab",
      "rel_url": "armv8-a/ldrab/",
      "linked_summary": "Loads a value, authenticating the address with Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bti",
      "architecture": "ARMv8-A",
      "full_name": "Branch Target Identification",
      "summary": "Marks a valid target for indirect branches (Guard against JOP/ROP).",
      "syntax": "BTI &lt;target&gt;",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "110101010000001100100100001 | target | 11111",
        "hex_opcode": "0xD503241F",
        "visual_parts": [
          {
            "raw": "110101010000001100100100001",
            "clean": "110101010000001100100100001"
          },
          {
            "raw": "target",
            "clean": "target"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "target",
          "desc": "J/C/JC"
        }
      ],
      "extension": "BTI (Security)",
      "slug": "bti",
      "rel_url": "armv8-a/bti/",
      "linked_summary": "Marks a valid target for indirect branches (Guard against JOP/ROP).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rndr",
      "architecture": "ARMv8-A",
      "full_name": "Random Number",
      "summary": "Reads a random number from hardware entropy source.",
      "syntax": "RNDR &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101001 | 00011 | 0011 | 0010 | 010 | Rt",
        "hex_opcode": "0xD53B2400",
        "visual_parts": [
          {
            "raw": "11010101001",
            "clean": "11010101001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        }
      ],
      "extension": "FEAT_RNG",
      "slug": "rndr",
      "rel_url": "armv8-a/rndr/",
      "linked_summary": "Reads a random number from hardware entropy source.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rndrrs",
      "architecture": "ARMv8-A",
      "full_name": "Random Number Reseed",
      "summary": "Reads a random number and requests reseed.",
      "syntax": "RNDRRS &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101001 | 00011 | 0011 | 0010 | 011 | Rt",
        "hex_opcode": "0xD53B2600",
        "visual_parts": [
          {
            "raw": "11010101001",
            "clean": "11010101001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest"
        }
      ],
      "extension": "FEAT_RNG",
      "slug": "rndrrs",
      "rel_url": "armv8-a/rndrrs/",
      "linked_summary": "Reads a random number <a href=\"../../armv8-a/and_6/\">and</a> requests reseed.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cfinv",
      "architecture": "ARMv8-A",
      "full_name": "Condition Flag Invert",
      "summary": "Inverts the C (Carry) flag.",
      "syntax": "CFINV",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101000000000100000000011111",
        "hex_opcode": "0xD500401F",
        "visual_parts": [
          {
            "raw": "11010101000000000100000000011111",
            "clean": "11010101000000000100000000011111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_FlagM",
      "slug": "cfinv",
      "rel_url": "armv8-a/cfinv/",
      "linked_summary": "Inverts the C (Carry) flag.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rmif",
      "architecture": "ARMv8-A",
      "full_name": "Rotate Mask Insert Flags",
      "summary": "Rotates a register and inserts bits into the Process State flags.",
      "syntax": "RMIF &lt;Xn&gt;, #&lt;shift&gt;, #&lt;mask&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10111010000 | mask | 0 | shift | Rn | 00000",
        "hex_opcode": "0xBA000000",
        "visual_parts": [
          {
            "raw": "10111010000",
            "clean": "10111010000"
          },
          {
            "raw": "mask",
            "clean": "mask"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Rot"
        },
        {
          "name": "mask",
          "desc": "Flags"
        }
      ],
      "extension": "FEAT_FlagM",
      "slug": "rmif",
      "rel_url": "armv8-a/rmif/",
      "linked_summary": "Rotates a register <a href=\"../../armv8-a/and_6/\">and</a> inserts bits into the Process State flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setf8",
      "architecture": "ARMv8-A",
      "full_name": "Set Flags 8-bit",
      "summary": "Sets PSTATE flags based on 8-bit operand.",
      "syntax": "SETF8 &lt;Wn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "00111010000 | 00000 | 01000 | Rn | 01101",
        "hex_opcode": "0x3A00080D",
        "visual_parts": [
          {
            "raw": "00111010000",
            "clean": "00111010000"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "01101",
            "clean": "01101"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FlagM",
      "slug": "setf8",
      "rel_url": "armv8-a/setf8/",
      "linked_summary": "Sets PSTATE flags based on 8-<a href=\"../../armv8-a/bit/\">bit</a> operand.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setf16",
      "architecture": "ARMv8-A",
      "full_name": "Set Flags 16-bit",
      "summary": "Sets PSTATE flags based on 16-bit operand.",
      "syntax": "SETF16 &lt;Wn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "00111010000 | 00000 | 01000 | Rn | 11101",
        "hex_opcode": "0x3A00480D",
        "visual_parts": [
          {
            "raw": "00111010000",
            "clean": "00111010000"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "11101",
            "clean": "11101"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FlagM",
      "slug": "setf16",
      "rel_url": "armv8-a/setf16/",
      "linked_summary": "Sets PSTATE flags based on 16-<a href=\"../../armv8-a/bit/\">bit</a> operand.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fjcvtzs",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Javascript Convert",
      "summary": "Converts double to signed 32-bit integer with JS rounding semantics.",
      "syntax": "FJCVTZS &lt;Wd&gt;, &lt;Dn&gt;",
      "encoding": {
        "format": "Float Convert",
        "binary_pattern": "00011110 | 01111110 | 000000 | Rn | Rd",
        "hex_opcode": "0x1E7E0000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "01111110",
            "clean": "01111110"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_JSCVT",
      "slug": "fjcvtzs",
      "rel_url": "armv8-a/fjcvtzs/",
      "linked_summary": "Converts double to signed 32-<a href=\"../../armv8-a/bit/\">bit</a> integer with JS rounding semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbfx",
      "architecture": "ARMv8-A",
      "full_name": "Signed Bit Field Extract (A32)",
      "summary": "Extracts bits from a register and sign-extends them.",
      "syntax": "SBFX&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 0111 | 101 | width-1 | Rd | lsb | 101 | Rn",
        "hex_opcode": "0x07A00050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "width-1",
            "clean": "width-1"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "lsb",
            "clean": "lsb"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        },
        {
          "name": "lsb",
          "desc": "Start Bit"
        },
        {
          "name": "width",
          "desc": "Width"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sbfx",
      "rel_url": "armv8-a/sbfx/",
      "linked_summary": "Extracts bits from a register <a href=\"../../armv8-a/and_6/\">and</a> sign-extends them.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ubfx",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Bit Field Extract (A32)",
      "summary": "Extracts bits from a register and zero-extends them.",
      "syntax": "UBFX&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 0111 | 111 | width-1 | Rd | lsb | 101 | Rn",
        "hex_opcode": "0x07E00050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "width-1",
            "clean": "width-1"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "lsb",
            "clean": "lsb"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        },
        {
          "name": "lsb",
          "desc": "Start Bit"
        },
        {
          "name": "width",
          "desc": "Width"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ubfx",
      "rel_url": "armv8-a/ubfx/",
      "linked_summary": "Extracts bits from a register <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv9-a/zero_2/\">zero</a>-extends them.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtb",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend Byte (A32)",
      "summary": "Sign-extends the low byte (8-bits) to 32-bits.",
      "syntax": "SXTB&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101010 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06AF0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101010",
            "clean": "01101010"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sxtb_1",
      "rel_url": "armv8-a/sxtb_1/",
      "linked_summary": "Sign-extends the low byte (8-bits) to 32-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxth",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend Halfword (A32)",
      "summary": "Sign-extends the low halfword (16-bits) to 32-bits.",
      "syntax": "SXTH&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101011 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06BF0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101011",
            "clean": "01101011"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sxth_1",
      "rel_url": "armv8-a/sxth_1/",
      "linked_summary": "Sign-extends the low halfword (16-bits) to 32-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtb16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend Byte 16 (A32)",
      "summary": "Sign-extends two bytes to two halfwords.",
      "syntax": "SXTB16&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101000 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x068F0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sxtb16",
      "rel_url": "armv8-a/sxtb16/",
      "linked_summary": "Sign-extends two bytes to two halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtb",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend Byte (A32)",
      "summary": "Zero-extends the low byte to 32-bits.",
      "syntax": "UXTB&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101110 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06EF0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "uxtb_1",
      "rel_url": "armv8-a/uxtb_1/",
      "linked_summary": "Zero-extends the low byte to 32-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxth",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend Halfword (A32)",
      "summary": "Zero-extends the low halfword to 32-bits.",
      "syntax": "UXTH&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101111 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06FF0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101111",
            "clean": "01101111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "uxth_1",
      "rel_url": "armv8-a/uxth_1/",
      "linked_summary": "Zero-extends the low halfword to 32-bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtb16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend Byte 16 (A32)",
      "summary": "Zero-extends two bytes to two halfwords.",
      "syntax": "UXTB16&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101100 | 1111 | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06CF0070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101100",
            "clean": "01101100"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uxtb16",
      "rel_url": "armv8-a/uxtb16/",
      "linked_summary": "Zero-extends two bytes to two halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssat",
      "architecture": "ARMv8-A",
      "full_name": "Signed Saturate (A32)",
      "summary": "Saturates a signed value to a specified bit width.",
      "syntax": "SSAT&lt;c&gt; &lt;Rd&gt;, #&lt;imm&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 011010 | sat_imm | Rd | shift_imm | 01 | Rm",
        "hex_opcode": "0x06A00010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "011010",
            "clean": "011010"
          },
          {
            "raw": "sat_imm",
            "clean": "sat_imm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift_imm",
            "clean": "shift_imm"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Bit Position"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "ssat",
      "rel_url": "armv8-a/ssat/",
      "linked_summary": "Saturates a signed value to a specified <a href=\"../../armv8-a/bit/\">bit</a> width.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usat",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturate (A32)",
      "summary": "Saturates an unsigned value to a specified bit width.",
      "syntax": "USAT&lt;c&gt; &lt;Rd&gt;, #&lt;imm&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 011011 | sat_imm | Rd | shift_imm | 01 | Rm",
        "hex_opcode": "0x06E00010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "011011",
            "clean": "011011"
          },
          {
            "raw": "sat_imm",
            "clean": "sat_imm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift_imm",
            "clean": "shift_imm"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Bit Position"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "usat",
      "rel_url": "armv8-a/usat/",
      "linked_summary": "Saturates an unsigned value to a specified <a href=\"../../armv8-a/bit/\">bit</a> width.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssat16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Saturate 16 (A32)",
      "summary": "Saturates two signed 16-bit values.",
      "syntax": "SSAT16&lt;c&gt; &lt;Rd&gt;, #&lt;imm&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101010 | sat_imm | Rd | 11110011 | Rm",
        "hex_opcode": "0x06A00F30",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101010",
            "clean": "01101010"
          },
          {
            "raw": "sat_imm",
            "clean": "sat_imm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Bit Position"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "ssat16",
      "rel_url": "armv8-a/ssat16/",
      "linked_summary": "Saturates two signed 16-<a href=\"../../armv8-a/bit/\">bit</a> values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usat16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturate 16 (A32)",
      "summary": "Saturates two unsigned 16-bit values.",
      "syntax": "USAT16&lt;c&gt; &lt;Rd&gt;, #&lt;imm&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101110 | sat_imm | Rd | 11110011 | Rm",
        "hex_opcode": "0x06E00F30",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "sat_imm",
            "clean": "sat_imm"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Bit Position"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "usat16",
      "rel_url": "armv8-a/usat16/",
      "linked_summary": "Saturates two unsigned 16-<a href=\"../../armv8-a/bit/\">bit</a> values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pkhbt",
      "architecture": "ARMv8-A",
      "full_name": "Pack Halfword Bottom Top",
      "summary": "Combines bottom half of Rn with top half of shifted Rm.",
      "syntax": "PKHBT&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, LSL #&lt;imm&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101000 | Rn | Rd | shift | 0 | 01 | Rm",
        "hex_opcode": "0x06800010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Bottom Src"
        },
        {
          "name": "Rm",
          "desc": "Top Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "pkhbt",
      "rel_url": "armv8-a/pkhbt/",
      "linked_summary": "Combines bottom half of Rn with top half of shifted Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pkhtb",
      "architecture": "ARMv8-A",
      "full_name": "Pack Halfword Top Bottom",
      "summary": "Combines top half of Rn with bottom half of shifted Rm.",
      "syntax": "PKHTB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, ASR #&lt;imm&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101000 | Rn | Rd | shift | 1 | 01 | Rm",
        "hex_opcode": "0x06800050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Top Src"
        },
        {
          "name": "Rm",
          "desc": "Bottom Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "pkhtb",
      "rel_url": "armv8-a/pkhtb/",
      "linked_summary": "Combines top half of Rn with bottom half of shifted Rm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sadd16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Add 16 (A32)",
      "summary": "Parallel add of two signed 16-bit halfwords.",
      "syntax": "SADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100001 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06100F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100001",
            "clean": "01100001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sadd16",
      "rel_url": "armv8-a/sadd16/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/add_8/\">add</a> of two signed 16-<a href=\"../../armv8-a/bit/\">bit</a> halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uadd16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Add 16 (A32)",
      "summary": "Parallel add of two unsigned 16-bit halfwords.",
      "syntax": "UADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100101 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06500F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uadd16",
      "rel_url": "armv8-a/uadd16/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/add_8/\">add</a> of two unsigned 16-<a href=\"../../armv8-a/bit/\">bit</a> halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sadd8",
      "architecture": "ARMv8-A",
      "full_name": "Signed Add 8 (A32)",
      "summary": "Parallel add of four signed 8-bit bytes.",
      "syntax": "SADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100001 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06100F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100001",
            "clean": "01100001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sadd8",
      "rel_url": "armv8-a/sadd8/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/add_8/\">add</a> of four signed 8-<a href=\"../../armv8-a/bit/\">bit</a> bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uadd8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Add 8 (A32)",
      "summary": "Parallel add of four unsigned 8-bit bytes.",
      "syntax": "UADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100101 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06500F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uadd8",
      "rel_url": "armv8-a/uadd8/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/add_8/\">add</a> of four unsigned 8-<a href=\"../../armv8-a/bit/\">bit</a> bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssub16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Subtract 16 (A32)",
      "summary": "Parallel sub of two signed 16-bit halfwords.",
      "syntax": "SSUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100001 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06100F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100001",
            "clean": "01100001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "ssub16",
      "rel_url": "armv8-a/ssub16/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/sub_5/\">sub</a> of two signed 16-<a href=\"../../armv8-a/bit/\">bit</a> halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usub16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Subtract 16 (A32)",
      "summary": "Parallel sub of two unsigned 16-bit halfwords.",
      "syntax": "USUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100101 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06500F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "usub16",
      "rel_url": "armv8-a/usub16/",
      "linked_summary": "Parallel <a href=\"../../armv8-a/sub_5/\">sub</a> of two unsigned 16-<a href=\"../../armv8-a/bit/\">bit</a> halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usad8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Sum of Absolute Differences",
      "summary": "Computes sum of absolute differences of bytes (Video Codec).",
      "syntax": "USAD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01111000 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x0780F010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "usad8",
      "rel_url": "armv8-a/usad8/",
      "linked_summary": "Computes sum of absolute differences of bytes (Video Codec).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usada8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Sum of Absolute Differences Accumulate",
      "summary": "USAD8 plus accumulator.",
      "syntax": "USADA8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01111000 | Rn | Rd | Ra | 0001 | Rm",
        "hex_opcode": "0x07800010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "usada8",
      "rel_url": "armv8-a/usada8/",
      "linked_summary": "USAD8 plus accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smmul",
      "architecture": "ARMv8-A",
      "full_name": "Signed Most Significant Word Multiply",
      "summary": "Multiplies and returns the top 32-bits of the 64-bit result.",
      "syntax": "SMMUL{R}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110101 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x0750F010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110101",
            "clean": "01110101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smmul",
      "rel_url": "armv8-a/smmul/",
      "linked_summary": "Multiplies <a href=\"../../armv8-a/and_6/\">and</a> returns the top 32-bits of the 64-<a href=\"../../armv8-a/bit/\">bit</a> result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smmla",
      "architecture": "ARMv8-A",
      "full_name": "Signed Most Significant Word Multiply Accumulate",
      "summary": "SMMUL + Accumulate.",
      "syntax": "SMMLA{R}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110101 | Rn | Rd | Ra | 0001 | Rm",
        "hex_opcode": "0x07500010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110101",
            "clean": "01110101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smmla_1",
      "rel_url": "armv8-a/smmla_1/",
      "linked_summary": "SMMUL + Accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add (VFP)",
      "summary": "Adds two floating-point values.",
      "syntax": "VADD&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100011 | 0 | D | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0x0E300A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100011",
            "clean": "11100011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vadd",
      "rel_url": "armv8-a/vadd/",
      "linked_summary": "Adds two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add Double (VFP)",
      "summary": "Adds two double-precision floating-point values.",
      "syntax": "VADD&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100011 | 0 | D | Vn | Vd | 1011 | N | 0 | M | Vm",
        "hex_opcode": "0x0E300B00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100011",
            "clean": "11100011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vadd_1",
      "rel_url": "armv8-a/vadd_1/",
      "linked_summary": "Adds two double-precision floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Subtract (VFP)",
      "summary": "Subtracts two floating-point values.",
      "syntax": "VSUB&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100011 | 0 | D | Vn | Vd | 1010 | N | 1 | M | Vm",
        "hex_opcode": "0x0E300A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100011",
            "clean": "11100011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vsub",
      "rel_url": "armv8-a/vsub/",
      "linked_summary": "Subtracts two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply (VFP)",
      "summary": "Multiplies two floating-point values.",
      "syntax": "VMUL&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100010 | 0 | D | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0x0E200A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100010",
            "clean": "11100010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmul",
      "rel_url": "armv8-a/vmul/",
      "linked_summary": "Multiplies two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vdiv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Divide (VFP)",
      "summary": "Divides two floating-point values.",
      "syntax": "VDIV&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11101000 | 0 | D | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0x0E800A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101000",
            "clean": "11101000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Dividend"
        },
        {
          "name": "Sm",
          "desc": "Divisor"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vdiv_1",
      "rel_url": "armv8-a/vdiv_1/",
      "linked_summary": "Divides two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply Accumulate (VFP)",
      "summary": "Sd = Sd + (Sn * Sm).",
      "syntax": "VMLA&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100000 | 0 | D | Vn | Vd | 1010 | N | 0 | M | Vm",
        "hex_opcode": "0x0E000A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmla",
      "rel_url": "armv8-a/vmla/",
      "linked_summary": "Sd = Sd + (Sn * Sm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmls",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply Subtract (VFP)",
      "summary": "Sd = Sd - (Sn * Sm).",
      "syntax": "VMLS&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100000 | 0 | D | Vn | Vd | 1010 | N | 1 | M | Vm",
        "hex_opcode": "0x0E000A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmls",
      "rel_url": "armv8-a/vmls/",
      "linked_summary": "Sd = Sd - (Sn * Sm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vnmul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Negated Multiply (VFP)",
      "summary": "Sd = -(Sn * Sm).",
      "syntax": "VNMUL&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Arith",
        "binary_pattern": "cond | 11100010 | 0 | D | Vn | Vd | 1010 | N | 1 | M | Vm",
        "hex_opcode": "0x0E200A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100010",
            "clean": "11100010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vnmul",
      "rel_url": "armv8-a/vnmul/",
      "linked_summary": "Sd = -(Sn * Sm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Value (VFP)",
      "summary": "Calculates absolute value.",
      "syntax": "VABS&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0000 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB00AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vabs_1",
      "rel_url": "armv8-a/vabs_1/",
      "linked_summary": "Calculates absolute value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vneg",
      "architecture": "ARMv8-A",
      "full_name": "Vector Negate (VFP)",
      "summary": "Negates the value.",
      "syntax": "VNEG&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0001 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB10A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vneg_1",
      "rel_url": "armv8-a/vneg_1/",
      "linked_summary": "Negates the value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsqrt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Square Root (VFP)",
      "summary": "Calculates square root.",
      "syntax": "VSQRT&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0001 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB10AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vsqrt_1",
      "rel_url": "armv8-a/vsqrt_1/",
      "linked_summary": "Calculates square root.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcmp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare (VFP)",
      "summary": "Compares two floating-point values.",
      "syntax": "VCMP&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Compare",
        "binary_pattern": "cond | 11101011 | 0 | D | 0100 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB40A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcmp_2",
      "rel_url": "armv8-a/vcmp_2/",
      "linked_summary": "Compares two floating-point values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcmpe",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Exception (VFP)",
      "summary": "Compares values and raises exception on NaN.",
      "syntax": "VCMPE&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Compare",
        "binary_pattern": "cond | 11101011 | 0 | D | 0100 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB40AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcmpe",
      "rel_url": "armv8-a/vcmpe/",
      "linked_summary": "Compares values <a href=\"../../armv8-a/and_6/\">and</a> raises exception on NaN.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert (Float to Integer)",
      "summary": "Converts float to signed/unsigned integer.",
      "syntax": "VCVT&lt;c&gt;.&lt;Td&gt;.&lt;Tm&gt; &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 1 | D | 1101 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EBD0AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vcvt_1",
      "rel_url": "armv8-a/vcvt_1/",
      "linked_summary": "Converts float to signed/unsigned integer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Register)",
      "summary": "Moves data between VFP registers.",
      "syntax": "VMOV&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Move",
        "binary_pattern": "cond | 11101011 | 0 | D | 0000 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB00A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmov_2",
      "rel_url": "armv8-a/vmov_2/",
      "linked_summary": "Moves data between VFP registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Core <-> VFP)",
      "summary": "Moves data between Core registers (R) and VFP registers (S).",
      "syntax": "VMOV&lt;c&gt; &lt;Sn&gt;, &lt;Rt&gt;",
      "encoding": {
        "format": "VFP Transfer",
        "binary_pattern": "cond | 11100000 | Vn | Rt | 1010 | N | 0010000",
        "hex_opcode": "0x0E000A10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11100000",
            "clean": "11100000"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0010000",
            "clean": "0010000"
          }
        ]
      },
      "operands": [
        {
          "name": "Sn",
          "desc": "VFP Reg"
        },
        {
          "name": "Rt",
          "desc": "Core Reg"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmov_3",
      "rel_url": "armv8-a/vmov_3/",
      "linked_summary": "Moves data between Core registers (R) <a href=\"../../armv8-a/and_6/\">and</a> VFP registers (S).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vldr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Register (VFP)",
      "summary": "Loads a floating-point register from memory.",
      "syntax": "VLDR&lt;c&gt; &lt;Sd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "VFP Load",
        "binary_pattern": "cond | 1101 | U | 001 | Rn | Vd | 1010 | imm8",
        "hex_opcode": "0x0D100A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vldr",
      "rel_url": "armv8-a/vldr/",
      "linked_summary": "Loads a floating-point register from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vstr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Store Register (VFP)",
      "summary": "Stores a floating-point register to memory.",
      "syntax": "VSTR&lt;c&gt; &lt;Sd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "VFP Store",
        "binary_pattern": "cond | 1101 | U | 000 | Rn | Vd | 1010 | imm8",
        "hex_opcode": "0x0D000A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vstr",
      "rel_url": "armv8-a/vstr/",
      "linked_summary": "Stores a floating-point register to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpop",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pop (VFP)",
      "summary": "Pops VFP registers from the stack (Alias for VLDMIA SP!).",
      "syntax": "VPOP &lt;list&gt;",
      "encoding": {
        "format": "VFP Load Multiple",
        "binary_pattern": "cond | 11001011 | 1101 | list",
        "hex_opcode": "0x0CBD0A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11001011",
            "clean": "11001011"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "list",
            "clean": "list"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Register List"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vpop",
      "rel_url": "armv8-a/vpop/",
      "linked_summary": "Pops VFP registers from the stack (Alias for VLDMIA SP!).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpush",
      "architecture": "ARMv8-A",
      "full_name": "Vector Push (VFP)",
      "summary": "Pushes VFP registers to the stack (Alias for VSTMDB SP!).",
      "syntax": "VPUSH &lt;list&gt;",
      "encoding": {
        "format": "VFP Store Multiple",
        "binary_pattern": "cond | 11010010 | 1101 | list",
        "hex_opcode": "0x0D2D0A00",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11010010",
            "clean": "11010010"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "list",
            "clean": "list"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Register List"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vpush",
      "rel_url": "armv8-a/vpush/",
      "linked_summary": "Pushes VFP registers to the stack (Alias for VSTMDB SP!).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adc.w",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry (Wide)",
      "summary": "Thumb-2 32-bit add with carry (Access high registers/large constants).",
      "syntax": "ADC.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101011010 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEB400000",
        "visual_parts": [
          {
            "raw": "11101011010",
            "clean": "11101011010"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "adc_w",
      "rel_url": "armv8-a/adc_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../armv8-a/add_8/\">add</a> with carry (Access high registers/large constants).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add.w",
      "architecture": "ARMv8-A",
      "full_name": "Add (Wide)",
      "summary": "Thumb-2 32-bit add.",
      "syntax": "ADD.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101011000 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEB000000",
        "visual_parts": [
          {
            "raw": "11101011000",
            "clean": "11101011000"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "add_w",
      "rel_url": "armv8-a/add_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../armv8-a/add_8/\">add</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub.w",
      "architecture": "ARMv8-A",
      "full_name": "Subtract (Wide)",
      "summary": "Thumb-2 32-bit subtract.",
      "syntax": "SUB.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101011101 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEBA00000",
        "visual_parts": [
          {
            "raw": "11101011101",
            "clean": "11101011101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "sub_w",
      "rel_url": "armv8-a/sub_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> subtract.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbc.w",
      "architecture": "ARMv8-A",
      "full_name": "Subtract with Carry (Wide)",
      "summary": "Thumb-2 32-bit subtract with carry.",
      "syntax": "SBC.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101011011 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEB600000",
        "visual_parts": [
          {
            "raw": "11101011011",
            "clean": "11101011011"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "sbc_w",
      "rel_url": "armv8-a/sbc_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> subtract with carry.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsb.w",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Subtract (Wide)",
      "summary": "Thumb-2 32-bit reverse subtract.",
      "syntax": "RSB.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101011110 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEBC00000",
        "visual_parts": [
          {
            "raw": "11101011110",
            "clean": "11101011110"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "rsb_w",
      "rel_url": "armv8-a/rsb_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> reverse subtract.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and.w",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (Wide)",
      "summary": "Thumb-2 32-bit AND.",
      "syntax": "AND.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010000 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA000000",
        "visual_parts": [
          {
            "raw": "11101010000",
            "clean": "11101010000"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "and_w",
      "rel_url": "armv8-a/and_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../risc-v/and/\">AND</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr.w",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise OR (Wide)",
      "summary": "Thumb-2 32-bit OR.",
      "syntax": "ORR.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010010 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA400000",
        "visual_parts": [
          {
            "raw": "11101010010",
            "clean": "11101010010"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "orr_w",
      "rel_url": "armv8-a/orr_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../risc-v/or/\">OR</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor.w",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Exclusive OR (Wide)",
      "summary": "Thumb-2 32-bit XOR.",
      "syntax": "EOR.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010100 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA800000",
        "visual_parts": [
          {
            "raw": "11101010100",
            "clean": "11101010100"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "eor_w",
      "rel_url": "armv8-a/eor_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../risc-v/xor/\">XOR</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic.w",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Bit Clear (Wide)",
      "summary": "Thumb-2 32-bit AND NOT.",
      "syntax": "BIC.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010001 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA200000",
        "visual_parts": [
          {
            "raw": "11101010001",
            "clean": "11101010001"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "bic_w",
      "rel_url": "armv8-a/bic_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../risc-v/and/\">AND</a> <a href=\"../../risc-v/not/\">NOT</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orn.w",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise OR NOT (Wide)",
      "summary": "Thumb-2 32-bit OR NOT.",
      "syntax": "ORN.W &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010011 | S | Rn | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA600000",
        "visual_parts": [
          {
            "raw": "11101010011",
            "clean": "11101010011"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "orn_w",
      "rel_url": "armv8-a/orn_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../risc-v/or/\">OR</a> <a href=\"../../risc-v/not/\">NOT</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mov.w",
      "architecture": "ARMv8-A",
      "full_name": "Move (Wide)",
      "summary": "Thumb-2 32-bit Move.",
      "syntax": "MOV.W &lt;Rd&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010010011110 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA4F0000",
        "visual_parts": [
          {
            "raw": "11101010010011110",
            "clean": "11101010010011110"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Operand2",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "mov_w",
      "rel_url": "armv8-a/mov_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Move.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mvn.w",
      "architecture": "ARMv8-A",
      "full_name": "Move NOT (Wide)",
      "summary": "Thumb-2 32-bit Move Inverse.",
      "syntax": "MVN.W &lt;Rd&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "11101010011011110 | imm3 | Rd | imm8",
        "hex_opcode": "0xEA6F0000",
        "visual_parts": [
          {
            "raw": "11101010011011110",
            "clean": "11101010011011110"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Operand2",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "mvn_w",
      "rel_url": "armv8-a/mvn_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Move Inverse.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tst.w",
      "architecture": "ARMv8-A",
      "full_name": "Test (Wide)",
      "summary": "Thumb-2 32-bit Test (AND and update flags).",
      "syntax": "TST.W &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "111010100001 | Rn | 0 | imm3 | 1111 | imm8",
        "hex_opcode": "0xEA100F00",
        "visual_parts": [
          {
            "raw": "111010100001",
            "clean": "111010100001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "tst_w",
      "rel_url": "armv8-a/tst_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Test (<a href=\"../../risc-v/and/\">AND</a> <a href=\"../../armv8-a/and_6/\">and</a> update flags).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "teq.w",
      "architecture": "ARMv8-A",
      "full_name": "Test Equivalence (Wide)",
      "summary": "Thumb-2 32-bit Test Equivalence (XOR and update flags).",
      "syntax": "TEQ.W &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "111010101001 | Rn | 0 | imm3 | 1111 | imm8",
        "hex_opcode": "0xEA900F00",
        "visual_parts": [
          {
            "raw": "111010101001",
            "clean": "111010101001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "teq_w",
      "rel_url": "armv8-a/teq_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Test Equivalence (<a href=\"../../risc-v/xor/\">XOR</a> <a href=\"../../armv8-a/and_6/\">and</a> update flags).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmp.w",
      "architecture": "ARMv8-A",
      "full_name": "Compare (Wide)",
      "summary": "Thumb-2 32-bit Compare (Subtract and update flags).",
      "syntax": "CMP.W &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "111010111011 | Rn | 0 | imm3 | 1111 | imm8",
        "hex_opcode": "0xEBB00F00",
        "visual_parts": [
          {
            "raw": "111010111011",
            "clean": "111010111011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "cmp_w",
      "rel_url": "armv8-a/cmp_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Compare (Subtract <a href=\"../../armv8-a/and_6/\">and</a> update flags).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmn.w",
      "architecture": "ARMv8-A",
      "full_name": "Compare Negative (Wide)",
      "summary": "Thumb-2 32-bit Compare Negative (Add and update flags).",
      "syntax": "CMN.W &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "111010110001 | Rn | 0 | imm3 | 1111 | imm8",
        "hex_opcode": "0xEB100F00",
        "visual_parts": [
          {
            "raw": "111010110001",
            "clean": "111010110001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "cmn_w",
      "rel_url": "armv8-a/cmn_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Compare Negative (Add <a href=\"../../armv8-a/and_6/\">and</a> update flags).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cdp",
      "architecture": "ARMv8-A",
      "full_name": "Coprocessor Data Processing (A32)",
      "summary": "Initiates a coprocessor data processing operation.",
      "syntax": "CDP&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;CRd&gt;, &lt;CRn&gt;, &lt;CRm&gt;, &lt;opc2&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "cond | 1110 | opc1 | CRn | CRd | coproc | opc2 | 0 | CRm",
        "hex_opcode": "0x0E000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Dest"
        },
        {
          "name": "CRn",
          "desc": "Src 1"
        },
        {
          "name": "CRm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "cdp",
      "rel_url": "armv8-a/cdp/",
      "linked_summary": "Initiates a coprocessor data processing operation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cdp2",
      "architecture": "ARMv8-A",
      "full_name": "Coprocessor Data Processing 2 (A32)",
      "summary": "Initiates a coprocessor operation (Extension encoding).",
      "syntax": "CDP2&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;CRd&gt;, &lt;CRn&gt;, &lt;CRm&gt;, &lt;opc2&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "11111110 | opc1 | CRn | CRd | coproc | opc2 | 0 | CRm",
        "hex_opcode": "0xFE000000",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Dest"
        },
        {
          "name": "CRn",
          "desc": "Src 1"
        },
        {
          "name": "CRm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "cdp2",
      "rel_url": "armv8-a/cdp2/",
      "linked_summary": "Initiates a coprocessor operation (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mcr2",
      "architecture": "ARMv8-A",
      "full_name": "Move to Coprocessor from Register 2 (A32)",
      "summary": "Writes a general-purpose register to a coprocessor (Extension encoding).",
      "syntax": "MCR2&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opc2&gt;}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "11111110 | opc1 | 0 | CRn | Rt | coproc | opc2 | 1 | CRm",
        "hex_opcode": "0xFE000010",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "CRn",
          "desc": "Dest CP Reg"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mcr2",
      "rel_url": "armv8-a/mcr2/",
      "linked_summary": "Writes a general-purpose register to a coprocessor (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrc2",
      "architecture": "ARMv8-A",
      "full_name": "Move to Register from Coprocessor 2 (A32)",
      "summary": "Reads a coprocessor register into a general-purpose register (Extension encoding).",
      "syntax": "MRC2&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opc2&gt;}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "11111110 | opc1 | 1 | CRn | Rt | coproc | opc2 | 1 | CRm",
        "hex_opcode": "0xFE100010",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc2",
            "clean": "opc2"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "CRn",
          "desc": "Src CP Reg"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrc2",
      "rel_url": "armv8-a/mrc2/",
      "linked_summary": "Reads a coprocessor register into a general-purpose register (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mcrr2",
      "architecture": "ARMv8-A",
      "full_name": "Move to Coprocessor from Two Registers 2 (A32)",
      "summary": "Writes two registers to a coprocessor (Extension encoding).",
      "syntax": "MCRR2&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, &lt;CRm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "111111000100 | Rt2 | Rt | coproc | opc1 | CRm",
        "hex_opcode": "0xFC400000",
        "visual_parts": [
          {
            "raw": "111111000100",
            "clean": "111111000100"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Src 1"
        },
        {
          "name": "Rt2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mcrr2",
      "rel_url": "armv8-a/mcrr2/",
      "linked_summary": "Writes two registers to a coprocessor (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrrc2",
      "architecture": "ARMv8-A",
      "full_name": "Move to Two Registers from Coprocessor 2 (A32)",
      "summary": "Reads a coprocessor register into two registers (Extension encoding).",
      "syntax": "MRRC2&lt;c&gt; &lt;coproc&gt;, &lt;opc1&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, &lt;CRm&gt;",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "111111000101 | Rt2 | Rt | coproc | opc1 | CRm",
        "hex_opcode": "0xFC500000",
        "visual_parts": [
          {
            "raw": "111111000101",
            "clean": "111111000101"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "opc1",
            "clean": "opc1"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrrc2",
      "rel_url": "armv8-a/mrrc2/",
      "linked_summary": "Reads a coprocessor register into two registers (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldc2",
      "architecture": "ARMv8-A",
      "full_name": "Load Coprocessor 2 (A32)",
      "summary": "Loads memory into a coprocessor (Extension encoding).",
      "syntax": "LDC2{L}&lt;c&gt; &lt;coproc&gt;, &lt;CRd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "1111110 | P | U | N | W | 1 | Rn | CRd | coproc | imm8",
        "hex_opcode": "0xFD100000",
        "visual_parts": [
          {
            "raw": "1111110",
            "clean": "1111110"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (System)",
      "slug": "ldc2",
      "rel_url": "armv8-a/ldc2/",
      "linked_summary": "Loads memory into a coprocessor (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stc2",
      "architecture": "ARMv8-A",
      "full_name": "Store Coprocessor 2 (A32)",
      "summary": "Stores coprocessor contents to memory (Extension encoding).",
      "syntax": "STC2{L}&lt;c&gt; &lt;coproc&gt;, &lt;CRd&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Coprocessor",
        "binary_pattern": "1111110 | P | U | N | W | 0 | Rn | CRd | coproc | imm8",
        "hex_opcode": "0xFD000000",
        "visual_parts": [
          {
            "raw": "1111110",
            "clean": "1111110"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "CRd",
            "clean": "CRd"
          },
          {
            "raw": "coproc",
            "clean": "coproc"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "coproc",
          "desc": "CP Num"
        },
        {
          "name": "CRd",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (System)",
      "slug": "stc2",
      "rel_url": "armv8-a/stc2/",
      "linked_summary": "Stores coprocessor contents to memory (Extension encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rrx",
      "architecture": "ARMv8-A",
      "full_name": "Rotate Right with Extend (A32)",
      "summary": "Shifts register right by 1, inserting Carry flag into MSB.",
      "syntax": "RRX{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1101 | S | 0000 | Rd | 0000 | 0110 | Rm",
        "hex_opcode": "0x01A00060",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rrx",
      "rel_url": "armv8-a/rrx/",
      "linked_summary": "Shifts register right by 1, inserting Carry flag into MSB.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rrx",
      "architecture": "ARMv8-A",
      "full_name": "Rotate Right with Extend (Thumb)",
      "summary": "Thumb-2 32-bit Rotate Right with Extend.",
      "syntax": "RRX{S}.W &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb2 Data Proc",
        "binary_pattern": "111010100101 | 1111 | 0 | imm3 | Rd | 00 | 00 | Rm",
        "hex_opcode": "0xEA5F0000",
        "visual_parts": [
          {
            "raw": "111010100101",
            "clean": "111010100101"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "rrx_1",
      "rel_url": "armv8-a/rrx_1/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Rotate Right with Extend.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "b.w",
      "architecture": "ARMv8-A",
      "full_name": "Branch (Wide)",
      "summary": "Thumb-2 32-bit Unconditional Branch (large range).",
      "syntax": "B.W &lt;label&gt;",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "11110 | S | imm10 | 10 | J1 | 1 | J2 | imm11",
        "hex_opcode": "0xF0009000",
        "visual_parts": [
          {
            "raw": "11110",
            "clean": "11110"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "imm10",
            "clean": "imm10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "J1",
            "clean": "J1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "J2",
            "clean": "J2"
          },
          {
            "raw": "imm11",
            "clean": "imm11"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "b_w",
      "rel_url": "armv8-a/b_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Unconditional Branch (large range).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bl.w",
      "architecture": "ARMv8-A",
      "full_name": "Branch with Link (Wide)",
      "summary": "Thumb-2 32-bit Branch with Link.",
      "syntax": "BL.W &lt;label&gt;",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "11110 | S | imm10 | 11 | J1 | 1 | J2 | imm11",
        "hex_opcode": "0xF000D000",
        "visual_parts": [
          {
            "raw": "11110",
            "clean": "11110"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "imm10",
            "clean": "imm10"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "J1",
            "clean": "J1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "J2",
            "clean": "J2"
          },
          {
            "raw": "imm11",
            "clean": "imm11"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "bl_w",
      "rel_url": "armv8-a/bl_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Branch with Link.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adr.w",
      "architecture": "ARMv8-A",
      "full_name": "Form PC-relative Address (Wide)",
      "summary": "Thumb-2 32-bit ADR.",
      "syntax": "ADR.W &lt;Rd&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "11110 | i | 100000 | 1111 | 0 | imm3 | Rd | imm8",
        "hex_opcode": "0xF20F0000",
        "visual_parts": [
          {
            "raw": "11110",
            "clean": "11110"
          },
          {
            "raw": "i",
            "clean": "i"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "adr_w",
      "rel_url": "armv8-a/adr_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> ADR.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Wide)",
      "summary": "Thumb-2 32-bit Load Word.",
      "syntax": "LDR.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111110001101 | Rn | Rt | imm12",
        "hex_opcode": "0xF8D00000",
        "visual_parts": [
          {
            "raw": "111110001101",
            "clean": "111110001101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldr_w",
      "rel_url": "armv8-a/ldr_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrb.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Byte (Wide)",
      "summary": "Thumb-2 32-bit Load Byte.",
      "syntax": "LDRB.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111110001001 | Rn | Rt | imm12",
        "hex_opcode": "0xF8900000",
        "visual_parts": [
          {
            "raw": "111110001001",
            "clean": "111110001001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldrb_w",
      "rel_url": "armv8-a/ldrb_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrh.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Halfword (Wide)",
      "summary": "Thumb-2 32-bit Load Halfword.",
      "syntax": "LDRH.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111110001011 | Rn | Rt | imm12",
        "hex_opcode": "0xF8B00000",
        "visual_parts": [
          {
            "raw": "111110001011",
            "clean": "111110001011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldrh_w",
      "rel_url": "armv8-a/ldrh_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Halfword.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsb.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Byte (Wide)",
      "summary": "Thumb-2 32-bit Load Signed Byte.",
      "syntax": "LDRSB.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111110011001 | Rn | Rt | imm12",
        "hex_opcode": "0xF9900000",
        "visual_parts": [
          {
            "raw": "111110011001",
            "clean": "111110011001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldrsb_w",
      "rel_url": "armv8-a/ldrsb_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Signed Byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsh.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Halfword (Wide)",
      "summary": "Thumb-2 32-bit Load Signed Halfword.",
      "syntax": "LDRSH.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111110011011 | Rn | Rt | imm12",
        "hex_opcode": "0xF9B00000",
        "visual_parts": [
          {
            "raw": "111110011011",
            "clean": "111110011011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldrsh_w",
      "rel_url": "armv8-a/ldrsh_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Signed Halfword.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "str.w",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (Wide)",
      "summary": "Thumb-2 32-bit Store Word.",
      "syntax": "STR.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Store",
        "binary_pattern": "111110001100 | Rn | Rt | imm12",
        "hex_opcode": "0xF8C00000",
        "visual_parts": [
          {
            "raw": "111110001100",
            "clean": "111110001100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "str_w",
      "rel_url": "armv8-a/str_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Store Word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strb.w",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte (Wide)",
      "summary": "Thumb-2 32-bit Store Byte.",
      "syntax": "STRB.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Store",
        "binary_pattern": "111110001000 | Rn | Rt | imm12",
        "hex_opcode": "0xF8800000",
        "visual_parts": [
          {
            "raw": "111110001000",
            "clean": "111110001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "strb_w",
      "rel_url": "armv8-a/strb_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Store Byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strh.w",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword (Wide)",
      "summary": "Thumb-2 32-bit Store Halfword.",
      "syntax": "STRH.W &lt;Rt&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Store",
        "binary_pattern": "111110001010 | Rn | Rt | imm12",
        "hex_opcode": "0xF8A00000",
        "visual_parts": [
          {
            "raw": "111110001010",
            "clean": "111110001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "strh_w",
      "rel_url": "armv8-a/strh_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Store Halfword.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldm.w",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple (Wide)",
      "summary": "Thumb-2 32-bit Load Multiple.",
      "syntax": "LDM.W &lt;Rn&gt;{!}, &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Load Multiple",
        "binary_pattern": "1110100010 | W | 1 | Rn | register_list",
        "hex_opcode": "0xE8900000",
        "visual_parts": [
          {
            "raw": "1110100010",
            "clean": "1110100010"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "ldm_w",
      "rel_url": "armv8-a/ldm_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Load Multiple.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stm.w",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple (Wide)",
      "summary": "Thumb-2 32-bit Store Multiple.",
      "syntax": "STM.W &lt;Rn&gt;{!}, &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Store Multiple",
        "binary_pattern": "1110100010 | W | 0 | Rn | register_list",
        "hex_opcode": "0xE8800000",
        "visual_parts": [
          {
            "raw": "1110100010",
            "clean": "1110100010"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "stm_w",
      "rel_url": "armv8-a/stm_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Store Multiple.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pop.w",
      "architecture": "ARMv8-A",
      "full_name": "Pop (Wide)",
      "summary": "Thumb-2 32-bit Pop.",
      "syntax": "POP.W &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Load Multiple",
        "binary_pattern": "1110100010111101 | registers",
        "hex_opcode": "0xE8BD0000",
        "visual_parts": [
          {
            "raw": "1110100010111101",
            "clean": "1110100010111101"
          },
          {
            "raw": "registers",
            "clean": "registers"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "pop_w",
      "rel_url": "armv8-a/pop_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Pop.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "push.w",
      "architecture": "ARMv8-A",
      "full_name": "Push (Wide)",
      "summary": "Thumb-2 32-bit Push.",
      "syntax": "PUSH.W &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Store Multiple",
        "binary_pattern": "1110100100101101 | registers",
        "hex_opcode": "0xE92D0000",
        "visual_parts": [
          {
            "raw": "1110100100101101",
            "clean": "1110100100101101"
          },
          {
            "raw": "registers",
            "clean": "registers"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "push_w",
      "rel_url": "armv8-a/push_w/",
      "linked_summary": "Thumb-2 32-<a href=\"../../armv8-a/bit/\">bit</a> Push.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vaba",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Difference and Accumulate",
      "summary": "Computes absolute difference and adds to accumulator.",
      "syntax": "VABA&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0111 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000710",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vaba",
      "rel_url": "armv8-a/vaba/",
      "linked_summary": "Computes absolute difference <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Difference",
      "summary": "Computes absolute difference between elements.",
      "syntax": "VABD&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0111 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000700",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vabd",
      "rel_url": "armv8-a/vabd/",
      "linked_summary": "Computes absolute difference between elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Value",
      "summary": "Calculates absolute value of integer/float elements.",
      "syntax": "VABS&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 01 | Vd | 00110 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B10300",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vabs_2",
      "rel_url": "armv8-a/vabs_2/",
      "linked_summary": "Calculates absolute value of integer/float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add (Integer)",
      "summary": "Adds integer elements of two vectors.",
      "syntax": "VADD&lt;c&gt;.I&lt;size&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1000 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000800",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vadd_2",
      "rel_url": "armv8-a/vadd_2/",
      "linked_summary": "Adds integer elements of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vaddhn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add High Narrow",
      "summary": "Adds 2N-bit elements, selects high N-bits for result.",
      "syntax": "VADDHN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0100 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800400",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vaddhn",
      "rel_url": "armv8-a/vaddhn/",
      "linked_summary": "Adds 2N-<a href=\"../../armv8-a/bit/\">bit</a> elements, selects high N-bits for result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vaddl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add Long",
      "summary": "Adds N-bit elements, producing 2N-bit results.",
      "syntax": "VADDL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0000 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800000",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vaddl",
      "rel_url": "armv8-a/vaddl/",
      "linked_summary": "Adds N-<a href=\"../../armv8-a/bit/\">bit</a> elements, producing 2N-<a href=\"../../armv8-a/bit/\">bit</a> results.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vaddw",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add Wide",
      "summary": "Adds N-bit vector to 2N-bit vector.",
      "syntax": "VADDW&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0001 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800100",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Qn",
          "desc": "Src Wide"
        },
        {
          "name": "Dm",
          "desc": "Src Narrow"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vaddw",
      "rel_url": "armv8-a/vaddw/",
      "linked_summary": "Adds N-<a href=\"../../armv8-a/bit/\">bit</a> vector to 2N-<a href=\"../../armv8-a/bit/\">bit</a> vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vand",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise AND",
      "summary": "Bitwise AND of two vectors.",
      "syntax": "VAND&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 00 | 0 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000110",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vand",
      "rel_url": "armv8-a/vand/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbic",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise Bit Clear",
      "summary": "ANDs Vd with NOT of Vm (Vd & ~Vm).",
      "syntax": "VBIC&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 00 | 0 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2100110",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vbic",
      "rel_url": "armv8-a/vbic/",
      "linked_summary": "ANDs Vd with <a href=\"../../risc-v/not/\">NOT</a> of Vm (Vd & ~Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbif",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bit Insert False",
      "summary": "Inserts bits from Vm into Vd where Vn (mask) is 0.",
      "syntax": "VBIF&lt;c&gt; &lt;Qd&gt;, &lt;Qm&gt;, &lt;Qn&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 00 | 1 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3300110",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "Qn",
          "desc": "Mask"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vbif",
      "rel_url": "armv8-a/vbif/",
      "linked_summary": "Inserts bits from Vm into Vd where Vn (mask) is 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbit",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bit Insert True",
      "summary": "Inserts bits from Vm into Vd where Vn (mask) is 1.",
      "syntax": "VBIT&lt;c&gt; &lt;Qd&gt;, &lt;Qm&gt;, &lt;Qn&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 00 | 1 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3200110",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "Qn",
          "desc": "Mask"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vbit",
      "rel_url": "armv8-a/vbit/",
      "linked_summary": "Inserts bits from Vm into Vd where Vn (mask) is 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbsl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bit Select",
      "summary": "Selects bits from Vn or Vm based on Vd (mask).",
      "syntax": "VBSL&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 00 | 1 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3100110",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Mask"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vbsl",
      "rel_url": "armv8-a/vbsl/",
      "linked_summary": "Selects bits from Vn <a href=\"../../powerisa/or/\">or</a> Vm based on Vd (mask).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vceq",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Equal",
      "summary": "Sets destination bits to all 1s if elements equal, else 0s.",
      "syntax": "VCEQ&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1000 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000810",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vceq",
      "rel_url": "armv8-a/vceq/",
      "linked_summary": "Sets destination bits to all 1s if elements equal, else 0s.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcge",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Greater Than or Equal",
      "summary": "Compares elements (>=) and sets result mask.",
      "syntax": "VCGE&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0011 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000310",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcge",
      "rel_url": "armv8-a/vcge/",
      "linked_summary": "Compares elements (>=) <a href=\"../../armv8-a/and_6/\">and</a> sets result mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcgt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Greater Than",
      "summary": "Compares elements (>) and sets result mask.",
      "syntax": "VCGT&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000300",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcgt",
      "rel_url": "armv8-a/vcgt/",
      "linked_summary": "Compares elements (>) <a href=\"../../armv8-a/and_6/\">and</a> sets result mask.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcle",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Less Than or Equal",
      "summary": "Compares elements (<=). Alias for VCGE with swapped operands.",
      "syntax": "VCLE&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON Alias",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0011 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000310",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcle",
      "rel_url": "armv8-a/vcle/",
      "linked_summary": "Compares elements (<=). Alias for VCGE with swapped operands.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vclt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Less Than",
      "summary": "Compares elements (<). Alias for VCGT with swapped operands.",
      "syntax": "VCLT&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON Alias",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000300",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vclt",
      "rel_url": "armv8-a/vclt/",
      "linked_summary": "Compares elements (<). Alias for VCGT with swapped operands.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcls",
      "architecture": "ARMv8-A",
      "full_name": "Vector Count Leading Sign Bits",
      "summary": "Counts number of consecutive sign bits.",
      "syntax": "VCLS&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00200",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcls",
      "rel_url": "armv8-a/vcls/",
      "linked_summary": "Counts number of consecutive sign bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vclz",
      "architecture": "ARMv8-A",
      "full_name": "Vector Count Leading Zeros",
      "summary": "Counts number of consecutive zeros.",
      "syntax": "VCLZ&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00100 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3B00280",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vclz",
      "rel_url": "armv8-a/vclz/",
      "linked_summary": "Counts number of consecutive zeros.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcnt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Count Set Bits",
      "summary": "Population count (number of 1s) per byte.",
      "syntax": "VCNT&lt;c&gt;.8 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 00 | Vd | 00101 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00500",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vcnt",
      "rel_url": "armv8-a/vcnt/",
      "linked_summary": "Population count (number of 1s) per byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vdup",
      "architecture": "ARMv8-A",
      "full_name": "Vector Duplicate (Scalar)",
      "summary": "Duplicates a scalar value to all lanes of a vector.",
      "syntax": "VDUP&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dm[x]&gt;",
      "encoding": {
        "format": "NEON Scalar",
        "binary_pattern": "11110011 | 1 | D | 11 | imm4 | Vd | 11000 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3B00C00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Dm[x]",
          "desc": "Scalar"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vdup",
      "rel_url": "armv8-a/vdup/",
      "linked_summary": "Duplicates a scalar value to all lanes of a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "veor",
      "architecture": "ARMv8-A",
      "full_name": "Vector Exclusive OR",
      "summary": "Bitwise XOR of two vectors.",
      "syntax": "VEOR&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 00 | 0 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3000110",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "veor",
      "rel_url": "armv8-a/veor/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/xor/\">XOR</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vext",
      "architecture": "ARMv8-A",
      "full_name": "Vector Extract",
      "summary": "Extracts a new vector from a pair of vectors (Sliding window).",
      "syntax": "VEXT&lt;c&gt;.8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Extract",
        "binary_pattern": "11110010 | 10 | 11 | Vn | Vd | imm4 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2B00000",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Low Src"
        },
        {
          "name": "Qm",
          "desc": "High Src"
        },
        {
          "name": "imm",
          "desc": "Byte Offset"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vext",
      "rel_url": "armv8-a/vext/",
      "linked_summary": "Extracts a new vector from a pair of vectors (Sliding window).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vhadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Halving Add",
      "summary": "Add elements and shift right by 1 (Average).",
      "syntax": "VHADD&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0000 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000000",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vhadd",
      "rel_url": "armv8-a/vhadd/",
      "linked_summary": "Add elements <a href=\"../../armv8-a/and_6/\">and</a> shift right by 1 (Average).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vhsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Halving Subtract",
      "summary": "Subtract elements and shift right by 1.",
      "syntax": "VHSUB&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0010 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000200",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vhsub",
      "rel_url": "armv8-a/vhsub/",
      "linked_summary": "Subtract elements <a href=\"../../armv8-a/and_6/\">and</a> shift right by 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vld1",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Multiple (Single Element)",
      "summary": "Loads vector data from memory (interleaved or sequential).",
      "syntax": "VLD1&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Load",
        "binary_pattern": "11110100 | 0 | D | 10 | Rn | Vd | type | size | align | Rm",
        "hex_opcode": "0xF4200000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Dest Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vld1",
      "rel_url": "armv8-a/vld1/",
      "linked_summary": "Loads vector data from memory (interleaved <a href=\"../../powerisa/or/\">or</a> sequential).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vld2",
      "architecture": "ARMv8-A",
      "full_name": "Vector Load Multiple (2-Element Structure)",
      "summary": "De-interleaves 2 streams of data while loading.",
      "syntax": "VLD2&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Load",
        "binary_pattern": "11110100 | 0 | D | 10 | Rn | Vd | type | size | align | Rm",
        "hex_opcode": "0xF4200000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Dest Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vld2",
      "rel_url": "armv8-a/vld2/",
      "linked_summary": "De-interleaves 2 streams of data while loading.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmax",
      "architecture": "ARMv8-A",
      "full_name": "Vector Maximum",
      "summary": "Selects maximum value from elements.",
      "syntax": "VMAX&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0110 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000600",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmax",
      "rel_url": "armv8-a/vmax/",
      "linked_summary": "Selects maximum value from elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmin",
      "architecture": "ARMv8-A",
      "full_name": "Vector Minimum",
      "summary": "Selects minimum value from elements.",
      "syntax": "VMIN&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0110 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000610",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmin",
      "rel_url": "armv8-a/vmin/",
      "linked_summary": "Selects minimum value from elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply Accumulate",
      "summary": "Multiplies and adds to accumulator.",
      "syntax": "VMLA&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1001 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000900",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmla_1",
      "rel_url": "armv8-a/vmla_1/",
      "linked_summary": "Multiplies <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmls",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply Subtract",
      "summary": "Multiplies and subtracts from accumulator.",
      "syntax": "VMLS&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000910",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmls_1",
      "rel_url": "armv8-a/vmls_1/",
      "linked_summary": "Multiplies <a href=\"../../armv8-a/and_6/\">and</a> subtracts from accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Immediate)",
      "summary": "Moves immediate value into vector.",
      "syntax": "VMOV&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Imm",
        "binary_pattern": "11110010 | 1 | i | 0 | 000 | op | cmode | 0 | 0 | Vd | 1 | imm",
        "hex_opcode": "0xF2800010",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "i",
            "clean": "i"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "op",
            "clean": "op"
          },
          {
            "raw": "cmode",
            "clean": "cmode"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "imm",
            "clean": "imm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Value"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmov_4",
      "rel_url": "armv8-a/vmov_4/",
      "linked_summary": "Moves immediate value into vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmovl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move Long",
      "summary": "Copies N-bit elements to 2N-bit elements (Widening).",
      "syntax": "VMOVL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110010 | 1 | 0 | 00 | 0 | 0 | 1010 | 00 | Vd | 10100 | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800A10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "10100",
            "clean": "10100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dm",
          "desc": "Src Narrow"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmovl",
      "rel_url": "armv8-a/vmovl/",
      "linked_summary": "Copies N-<a href=\"../../armv8-a/bit/\">bit</a> elements to 2N-<a href=\"../../armv8-a/bit/\">bit</a> elements (Widening).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmovn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move Narrow",
      "summary": "Copies 2N-bit elements to N-bit elements (Narrowing).",
      "syntax": "VMOVN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00200",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qm",
          "desc": "Src Wide"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmovn",
      "rel_url": "armv8-a/vmovn/",
      "linked_summary": "Copies 2N-<a href=\"../../armv8-a/bit/\">bit</a> elements to N-<a href=\"../../armv8-a/bit/\">bit</a> elements (Narrowing).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply",
      "summary": "Multiplies elements.",
      "syntax": "VMUL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000910",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmul_1",
      "rel_url": "armv8-a/vmul_1/",
      "linked_summary": "Multiplies elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmull",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply Long",
      "summary": "Multiplies N-bit elements producing 2N-bit results.",
      "syntax": "VMULL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 1100 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800C00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmull",
      "rel_url": "armv8-a/vmull/",
      "linked_summary": "Multiplies N-<a href=\"../../armv8-a/bit/\">bit</a> elements producing 2N-<a href=\"../../armv8-a/bit/\">bit</a> results.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmvn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move NOT",
      "summary": "Moves bitwise inverse of immediate/register.",
      "syntax": "VMVN&lt;c&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 00 | 00 | Vd | 01011 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00580",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vmvn",
      "rel_url": "armv8-a/vmvn/",
      "linked_summary": "Moves bitwise inverse of immediate/register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vneg",
      "architecture": "ARMv8-A",
      "full_name": "Vector Negate",
      "summary": "Negates integer/float elements.",
      "syntax": "VNEG&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 01 | Vd | 00111 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B10380",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vneg_2",
      "rel_url": "armv8-a/vneg_2/",
      "linked_summary": "Negates integer/float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vorn",
      "architecture": "ARMv8-A",
      "full_name": "Vector OR NOT",
      "summary": "Bitwise OR with NOT (Vd = Vn | ~Vm).",
      "syntax": "VORN&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 00 | 1 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200110",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vorn",
      "rel_url": "armv8-a/vorn/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> with <a href=\"../../risc-v/not/\">NOT</a> (Vd = Vn | ~Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vorr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Logical OR",
      "summary": "Bitwise OR of two vectors.",
      "syntax": "VORR&lt;c&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 00 | 1 | Vn | Vd | 0001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200110",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vorr",
      "rel_url": "armv8-a/vorr/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pairwise Add",
      "summary": "Adds adjacent pairs of elements.",
      "syntax": "VPADD&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1011 | N | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2000B10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vpadd",
      "rel_url": "armv8-a/vpadd/",
      "linked_summary": "Adds adjacent pairs of elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmin",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pairwise Minimum",
      "summary": "Minimum of adjacent pairs.",
      "syntax": "VPMIN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1010 | N | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2000A10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vpmin",
      "rel_url": "armv8-a/vpmin/",
      "linked_summary": "Minimum of adjacent pairs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vpmax",
      "architecture": "ARMv8-A",
      "full_name": "Vector Pairwise Maximum",
      "summary": "Maximum of adjacent pairs.",
      "syntax": "VPMAX&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1010 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2000A00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vpmax",
      "rel_url": "armv8-a/vpmax/",
      "linked_summary": "Maximum of adjacent pairs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Add",
      "summary": "Adds elements with saturation.",
      "syntax": "VQADD&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0000 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000010",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqadd",
      "rel_url": "armv8-a/vqadd/",
      "linked_summary": "Adds elements with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Subtract",
      "summary": "Subtracts elements with saturation.",
      "syntax": "VQSUB&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0010 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000210",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqsub",
      "rel_url": "armv8-a/vqsub/",
      "linked_summary": "Subtracts elements with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrecpe",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reciprocal Estimate",
      "summary": "Estimates reciprocal (1/x).",
      "syntax": "VRECPE&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00100 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00400",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrecpe",
      "rel_url": "armv8-a/vrecpe/",
      "linked_summary": "Estimates reciprocal (1/x).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrsqrte",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reciprocal Square Root Estimate",
      "summary": "Estimates reciprocal square root (1/sqrt(x)).",
      "syntax": "VRSQRTE&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00100 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3B00480",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrsqrte",
      "rel_url": "armv8-a/vrsqrte/",
      "linked_summary": "Estimates reciprocal square root (1/sqrt(x)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrev16",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reverse 16",
      "summary": "Reverses bytes within 16-bit halfwords.",
      "syntax": "VREV16&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00010 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00100",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrev16",
      "rel_url": "armv8-a/vrev16/",
      "linked_summary": "Reverses bytes within 16-<a href=\"../../armv8-a/bit/\">bit</a> halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrev32",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reverse 32",
      "summary": "Reverses elements within 32-bit words.",
      "syntax": "VREV32&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00001 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00080",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrev32",
      "rel_url": "armv8-a/vrev32/",
      "linked_summary": "Reverses elements within 32-<a href=\"../../armv8-a/bit/\">bit</a> words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrev64",
      "architecture": "ARMv8-A",
      "full_name": "Vector Reverse 64",
      "summary": "Reverses elements within 64-bit doublewords.",
      "syntax": "VREV64&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 00 | Vd | 00000 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00000",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrev64",
      "rel_url": "armv8-a/vrev64/",
      "linked_summary": "Reverses elements within 64-<a href=\"../../armv8-a/bit/\">bit</a> doublewords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vshl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Left (Immediate)",
      "summary": "Shifts elements left.",
      "syntax": "VSHL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0101 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800510",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vshl",
      "rel_url": "armv8-a/vshl/",
      "linked_summary": "Shifts elements left.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vshr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Right (Immediate)",
      "summary": "Shifts elements right.",
      "syntax": "VSHR&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0000 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800010",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vshr",
      "rel_url": "armv8-a/vshr/",
      "linked_summary": "Shifts elements right.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vshrn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Right Narrow",
      "summary": "Shifts right and narrows result.",
      "syntax": "VSHRN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 1000 | 0 | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2800810",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qm",
          "desc": "Src Wide"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vshrn",
      "rel_url": "armv8-a/vshrn/",
      "linked_summary": "Shifts right <a href=\"../../armv8-a/and_6/\">and</a> narrows result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vst1",
      "architecture": "ARMv8-A",
      "full_name": "Vector Store Multiple (Single Element)",
      "summary": "Stores vector data to memory.",
      "syntax": "VST1&lt;c&gt;.&lt;size&gt; &lt;list&gt;, [&lt;Rn&gt;]{!}",
      "encoding": {
        "format": "NEON Store",
        "binary_pattern": "11110100 | 0 | D | 00 | Rn | Vd | type | size | align | Rm",
        "hex_opcode": "0xF4000000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "type",
            "clean": "type"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "align",
            "clean": "align"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "list",
          "desc": "Src Registers"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vst1",
      "rel_url": "armv8-a/vst1/",
      "linked_summary": "Stores vector data to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Subtract (Integer)",
      "summary": "Subtracts integer elements.",
      "syntax": "VSUB&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1000 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000810",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vsub_1",
      "rel_url": "armv8-a/vsub_1/",
      "linked_summary": "Subtracts integer elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vtbl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Table Lookup",
      "summary": "Look up elements in a vector table.",
      "syntax": "VTBL&lt;c&gt;.8 &lt;Dd&gt;, &lt;list&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON Table",
        "binary_pattern": "11110011 | 1 | D | 11 | Vn | Vd | 10 | len | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00800",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "len",
            "clean": "len"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "list",
          "desc": "Table"
        },
        {
          "name": "Dm",
          "desc": "Indices"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vtbl",
      "rel_url": "armv8-a/vtbl/",
      "linked_summary": "Look up elements <a href=\"../../x86/in/\">in</a> a vector table.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vtrn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Transpose",
      "summary": "Transposes elements of two vectors.",
      "syntax": "VTRN&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00001 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00080",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Src1"
        },
        {
          "name": "Qm",
          "desc": "Src2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vtrn",
      "rel_url": "armv8-a/vtrn/",
      "linked_summary": "Transposes elements of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vtst",
      "architecture": "ARMv8-A",
      "full_name": "Vector Test Bits",
      "summary": "Tests if any bits match (Vd = (Vn & Vm) != 0).",
      "syntax": "VTST&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1000 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000810",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vtst",
      "rel_url": "armv8-a/vtst/",
      "linked_summary": "Tests if any bits <a href=\"../../armv9-a/match_1/\">match</a> (Vd = (Vn & Vm) != 0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vuzp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unzip",
      "summary": "De-interleaves vectors.",
      "syntax": "VUZP&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00010 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00100",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Src1"
        },
        {
          "name": "Qm",
          "desc": "Src2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vuzp",
      "rel_url": "armv8-a/vuzp/",
      "linked_summary": "De-interleaves vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vzip",
      "architecture": "ARMv8-A",
      "full_name": "Vector Zip",
      "summary": "Interleaves vectors.",
      "syntax": "VZIP&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | sz | 10 | Vd | 00011 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B00180",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Src1"
        },
        {
          "name": "Qm",
          "desc": "Src2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vzip",
      "rel_url": "armv8-a/vzip/",
      "linked_summary": "Interleaves vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adc",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry",
      "summary": "Adds two register values and the Carry flag.",
      "syntax": "ADC &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing (3-source)",
        "binary_pattern": "00011010 | 000 | Wm | 000000 | Wn | Wd",
        "hex_opcode": "0x1A000000",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest (32-bit)"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adc",
      "rel_url": "armv8-a/adc/",
      "linked_summary": "Adds two register values <a href=\"../../armv8-a/and_6/\">and</a> the Carry flag.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adc",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry (64-bit)",
      "summary": "Adds two 64-bit register values and the Carry flag.",
      "syntax": "ADC &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing (3-source)",
        "binary_pattern": "10011010 | 000 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0x9A000000",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest (64-bit)"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adc_1",
      "rel_url": "armv8-a/adc_1/",
      "linked_summary": "Adds two 64-<a href=\"../../armv8-a/bit/\">bit</a> register values <a href=\"../../armv8-a/and_6/\">and</a> the Carry flag.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adcs",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry and Set Flags",
      "summary": "Adds two register values and Carry, updating NZCV flags.",
      "syntax": "ADCS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing (3-source)",
        "binary_pattern": "00111010 | 000 | Wm | 000000 | Wn | Wd",
        "hex_opcode": "0x3A000000",
        "visual_parts": [
          {
            "raw": "00111010",
            "clean": "00111010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adcs",
      "rel_url": "armv8-a/adcs/",
      "linked_summary": "Adds two register values <a href=\"../../armv8-a/and_6/\">and</a> Carry, updating NZCV flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adcs",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry and Set Flags (64-bit)",
      "summary": "Adds two 64-bit register values and Carry, updating NZCV flags.",
      "syntax": "ADCS &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing (3-source)",
        "binary_pattern": "10111010 | 000 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0xBA000000",
        "visual_parts": [
          {
            "raw": "10111010",
            "clean": "10111010"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adcs_1",
      "rel_url": "armv8-a/adcs_1/",
      "linked_summary": "Adds two 64-<a href=\"../../armv8-a/bit/\">bit</a> register values <a href=\"../../armv8-a/and_6/\">and</a> Carry, updating NZCV flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Extended Register)",
      "summary": "Adds a register value and a sign/zero-extended register value.",
      "syntax": "ADD &lt;Wd|Wsp&gt;, &lt;Wn|Wsp&gt;, &lt;Wm&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "00001011 | 001 | Wm | option | imm3 | Wn | Wd",
        "hex_opcode": "0x0B200000",
        "visual_parts": [
          {
            "raw": "00001011",
            "clean": "00001011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        },
        {
          "name": "extend",
          "desc": "Extension type"
        }
      ],
      "extension": "Base",
      "slug": "add",
      "rel_url": "armv8-a/add/",
      "linked_summary": "Adds a register value <a href=\"../../armv8-a/and_6/\">and</a> a sign/<a href=\"../../armv9-a/zero_2/\">zero</a>-extended register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Extended Register 64-bit)",
      "summary": "Adds a 64-bit register and an extended register value.",
      "syntax": "ADD &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "10001011 | 001 | Rm | option | imm3 | Xn | Xd",
        "hex_opcode": "0x8B200000",
        "visual_parts": [
          {
            "raw": "10001011",
            "clean": "10001011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "add_1",
      "rel_url": "armv8-a/add_1/",
      "linked_summary": "Adds a 64-<a href=\"../../armv8-a/bit/\">bit</a> register <a href=\"../../armv8-a/and_6/\">and</a> an extended register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Immediate)",
      "summary": "Adds a register value and an immediate value.",
      "syntax": "ADD &lt;Wd|Wsp&gt;, &lt;Wn|Wsp&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "00010001 | sh | imm12 | Wn | Wd",
        "hex_opcode": "0x11000000",
        "visual_parts": [
          {
            "raw": "00010001",
            "clean": "00010001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Immediate (12-bit)"
        }
      ],
      "extension": "Base",
      "slug": "add_2",
      "rel_url": "armv8-a/add_2/",
      "linked_summary": "Adds a register value <a href=\"../../armv8-a/and_6/\">and</a> an immediate value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Immediate 64-bit)",
      "summary": "Adds a 64-bit register value and an immediate value.",
      "syntax": "ADD &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "10010001 | sh | imm12 | Xn | Xd",
        "hex_opcode": "0x91000000",
        "visual_parts": [
          {
            "raw": "10010001",
            "clean": "10010001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Immediate"
        }
      ],
      "extension": "Base",
      "slug": "add_3",
      "rel_url": "armv8-a/add_3/",
      "linked_summary": "Adds a 64-<a href=\"../../armv8-a/bit/\">bit</a> register value <a href=\"../../armv8-a/and_6/\">and</a> an immediate value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Shifted Register)",
      "summary": "Adds a register value and a shifted register value.",
      "syntax": "ADD &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "00001011 | 000 | Wm | imm6 | Wn | Wd",
        "hex_opcode": "0x0B000000",
        "visual_parts": [
          {
            "raw": "00001011",
            "clean": "00001011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "add_4",
      "rel_url": "armv8-a/add_4/",
      "linked_summary": "Adds a register value <a href=\"../../armv8-a/and_6/\">and</a> a shifted register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (Shifted Register 64-bit)",
      "summary": "Adds a 64-bit register value and a shifted register value.",
      "syntax": "ADD &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "10001011 | 000 | Xm | imm6 | Xn | Xd",
        "hex_opcode": "0x8B000000",
        "visual_parts": [
          {
            "raw": "10001011",
            "clean": "10001011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "add_5",
      "rel_url": "armv8-a/add_5/",
      "linked_summary": "Adds a 64-<a href=\"../../armv8-a/bit/\">bit</a> register value <a href=\"../../armv8-a/and_6/\">and</a> a shifted register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Extended Register)",
      "summary": "Adds and updates flags (Extended Register).",
      "syntax": "ADDS &lt;Wd&gt;, &lt;Wn|Wsp&gt;, &lt;Wm&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "00101011 | 001 | Wm | option | imm3 | Wn | Wd",
        "hex_opcode": "0x2B200000",
        "visual_parts": [
          {
            "raw": "00101011",
            "clean": "00101011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adds",
      "rel_url": "armv8-a/adds/",
      "linked_summary": "Adds <a href=\"../../armv8-a/and_6/\">and</a> updates flags (Extended Register).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Extended Register 64-bit)",
      "summary": "Adds and updates flags (Extended Register 64-bit).",
      "syntax": "ADDS &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; {#&lt;amount&gt;}}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "10101011 | 001 | Rm | option | imm3 | Xn | Xd",
        "hex_opcode": "0xAB200000",
        "visual_parts": [
          {
            "raw": "10101011",
            "clean": "10101011"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adds_1",
      "rel_url": "armv8-a/adds_1/",
      "linked_summary": "Adds <a href=\"../../armv8-a/and_6/\">and</a> updates flags (Extended Register 64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Immediate)",
      "summary": "Adds immediate and updates flags.",
      "syntax": "ADDS &lt;Wd&gt;, &lt;Wn|Wsp&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "00110001 | sh | imm12 | Wn | Wd",
        "hex_opcode": "0x31000000",
        "visual_parts": [
          {
            "raw": "00110001",
            "clean": "00110001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "adds_2",
      "rel_url": "armv8-a/adds_2/",
      "linked_summary": "Adds immediate <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Immediate 64-bit)",
      "summary": "Adds immediate and updates flags (64-bit).",
      "syntax": "ADDS &lt;Xd&gt;, &lt;Xn|SP&gt;, #&lt;imm&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "10110001 | sh | imm12 | Xn | Xd",
        "hex_opcode": "0xB1000000",
        "visual_parts": [
          {
            "raw": "10110001",
            "clean": "10110001"
          },
          {
            "raw": "sh",
            "clean": "sh"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "adds_3",
      "rel_url": "armv8-a/adds_3/",
      "linked_summary": "Adds immediate <a href=\"../../armv8-a/and_6/\">and</a> updates flags (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Shifted Register)",
      "summary": "Adds shifted register and updates flags.",
      "syntax": "ADDS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "00101011 | 000 | Wm | imm6 | Wn | Wd",
        "hex_opcode": "0x2B000000",
        "visual_parts": [
          {
            "raw": "00101011",
            "clean": "00101011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Wm",
            "clean": "Wm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Wn",
            "clean": "Wn"
          },
          {
            "raw": "Wd",
            "clean": "Wd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adds_4",
      "rel_url": "armv8-a/adds_4/",
      "linked_summary": "Adds shifted register <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adds",
      "architecture": "ARMv8-A",
      "full_name": "Add and Set Flags (Shifted Register 64-bit)",
      "summary": "Adds shifted register and updates flags (64-bit).",
      "syntax": "ADDS &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "10101011 | 000 | Xm | imm6 | Xn | Xd",
        "hex_opcode": "0xAB000000",
        "visual_parts": [
          {
            "raw": "10101011",
            "clean": "10101011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "adds_5",
      "rel_url": "armv8-a/adds_5/",
      "linked_summary": "Adds shifted register <a href=\"../../armv8-a/and_6/\">and</a> updates flags (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adr",
      "architecture": "ARMv8-A",
      "full_name": "Form PC-relative Address",
      "summary": "Calculates the address of a label (PC +/- 1MB range).",
      "syntax": "ADR &lt;Xd&gt;, &lt;label&gt;",
      "encoding": {
        "format": "PC-rel",
        "binary_pattern": "0 | immlo | 10000 | immhi | Rd",
        "hex_opcode": "0x10000000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "immlo",
            "clean": "immlo"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "immhi",
            "clean": "immhi"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "adr",
      "rel_url": "armv8-a/adr/",
      "linked_summary": "Calculates the address of a label (PC +/- 1MB range).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adrp",
      "architecture": "ARMv8-A",
      "full_name": "Form PC-relative Address to 4KB Page",
      "summary": "Calculates page address of a label (PC +/- 4GB range).",
      "syntax": "ADRP &lt;Xd&gt;, &lt;label&gt;",
      "encoding": {
        "format": "PC-rel",
        "binary_pattern": "1 | immlo | 10000 | immhi | Rd",
        "hex_opcode": "0x90000000",
        "visual_parts": [
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "immlo",
            "clean": "immlo"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "immhi",
            "clean": "immhi"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "adrp",
      "rel_url": "armv8-a/adrp/",
      "linked_summary": "Calculates page address of a label (PC +/- 4GB range).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (Immediate)",
      "summary": "Bitwise AND with logical immediate.",
      "syntax": "AND &lt;Wd|Wsp&gt;, &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "00010010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0x12000000",
        "visual_parts": [
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Logical Imm"
        }
      ],
      "extension": "Base",
      "slug": "and",
      "rel_url": "armv8-a/and/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> with logical immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (Immediate 64-bit)",
      "summary": "Bitwise AND with logical immediate (64-bit).",
      "syntax": "AND &lt;Xd|SP&gt;, &lt;Xn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "10010010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0x92000000",
        "visual_parts": [
          {
            "raw": "10010010",
            "clean": "10010010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Logical Imm"
        }
      ],
      "extension": "Base",
      "slug": "and_1",
      "rel_url": "armv8-a/and_1/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> with logical immediate (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (Shifted Register)",
      "summary": "Bitwise AND with shifted register.",
      "syntax": "AND &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "00001010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x0A000000",
        "visual_parts": [
          {
            "raw": "00001010",
            "clean": "00001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "and_2",
      "rel_url": "armv8-a/and_2/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> with shifted register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (Shifted Register 64-bit)",
      "summary": "Bitwise AND with shifted register (64-bit).",
      "syntax": "AND &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "10001010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x8A000000",
        "visual_parts": [
          {
            "raw": "10001010",
            "clean": "10001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "and_3",
      "rel_url": "armv8-a/and_3/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> with shifted register (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ands",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND and Set Flags (Immediate)",
      "summary": "Bitwise AND immediate, updates flags.",
      "syntax": "ANDS &lt;Wd&gt;, &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "01110010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0x72000000",
        "visual_parts": [
          {
            "raw": "01110010",
            "clean": "01110010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "ands",
      "rel_url": "armv8-a/ands/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> immediate, updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ands",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND and Set Flags (Immediate 64-bit)",
      "summary": "Bitwise AND immediate, updates flags (64-bit).",
      "syntax": "ANDS &lt;Xd&gt;, &lt;Xn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "11110010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0xF2000000",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "ands_1",
      "rel_url": "armv8-a/ands_1/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> immediate, updates flags (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ands",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND and Set Flags (Shifted Register)",
      "summary": "Bitwise AND shifted register, updates flags.",
      "syntax": "ANDS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "01101010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x6A000000",
        "visual_parts": [
          {
            "raw": "01101010",
            "clean": "01101010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "ands_2",
      "rel_url": "armv8-a/ands_2/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> shifted register, updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ands",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND and Set Flags (Shifted Register 64-bit)",
      "summary": "Bitwise AND shifted register, updates flags (64-bit).",
      "syntax": "ANDS &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "11101010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0xEA000000",
        "visual_parts": [
          {
            "raw": "11101010",
            "clean": "11101010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "ands_3",
      "rel_url": "armv8-a/ands_3/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> shifted register, updates flags (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "Arithmetic Shift Right (Immediate)",
      "summary": "Arithmetic shift right by immediate.",
      "syntax": "ASR &lt;Wd&gt;, &lt;Wn&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "00010011 | 00 | immr | imms | Rn | Rd",
        "hex_opcode": "0x13000000",
        "visual_parts": [
          {
            "raw": "00010011",
            "clean": "00010011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "asr",
      "rel_url": "armv8-a/asr/",
      "linked_summary": "Arithmetic shift right by immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "Arithmetic Shift Right (Immediate 64-bit)",
      "summary": "Arithmetic shift right by immediate (64-bit).",
      "syntax": "ASR &lt;Xd&gt;, &lt;Xn&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "Data Processing (Immediate)",
        "binary_pattern": "10010011 | 00 | immr | imms | Rn | Rd",
        "hex_opcode": "0x93000000",
        "visual_parts": [
          {
            "raw": "10010011",
            "clean": "10010011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "asr_1",
      "rel_url": "armv8-a/asr_1/",
      "linked_summary": "Arithmetic shift right by immediate (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "Arithmetic Shift Right (Register)",
      "summary": "Arithmetic shift right by register value.",
      "syntax": "ASR &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "00011010 | 110 | Rm | 001010 | Rn | Rd",
        "hex_opcode": "0x1AC02800",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "Wm",
          "desc": "Shift Reg"
        }
      ],
      "extension": "Base",
      "slug": "asr_2",
      "rel_url": "armv8-a/asr_2/",
      "linked_summary": "Arithmetic shift right by register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "Arithmetic Shift Right (Register 64-bit)",
      "summary": "Arithmetic shift right by register value (64-bit).",
      "syntax": "ASR &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing (Register)",
        "binary_pattern": "10011010 | 110 | Rm | 001010 | Rn | Rd",
        "hex_opcode": "0x9AC02800",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "Xm",
          "desc": "Shift Reg"
        }
      ],
      "extension": "Base",
      "slug": "asr_3",
      "rel_url": "armv8-a/asr_3/",
      "linked_summary": "Arithmetic shift right by register value (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "b",
      "architecture": "ARMv8-A",
      "full_name": "Branch",
      "summary": "Unconditional branch to label.",
      "syntax": "B &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "000101 | imm26",
        "hex_opcode": "0x14000000",
        "visual_parts": [
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "imm26",
            "clean": "imm26"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "b",
      "rel_url": "armv8-a/b/",
      "linked_summary": "Unconditional branch to label.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "b.cond",
      "architecture": "ARMv8-A",
      "full_name": "Branch Conditional",
      "summary": "Branch if condition is met (e.g., B.EQ, B.NE).",
      "syntax": "B.cond &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "01010100 | imm19 | 0 | cond",
        "hex_opcode": "0x54000000",
        "visual_parts": [
          {
            "raw": "01010100",
            "clean": "01010100"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "cond",
            "clean": "cond"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "b_cond",
      "rel_url": "armv8-a/b_cond/",
      "linked_summary": "Branch if condition is met (e.g., B.EQ, B.NE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfm",
      "architecture": "ARMv8-A",
      "full_name": "Bitfield Move",
      "summary": "Moves a bitfield from source to destination.",
      "syntax": "BFM &lt;Wd&gt;, &lt;Wn&gt;, #&lt;immr&gt;, #&lt;imms&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "00110011 | 0 | immr | imms | Rn | Rd",
        "hex_opcode": "0x33000000",
        "visual_parts": [
          {
            "raw": "00110011",
            "clean": "00110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "immr",
          "desc": "Rotate"
        },
        {
          "name": "imms",
          "desc": "Size"
        }
      ],
      "extension": "Base",
      "slug": "bfm",
      "rel_url": "armv8-a/bfm/",
      "linked_summary": "Moves a bitfield from source to destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfm",
      "architecture": "ARMv8-A",
      "full_name": "Bitfield Move (64-bit)",
      "summary": "Moves a bitfield from source to destination (64-bit).",
      "syntax": "BFM &lt;Xd&gt;, &lt;Xn&gt;, #&lt;immr&gt;, #&lt;imms&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "10110011 | 1 | immr | imms | Rn | Rd",
        "hex_opcode": "0xB3400000",
        "visual_parts": [
          {
            "raw": "10110011",
            "clean": "10110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src"
        },
        {
          "name": "immr",
          "desc": "Rotate"
        },
        {
          "name": "imms",
          "desc": "Size"
        }
      ],
      "extension": "Base",
      "slug": "bfm_1",
      "rel_url": "armv8-a/bfm_1/",
      "linked_summary": "Moves a bitfield from source to destination (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Bit Clear (Shifted Register)",
      "summary": "ANDs register with NOT of shifted register (AND NOT).",
      "syntax": "BIC &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "00001010 | 01 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x0A200000",
        "visual_parts": [
          {
            "raw": "00001010",
            "clean": "00001010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "bic",
      "rel_url": "armv8-a/bic/",
      "linked_summary": "ANDs register with <a href=\"../../risc-v/not/\">NOT</a> of shifted register (<a href=\"../../risc-v/and/\">AND</a> <a href=\"../../risc-v/not/\">NOT</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Bit Clear (Shifted Register 64-bit)",
      "summary": "ANDs register with NOT of shifted register (64-bit).",
      "syntax": "BIC &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "10001010 | 01 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x8A200000",
        "visual_parts": [
          {
            "raw": "10001010",
            "clean": "10001010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "bic_1",
      "rel_url": "armv8-a/bic_1/",
      "linked_summary": "ANDs register with <a href=\"../../risc-v/not/\">NOT</a> of shifted register (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bics",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Bit Clear and Set Flags",
      "summary": "Performs BIC and updates flags.",
      "syntax": "BICS &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "01101010 | 01 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x6A200000",
        "visual_parts": [
          {
            "raw": "01101010",
            "clean": "01101010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "bics",
      "rel_url": "armv8-a/bics/",
      "linked_summary": "Performs BIC <a href=\"../../armv8-a/and_6/\">and</a> updates flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bics",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Bit Clear and Set Flags (64-bit)",
      "summary": "Performs BIC and updates flags (64-bit).",
      "syntax": "BICS &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "11101010 | 01 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0xEA200000",
        "visual_parts": [
          {
            "raw": "11101010",
            "clean": "11101010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "bics_1",
      "rel_url": "armv8-a/bics_1/",
      "linked_summary": "Performs BIC <a href=\"../../armv8-a/and_6/\">and</a> updates flags (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bl",
      "architecture": "ARMv8-A",
      "full_name": "Branch with Link",
      "summary": "Function call. Branches to label and stores return address in LR (X30).",
      "syntax": "BL &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "100101 | imm26",
        "hex_opcode": "0x94000000",
        "visual_parts": [
          {
            "raw": "100101",
            "clean": "100101"
          },
          {
            "raw": "imm26",
            "clean": "imm26"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "bl",
      "rel_url": "armv8-a/bl/",
      "linked_summary": "Function <a href=\"../../x86/call/\">call</a>. Branches to label <a href=\"../../armv8-a/and_6/\">and</a> stores return address <a href=\"../../x86/in/\">in</a> LR (X30).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "blr",
      "architecture": "ARMv8-A",
      "full_name": "Branch with Link to Register",
      "summary": "Indirect function call. Branches to address in Xn and stores return in LR.",
      "syntax": "BLR &lt;Xn&gt;",
      "encoding": {
        "format": "Branch (Reg)",
        "binary_pattern": "11010110 | 00111111 | 000000 | Rn | 00000",
        "hex_opcode": "0xD63F0000",
        "visual_parts": [
          {
            "raw": "11010110",
            "clean": "11010110"
          },
          {
            "raw": "00111111",
            "clean": "00111111"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Target Address"
        }
      ],
      "extension": "Base",
      "slug": "blr",
      "rel_url": "armv8-a/blr/",
      "linked_summary": "Indirect function <a href=\"../../x86/call/\">call</a>. Branches to address <a href=\"../../x86/in/\">in</a> Xn <a href=\"../../armv8-a/and_6/\">and</a> stores return <a href=\"../../x86/in/\">in</a> LR.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "br",
      "architecture": "ARMv8-A",
      "full_name": "Branch to Register",
      "summary": "Indirect branch to address in Xn.",
      "syntax": "BR &lt;Xn&gt;",
      "encoding": {
        "format": "Branch (Reg)",
        "binary_pattern": "11010110 | 00011111 | 000000 | Rn | 00000",
        "hex_opcode": "0xD61F0000",
        "visual_parts": [
          {
            "raw": "11010110",
            "clean": "11010110"
          },
          {
            "raw": "00011111",
            "clean": "00011111"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Target Address"
        }
      ],
      "extension": "Base",
      "slug": "br",
      "rel_url": "armv8-a/br/",
      "linked_summary": "Indirect branch to address <a href=\"../../x86/in/\">in</a> Xn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brk",
      "architecture": "ARMv8-A",
      "full_name": "Breakpoint",
      "summary": "Generates a Breakpoint instruction exception.",
      "syntax": "BRK #&lt;imm&gt;",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 001 | imm16 | 00000",
        "hex_opcode": "0xD4200000",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID (16-bit)"
        }
      ],
      "extension": "Base",
      "slug": "brk",
      "rel_url": "armv8-a/brk/",
      "linked_summary": "Generates a Breakpoint instruction exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbnz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Not Zero",
      "summary": "Branches if register is not zero.",
      "syntax": "CBNZ &lt;Wt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "00110101 | imm19 | Rt",
        "hex_opcode": "0x35000000",
        "visual_parts": [
          {
            "raw": "00110101",
            "clean": "00110101"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Reg"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "cbnz",
      "rel_url": "armv8-a/cbnz/",
      "linked_summary": "Branches if register is <a href=\"../../armv8-a/not_1/\">not</a> <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbnz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Not Zero (64-bit)",
      "summary": "Branches if 64-bit register is not zero.",
      "syntax": "CBNZ &lt;Xt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "10110101 | imm19 | Rt",
        "hex_opcode": "0xB5000000",
        "visual_parts": [
          {
            "raw": "10110101",
            "clean": "10110101"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Reg"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "cbnz_1",
      "rel_url": "armv8-a/cbnz_1/",
      "linked_summary": "Branches if 64-<a href=\"../../armv8-a/bit/\">bit</a> register is <a href=\"../../armv8-a/not_1/\">not</a> <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Zero",
      "summary": "Branches if register is zero.",
      "syntax": "CBZ &lt;Wt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "00110100 | imm19 | Rt",
        "hex_opcode": "0x34000000",
        "visual_parts": [
          {
            "raw": "00110100",
            "clean": "00110100"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Reg"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "cbz",
      "rel_url": "armv8-a/cbz/",
      "linked_summary": "Branches if register is <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Zero (64-bit)",
      "summary": "Branches if 64-bit register is zero.",
      "syntax": "CBZ &lt;Xt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "10110100 | imm19 | Rt",
        "hex_opcode": "0xB4000000",
        "visual_parts": [
          {
            "raw": "10110100",
            "clean": "10110100"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Reg"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "cbz_1",
      "rel_url": "armv8-a/cbz_1/",
      "linked_summary": "Branches if 64-<a href=\"../../armv8-a/bit/\">bit</a> register is <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ccmn",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Compare Negative (Immediate)",
      "summary": "Compares register with negative immediate if condition is true.",
      "syntax": "CCMN &lt;Wn&gt;, #&lt;imm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Comp",
        "binary_pattern": "00111010 | 010 | imm5 | cond | 1 | 0 | Rn | 0 | nzcv",
        "hex_opcode": "0x3A400800",
        "visual_parts": [
          {
            "raw": "00111010",
            "clean": "00111010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Reg"
        },
        {
          "name": "imm",
          "desc": "Imm"
        },
        {
          "name": "nzcv",
          "desc": "Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "ccmn",
      "rel_url": "armv8-a/ccmn/",
      "linked_summary": "Compares register with negative immediate if condition is true.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ccmn",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Compare Negative (Immediate 64-bit)",
      "summary": "Compares 64-bit register with negative immediate if condition is true.",
      "syntax": "CCMN &lt;Xn&gt;, #&lt;imm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Comp",
        "binary_pattern": "10111010 | 010 | imm5 | cond | 1 | 0 | Rn | 0 | nzcv",
        "hex_opcode": "0xBA400800",
        "visual_parts": [
          {
            "raw": "10111010",
            "clean": "10111010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Xn",
          "desc": "Reg"
        },
        {
          "name": "imm",
          "desc": "Imm"
        },
        {
          "name": "nzcv",
          "desc": "Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "ccmn_1",
      "rel_url": "armv8-a/ccmn_1/",
      "linked_summary": "Compares 64-<a href=\"../../armv8-a/bit/\">bit</a> register with negative immediate if condition is true.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ccmn",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Compare Negative (Register)",
      "summary": "Compares two registers (negated) if condition is true.",
      "syntax": "CCMN &lt;Wn&gt;, &lt;Wm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Comp",
        "binary_pattern": "00111010 | 010 | Rm | cond | 0 | 0 | Rn | 0 | nzcv",
        "hex_opcode": "0x3A400000",
        "visual_parts": [
          {
            "raw": "00111010",
            "clean": "00111010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Reg 1"
        },
        {
          "name": "Wm",
          "desc": "Reg 2"
        },
        {
          "name": "nzcv",
          "desc": "Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "ccmn_2",
      "rel_url": "armv8-a/ccmn_2/",
      "linked_summary": "Compares two registers (negated) if condition is true.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ccmp",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Compare (Immediate)",
      "summary": "Compares register with immediate if condition is true.",
      "syntax": "CCMP &lt;Wn&gt;, #&lt;imm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Comp",
        "binary_pattern": "01111010 | 010 | imm5 | cond | 1 | 0 | Rn | 0 | nzcv",
        "hex_opcode": "0x7A400800",
        "visual_parts": [
          {
            "raw": "01111010",
            "clean": "01111010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Reg"
        },
        {
          "name": "imm",
          "desc": "Imm"
        },
        {
          "name": "nzcv",
          "desc": "Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "ccmp",
      "rel_url": "armv8-a/ccmp/",
      "linked_summary": "Compares register with immediate if condition is true.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ccmp",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Compare (Register)",
      "summary": "Compares two registers if condition is true.",
      "syntax": "CCMP &lt;Wn&gt;, &lt;Wm&gt;, #&lt;nzcv&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Comp",
        "binary_pattern": "01111010 | 010 | Rm | cond | 0 | 0 | Rn | 0 | nzcv",
        "hex_opcode": "0x7A400000",
        "visual_parts": [
          {
            "raw": "01111010",
            "clean": "01111010"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "nzcv",
            "clean": "nzcv"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Reg 1"
        },
        {
          "name": "Wm",
          "desc": "Reg 2"
        },
        {
          "name": "nzcv",
          "desc": "Flags"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "ccmp_1",
      "rel_url": "armv8-a/ccmp_1/",
      "linked_summary": "Compares two registers if condition is true.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cinc",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Increment",
      "summary": "Increment register if condition is true, else copy. (Alias for CSINC)",
      "syntax": "CINC &lt;Wd&gt;, &lt;Wn&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "00011010 | 100 | Rm | cond | 0 | 1 | Rn | Rd",
        "hex_opcode": "0x1A800400",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "cinc",
      "rel_url": "armv8-a/cinc/",
      "linked_summary": "Increment register if condition is true, else <a href=\"../../powerisa/copy/\">copy</a>. (Alias for CSINC)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cinv",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Invert",
      "summary": "Invert register bits if condition is true, else copy. (Alias for CSINV)",
      "syntax": "CINV &lt;Wd&gt;, &lt;Wn&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "01011010 | 100 | Rm | cond | 0 | 0 | Rn | Rd",
        "hex_opcode": "0x5A800000",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "cinv",
      "rel_url": "armv8-a/cinv/",
      "linked_summary": "Invert register bits if condition is true, else <a href=\"../../powerisa/copy/\">copy</a>. (Alias for CSINV)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cls",
      "architecture": "ARMv8-A",
      "full_name": "Count Leading Sign Bits",
      "summary": "Counts number of consecutive sign bits.",
      "syntax": "CLS &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 110 | 00000 | 001010 | Rn | Rd",
        "hex_opcode": "0x5AC01400",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "cls",
      "rel_url": "armv8-a/cls/",
      "linked_summary": "Counts number of consecutive sign bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clz",
      "architecture": "ARMv8-A",
      "full_name": "Count Leading Zeros",
      "summary": "Counts number of consecutive zeros.",
      "syntax": "CLZ &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 110 | 00000 | 001000 | Rn | Rd",
        "hex_opcode": "0x5AC01000",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        }
      ],
      "extension": "Base",
      "slug": "clz",
      "rel_url": "armv8-a/clz/",
      "linked_summary": "Counts number of consecutive zeros.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmn",
      "architecture": "ARMv8-A",
      "full_name": "Compare Negative (Immediate)",
      "summary": "Adds register and immediate, updates flags (discard result). (Alias for ADDS)",
      "syntax": "CMN &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00110001 | 00 | imm12 | Rn | 11111",
        "hex_opcode": "0x3100001F",
        "visual_parts": [
          {
            "raw": "00110001",
            "clean": "00110001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "cmn",
      "rel_url": "armv8-a/cmn/",
      "linked_summary": "Adds register <a href=\"../../armv8-a/and_6/\">and</a> immediate, updates flags (discard result). (Alias for ADDS)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmp",
      "architecture": "ARMv8-A",
      "full_name": "Compare (Immediate)",
      "summary": "Subtracts immediate from register, updates flags (discard result). (Alias for SUBS)",
      "syntax": "CMP &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01110001 | 00 | imm12 | Rn | 11111",
        "hex_opcode": "0x7100001F",
        "visual_parts": [
          {
            "raw": "01110001",
            "clean": "01110001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "cmp",
      "rel_url": "armv8-a/cmp/",
      "linked_summary": "Subtracts immediate from register, updates flags (discard result). (Alias for SUBS)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cneg",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Negate",
      "summary": "Negate register if condition is true, else copy. (Alias for CSNEG)",
      "syntax": "CNEG &lt;Wd&gt;, &lt;Wn&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "01001010 | 100 | Rm | cond | 0 | 1 | Rn | Rd",
        "hex_opcode": "0x4A800400",
        "visual_parts": [
          {
            "raw": "01001010",
            "clean": "01001010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "cneg",
      "rel_url": "armv8-a/cneg/",
      "linked_summary": "Negate register if condition is true, else <a href=\"../../powerisa/copy/\">copy</a>. (Alias for CSNEG)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csel",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Select",
      "summary": "Selects between two registers based on condition.",
      "syntax": "CSEL &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "00011010 | 100 | Rm | cond | 0 | 0 | Rn | Rd",
        "hex_opcode": "0x1A800000",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "True Src"
        },
        {
          "name": "Wm",
          "desc": "False Src"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "csel",
      "rel_url": "armv8-a/csel/",
      "linked_summary": "Selects between two registers based on condition.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cset",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Set",
      "summary": "Sets register to 1 if condition true, else 0. (Alias for CSINC)",
      "syntax": "CSET &lt;Wd&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "00011010 | 100 | 11111 | cond | 0 | 1 | 11111 | Rd",
        "hex_opcode": "0x1A9F07E0",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "Base",
      "slug": "cset",
      "rel_url": "armv8-a/cset/",
      "linked_summary": "Sets register to 1 if condition true, else 0. (Alias for CSINC)",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csinc",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Select Increment",
      "summary": "Selects Wn if cond true, else (Wm + 1).",
      "syntax": "CSINC &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "00011010 | 100 | Rm | cond | 0 | 1 | Rn | Rd",
        "hex_opcode": "0x1A800400",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "True Src"
        },
        {
          "name": "Wm",
          "desc": "False Src"
        },
        {
          "name": "cond",
          "desc": "Cond"
        }
      ],
      "extension": "Base",
      "slug": "csinc",
      "rel_url": "armv8-a/csinc/",
      "linked_summary": "Selects Wn if cond true, else (Wm + 1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csinv",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Select Invert",
      "summary": "Selects Wn if cond true, else NOT Wm.",
      "syntax": "CSINV &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "01011010 | 100 | Rm | cond | 0 | 0 | Rn | Rd",
        "hex_opcode": "0x5A800000",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "True Src"
        },
        {
          "name": "Wm",
          "desc": "False Src"
        },
        {
          "name": "cond",
          "desc": "Cond"
        }
      ],
      "extension": "Base",
      "slug": "csinv",
      "rel_url": "armv8-a/csinv/",
      "linked_summary": "Selects Wn if cond true, else <a href=\"../../risc-v/not/\">NOT</a> Wm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csneg",
      "architecture": "ARMv8-A",
      "full_name": "Conditional Select Negate",
      "summary": "Selects Wn if cond true, else -Wm.",
      "syntax": "CSNEG &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, &lt;cond&gt;",
      "encoding": {
        "format": "Cond Select",
        "binary_pattern": "01001010 | 100 | Rm | cond | 0 | 1 | Rn | Rd",
        "hex_opcode": "0x4A800400",
        "visual_parts": [
          {
            "raw": "01001010",
            "clean": "01001010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "True Src"
        },
        {
          "name": "Wm",
          "desc": "False Src"
        },
        {
          "name": "cond",
          "desc": "Cond"
        }
      ],
      "extension": "Base",
      "slug": "csneg",
      "rel_url": "armv8-a/csneg/",
      "linked_summary": "Selects Wn if cond true, else -Wm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps1",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL1",
      "summary": "Switch to Exception Level 1 (Debug).",
      "syntax": "DCPS1 {#&lt;imm&gt;}",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 101 | imm16 | 00001",
        "hex_opcode": "0xD4A00001",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00001",
            "clean": "00001"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "System",
      "slug": "dcps1_1",
      "rel_url": "armv8-a/dcps1_1/",
      "linked_summary": "Switch to Exception Level 1 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps2",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL2",
      "summary": "Switch to Exception Level 2 (Debug).",
      "syntax": "DCPS2 {#&lt;imm&gt;}",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 101 | imm16 | 00010",
        "hex_opcode": "0xD4A00002",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00010",
            "clean": "00010"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "System",
      "slug": "dcps2_1",
      "rel_url": "armv8-a/dcps2_1/",
      "linked_summary": "Switch to Exception Level 2 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dcps3",
      "architecture": "ARMv8-A",
      "full_name": "Debug Change PE State to EL3",
      "summary": "Switch to Exception Level 3 (Debug).",
      "syntax": "DCPS3 {#&lt;imm&gt;}",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 101 | imm16 | 00011",
        "hex_opcode": "0xD4A00003",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00011",
            "clean": "00011"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "System",
      "slug": "dcps3_1",
      "rel_url": "armv8-a/dcps3_1/",
      "linked_summary": "Switch to Exception Level 3 (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dmb",
      "architecture": "ARMv8-A",
      "full_name": "Data Memory Barrier",
      "summary": "Ensures memory access ordering.",
      "syntax": "DMB &lt;option&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | CRm | 1011111",
        "hex_opcode": "0xD50330BF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "1011111",
            "clean": "1011111"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "Barrier type (SY, ISH, etc)"
        }
      ],
      "extension": "Base",
      "slug": "dmb",
      "rel_url": "armv8-a/dmb/",
      "linked_summary": "Ensures memory access ordering.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "drps",
      "architecture": "ARMv8-A",
      "full_name": "Debug Restore PE State",
      "summary": "Restores state from SPSR_ELx and DLR_EL0.",
      "syntax": "DRPS",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010110 | 101 | 11111 | 00000 | 11111 | 00000",
        "hex_opcode": "0xD6BF03E0",
        "visual_parts": [
          {
            "raw": "11010110",
            "clean": "11010110"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [],
      "extension": "System",
      "slug": "drps",
      "rel_url": "armv8-a/drps/",
      "linked_summary": "Restores state from SPSR_ELx <a href=\"../../armv8-a/and_6/\">and</a> DLR_EL0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dsb",
      "architecture": "ARMv8-A",
      "full_name": "Data Synchronization Barrier",
      "summary": "Ensures completion of memory accesses.",
      "syntax": "DSB &lt;option&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | CRm | 1001111",
        "hex_opcode": "0xD503309F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "1001111",
            "clean": "1001111"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "Barrier type"
        }
      ],
      "extension": "Base",
      "slug": "dsb",
      "rel_url": "armv8-a/dsb/",
      "linked_summary": "Ensures completion of memory accesses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eon",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Exclusive OR NOT",
      "summary": "XORs register with NOT of shifted register (XNOR).",
      "syntax": "EON &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "01001010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x4A000000",
        "visual_parts": [
          {
            "raw": "01001010",
            "clean": "01001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "eon",
      "rel_url": "armv8-a/eon/",
      "linked_summary": "XORs register with <a href=\"../../risc-v/not/\">NOT</a> of shifted register (<a href=\"../../risc-v/xnor/\">XNOR</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eon",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Exclusive OR NOT (64-bit)",
      "summary": "XORs 64-bit register with NOT of shifted register.",
      "syntax": "EON &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "11001010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0xCA000000",
        "visual_parts": [
          {
            "raw": "11001010",
            "clean": "11001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Src 1"
        },
        {
          "name": "Xm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "eon_1",
      "rel_url": "armv8-a/eon_1/",
      "linked_summary": "XORs 64-<a href=\"../../armv8-a/bit/\">bit</a> register with <a href=\"../../risc-v/not/\">NOT</a> of shifted register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Exclusive OR (Immediate)",
      "summary": "XORs register with immediate.",
      "syntax": "EOR &lt;Wd|Wsp&gt;, &lt;Wn&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Logical (Immediate)",
        "binary_pattern": "01010010 | N | immr | imms | Rn | Rd",
        "hex_opcode": "0x52000000",
        "visual_parts": [
          {
            "raw": "01010010",
            "clean": "01010010"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "immr",
            "clean": "immr"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Imm"
        }
      ],
      "extension": "Base",
      "slug": "eor",
      "rel_url": "armv8-a/eor/",
      "linked_summary": "XORs register with immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Exclusive OR (Register)",
      "summary": "XORs two registers.",
      "syntax": "EOR &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt; {, &lt;shift&gt; #&lt;amount&gt;}",
      "encoding": {
        "format": "Logical (Register)",
        "binary_pattern": "01001010 | 00 | Rm | imm6 | Rn | Rd",
        "hex_opcode": "0x4A000000",
        "visual_parts": [
          {
            "raw": "01001010",
            "clean": "01001010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Src 1"
        },
        {
          "name": "Wm",
          "desc": "Src 2"
        }
      ],
      "extension": "Base",
      "slug": "eor_1",
      "rel_url": "armv8-a/eor_1/",
      "linked_summary": "XORs two registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eret",
      "architecture": "ARMv8-A",
      "full_name": "Exception Return",
      "summary": "Returns from an exception.",
      "syntax": "ERET",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010110 | 100 | 11111 | 00000 | 11111 | 00000",
        "hex_opcode": "0xD69F03E0",
        "visual_parts": [
          {
            "raw": "11010110",
            "clean": "11010110"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "eret",
      "rel_url": "armv8-a/eret/",
      "linked_summary": "Returns from an exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "extr",
      "architecture": "ARMv8-A",
      "full_name": "Extract",
      "summary": "Extracts a register from a pair of registers.",
      "syntax": "EXTR &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;, #&lt;lsb&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00010011 | 100 | Rm | imms | Rn | Rd",
        "hex_opcode": "0x13800000",
        "visual_parts": [
          {
            "raw": "00010011",
            "clean": "00010011"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "High"
        },
        {
          "name": "Wm",
          "desc": "Low"
        },
        {
          "name": "lsb",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "extr",
      "rel_url": "armv8-a/extr/",
      "linked_summary": "Extracts a register from a pair of registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "extr",
      "architecture": "ARMv8-A",
      "full_name": "Extract (64-bit)",
      "summary": "Extracts a 64-bit register from a pair.",
      "syntax": "EXTR &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;, #&lt;lsb&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10010011 | 110 | Rm | imms | Rn | Rd",
        "hex_opcode": "0x93C00000",
        "visual_parts": [
          {
            "raw": "10010011",
            "clean": "10010011"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "imms",
            "clean": "imms"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "High"
        },
        {
          "name": "Xm",
          "desc": "Low"
        },
        {
          "name": "lsb",
          "desc": "Shift"
        }
      ],
      "extension": "Base",
      "slug": "extr_1",
      "rel_url": "armv8-a/extr_1/",
      "linked_summary": "Extracts a 64-<a href=\"../../armv8-a/bit/\">bit</a> register from a pair.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hint",
      "architecture": "ARMv8-A",
      "full_name": "Hint",
      "summary": "Provides a hint to the processor (e.g., NOP, YIELD).",
      "syntax": "HINT #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | imm7 | 11111",
        "hex_opcode": "0xD503201F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Hint ID"
        }
      ],
      "extension": "Base",
      "slug": "hint",
      "rel_url": "armv8-a/hint/",
      "linked_summary": "Provides a <a href=\"../../armv8-a/hint/\">hint</a> to the processor (e.g., <a href=\"../../risc-v/nop/\">NOP</a>, YIELD).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hlt",
      "architecture": "ARMv8-A",
      "full_name": "Halting Debug-mode",
      "summary": "Enters Halting debug mode.",
      "syntax": "HLT #&lt;imm&gt;",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 010 | imm16 | 00000",
        "hex_opcode": "0xD4400000",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "Base",
      "slug": "hlt",
      "rel_url": "armv8-a/hlt/",
      "linked_summary": "Enters Halting debug mode.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hvc",
      "architecture": "ARMv8-A",
      "full_name": "Hypervisor Call",
      "summary": "Generates a Hypervisor Call exception to EL2.",
      "syntax": "HVC #&lt;imm&gt;",
      "encoding": {
        "format": "Exception",
        "binary_pattern": "11010100 | 000 | imm16 | 00010",
        "hex_opcode": "0xD4000002",
        "visual_parts": [
          {
            "raw": "11010100",
            "clean": "11010100"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm16",
            "clean": "imm16"
          },
          {
            "raw": "00010",
            "clean": "00010"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "System",
      "slug": "hvc",
      "rel_url": "armv8-a/hvc/",
      "linked_summary": "Generates a Hypervisor Call exception to EL2.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "isb",
      "architecture": "ARMv8-A",
      "full_name": "Instruction Synchronization Barrier",
      "summary": "Flushes the pipeline and prefetches.",
      "syntax": "ISB {&lt;option&gt;}",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | CRm | 1101111",
        "hex_opcode": "0xD50330DF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "1101111",
            "clean": "1101111"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "Option (usually 15)"
        }
      ],
      "extension": "Base",
      "slug": "isb",
      "rel_url": "armv8-a/isb/",
      "linked_summary": "Flushes the pipeline <a href=\"../../armv8-a/and_6/\">and</a> prefetches.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldar",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Register",
      "summary": "Loads a word with Acquire semantics.",
      "syntax": "LDAR &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00001000 | 1 | 0 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x08BF F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldar",
      "rel_url": "armv8-a/ldar/",
      "linked_summary": "Loads a word with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldarb",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Register Byte",
      "summary": "Loads a byte with Acquire semantics.",
      "syntax": "LDARB &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00001000 | 1 | 1 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x08DF F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldarb",
      "rel_url": "armv8-a/ldarb/",
      "linked_summary": "Loads a byte with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldarh",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Register Halfword",
      "summary": "Loads a halfword with Acquire semantics.",
      "syntax": "LDARH &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01001000 | 1 | 1 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x48DF F??",
        "visual_parts": [
          {
            "raw": "01001000",
            "clean": "01001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldarh",
      "rel_url": "armv8-a/ldarh/",
      "linked_summary": "Loads a halfword with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaxr",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Exclusive Register",
      "summary": "Loads a word with Acquire Exclusive semantics.",
      "syntax": "LDAXR &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "00001000 | 0 | 1 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x085F F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldaxr",
      "rel_url": "armv8-a/ldaxr/",
      "linked_summary": "Loads a word with Acquire Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaxrb",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Exclusive Register Byte",
      "summary": "Loads a byte with Acquire Exclusive semantics.",
      "syntax": "LDAXRB &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "00001000 | 0 | 1 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x085F F??",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldaxrb",
      "rel_url": "armv8-a/ldaxrb/",
      "linked_summary": "Loads a byte with Acquire Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaxrh",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire Exclusive Register Halfword",
      "summary": "Loads a halfword with Acquire Exclusive semantics.",
      "syntax": "LDAXRH &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store Excl",
        "binary_pattern": "01001000 | 0 | 1 | 0 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x485F F??",
        "visual_parts": [
          {
            "raw": "01001000",
            "clean": "01001000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "ldaxrh",
      "rel_url": "armv8-a/ldaxrh/",
      "linked_summary": "Loads a halfword with Acquire Exclusive semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldnp",
      "architecture": "ARMv8-A",
      "full_name": "Load Pair of Registers (Non-temporal)",
      "summary": "Loads two words, hinting non-temporal data (no caching).",
      "syntax": "LDNP &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101000 | 01 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x28400000",
        "visual_parts": [
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt1",
          "desc": "Target 1"
        },
        {
          "name": "Wt2",
          "desc": "Target 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldnp",
      "rel_url": "armv8-a/ldnp/",
      "linked_summary": "Loads two words, hinting non-temporal data (no caching).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldp",
      "architecture": "ARMv8-A",
      "full_name": "Load Pair of Registers",
      "summary": "Loads two words from memory.",
      "syntax": "LDP &lt;Wt1&gt;, &lt;Wt2&gt;, [&lt;Xn|SP&gt;], #&lt;imm&gt;",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "00101000 | 01 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x29400000",
        "visual_parts": [
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt1",
          "desc": "Target 1"
        },
        {
          "name": "Wt2",
          "desc": "Target 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldp_1",
      "rel_url": "armv8-a/ldp_1/",
      "linked_summary": "Loads two words from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldp",
      "architecture": "ARMv8-A",
      "full_name": "Load Pair of Registers (64-bit)",
      "summary": "Loads two 64-bit doublewords from memory.",
      "syntax": "LDP &lt;Xt1&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;], #&lt;imm&gt;",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "10101000 | 01 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0xA9400000",
        "visual_parts": [
          {
            "raw": "10101000",
            "clean": "10101000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt1",
          "desc": "Target 1"
        },
        {
          "name": "Xt2",
          "desc": "Target 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldp_2",
      "rel_url": "armv8-a/ldp_2/",
      "linked_summary": "Loads two 64-<a href=\"../../armv8-a/bit/\">bit</a> doublewords from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldpsw",
      "architecture": "ARMv8-A",
      "full_name": "Load Pair of Registers Signed Word",
      "summary": "Loads two words and sign-extends them to 64-bit.",
      "syntax": "LDPSW &lt;Xt1&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store Pair",
        "binary_pattern": "01101000 | 01 | 0 | imm7 | Rt2 | Rn | Rt1",
        "hex_opcode": "0x69400000",
        "visual_parts": [
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm7",
            "clean": "imm7"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt1",
            "clean": "Rt1"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt1",
          "desc": "Target 1"
        },
        {
          "name": "Xt2",
          "desc": "Target 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldpsw",
      "rel_url": "armv8-a/ldpsw/",
      "linked_summary": "Loads two words <a href=\"../../armv8-a/and_6/\">and</a> sign-extends them to 64-<a href=\"../../armv8-a/bit/\">bit</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Immediate)",
      "summary": "Loads a word from memory (Immediate offset).",
      "syntax": "LDR &lt;Wt&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store Imm",
        "binary_pattern": "10111001 | 01 | imm12 | Rn | Rt",
        "hex_opcode": "0xB9400000",
        "visual_parts": [
          {
            "raw": "10111001",
            "clean": "10111001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "ldr_1",
      "rel_url": "armv8-a/ldr_1/",
      "linked_summary": "Loads a word from memory (Immediate offset).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Literal)",
      "summary": "Loads a word from a PC-relative address.",
      "syntax": "LDR &lt;Wt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Load Literal",
        "binary_pattern": "00011000 | imm19 | Rt",
        "hex_opcode": "0x18000000",
        "visual_parts": [
          {
            "raw": "00011000",
            "clean": "00011000"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "ldr_2",
      "rel_url": "armv8-a/ldr_2/",
      "linked_summary": "Loads a word from a PC-relative address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (Register)",
      "summary": "Loads a word from memory (Register offset).",
      "syntax": "LDR &lt;Wt&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store Reg",
        "binary_pattern": "10111000 | 011 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0xB8600800",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Target"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset Reg"
        }
      ],
      "extension": "Base",
      "slug": "ldr_3",
      "rel_url": "armv8-a/ldr_3/",
      "linked_summary": "Loads a word from memory (Register offset).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add (Integer)",
      "summary": "Adds corresponding elements in two vectors.",
      "syntax": "ADD &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 10000 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x0E208400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "add_6",
      "rel_url": "armv8-a/add_6/",
      "linked_summary": "Adds corresponding elements <a href=\"../../x86/in/\">in</a> two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Subtract (Integer)",
      "summary": "Subtracts elements of Vm from Vn.",
      "syntax": "SUB &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 10000 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x2E208400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sub_3",
      "rel_url": "armv8-a/sub_3/",
      "linked_summary": "Subtracts elements of Vm from Vn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply (Integer)",
      "summary": "Multiplies corresponding elements in two vectors.",
      "syntax": "MUL &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 10011 | Rm | 1001 | Rn | Rd",
        "hex_opcode": "0x0E209C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10011",
            "clean": "10011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mul",
      "rel_url": "armv8-a/mul/",
      "linked_summary": "Multiplies corresponding elements <a href=\"../../x86/in/\">in</a> two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply-Accumulate",
      "summary": "Multiplies elements and adds to destination (Vd = Vd + Vn * Vm).",
      "syntax": "MLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 10010 | Rm | 1001 | Rn | Rd",
        "hex_opcode": "0x0E209400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mla",
      "rel_url": "armv8-a/mla/",
      "linked_summary": "Multiplies elements <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to destination (Vd = Vd + Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mls",
      "architecture": "ARMv8-A",
      "full_name": "Vector Multiply-Subtract",
      "summary": "Multiplies elements and subtracts from destination (Vd = Vd - Vn * Vm).",
      "syntax": "MLS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 10010 | Rm | 1001 | Rn | Rd",
        "hex_opcode": "0x2E209400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mls",
      "rel_url": "armv8-a/mls/",
      "linked_summary": "Multiplies elements <a href=\"../../armv8-a/and_6/\">and</a> subtracts from destination (Vd = Vd - Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Polynomial Multiply",
      "summary": "Performs polynomial multiplication over {0,1}.",
      "syntax": "PMUL &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 10011 | Rm | 1001 | Rn | Rd",
        "hex_opcode": "0x2E209C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10011",
            "clean": "10011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "pmul",
      "rel_url": "armv8-a/pmul/",
      "linked_summary": "Performs polynomial multiplication over {0,1}.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise AND",
      "summary": "Bitwise AND of two vectors.",
      "syntax": "AND &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 00 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x0E201C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "and_4",
      "rel_url": "armv8-a/and_4/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise OR",
      "summary": "Bitwise OR of two vectors.",
      "syntax": "ORR &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 10 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x0EA01C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "orr_2",
      "rel_url": "armv8-a/orr_2/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise Exclusive OR",
      "summary": "Bitwise XOR of two vectors.",
      "syntax": "EOR &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 00 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x2E201C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "eor_2",
      "rel_url": "armv8-a/eor_2/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/xor/\">XOR</a> of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise Bit Clear",
      "summary": "ANDs Vd with NOT of Vm.",
      "syntax": "BIC &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 01 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x0E601C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "bic_2",
      "rel_url": "armv8-a/bic_2/",
      "linked_summary": "ANDs Vd with <a href=\"../../risc-v/not/\">NOT</a> of Vm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise OR NOT",
      "summary": "ORs Vd with NOT of Vm.",
      "syntax": "ORN &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 11 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x0EE01C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "orn_1",
      "rel_url": "armv8-a/orn_1/",
      "linked_summary": "ORs Vd with <a href=\"../../risc-v/not/\">NOT</a> of Vm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mov",
      "architecture": "ARMv8-A",
      "full_name": "Vector Move (Register)",
      "summary": "Copies a vector register (Alias for ORR Vd, Vn, Vn).",
      "syntax": "MOV &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Alias",
        "binary_pattern": "0 | Q | 001110 | 10 | 1 | Rn | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x0EA01C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mov",
      "rel_url": "armv8-a/mov/",
      "linked_summary": "Copies a vector register (Alias for ORR Vd, Vn, Vn).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bsl",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Select",
      "summary": "Selects bits from Vn or Vm based on Vd (mask). (Vd = (Vd & Vn) | (~Vd & Vm)).",
      "syntax": "BSL &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 01 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x2E601C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Mask/Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "bsl",
      "rel_url": "armv8-a/bsl/",
      "linked_summary": "Selects bits from Vn <a href=\"../../powerisa/or/\">or</a> Vm based on Vd (mask). (Vd = (Vd & Vn) | (~Vd & Vm)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bit",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Insert if True",
      "summary": "Inserts bits from Vn into Vd where Vm (mask) is 1.",
      "syntax": "BIT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 10 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x2EA01C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "Vm",
          "desc": "Mask"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "bit",
      "rel_url": "armv8-a/bit/",
      "linked_summary": "Inserts bits from Vn into Vd where Vm (mask) is 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bif",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise Insert if False",
      "summary": "Inserts bits from Vn into Vd where Vm (mask) is 0.",
      "syntax": "BIF &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 11 | 1 | Rm | 0001 | 1 | Rn | Rd",
        "hex_opcode": "0x2EE01C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "Vm",
          "desc": "Mask"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "bif",
      "rel_url": "armv8-a/bif/",
      "linked_summary": "Inserts bits from Vn into Vd where Vm (mask) is 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Add",
      "summary": "Adds elements of two floating-point vectors.",
      "syntax": "FADD &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 1 | Rm | 1101 | 0 | Rn | Rd",
        "hex_opcode": "0x0E20D400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fadd_1",
      "rel_url": "armv8-a/fadd_1/",
      "linked_summary": "Adds elements of two floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Subtract",
      "summary": "Subtracts elements of floating-point vectors.",
      "syntax": "FSUB &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 1 | sz | 1 | Rm | 1101 | 0 | Rn | Rd",
        "hex_opcode": "0x0E20D400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fsub_1",
      "rel_url": "armv8-a/fsub_1/",
      "linked_summary": "Subtracts elements of floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Multiply",
      "summary": "Multiplies elements of floating-point vectors.",
      "syntax": "FMUL &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 0 | sz | 1 | Rm | 1101 | 1 | Rn | Rd",
        "hex_opcode": "0x2E20DC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmul_1",
      "rel_url": "armv8-a/fmul_1/",
      "linked_summary": "Multiplies elements of floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Divide",
      "summary": "Divides elements of floating-point vectors.",
      "syntax": "FDIV &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 0 | sz | 1 | Rm | 1111 | 1 | Rn | Rd",
        "hex_opcode": "0x2E20FC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Dividend"
        },
        {
          "name": "Vm",
          "desc": "Divisor"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fdiv_1",
      "rel_url": "armv8-a/fdiv_1/",
      "linked_summary": "Divides elements of floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmax",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Maximum",
      "summary": "Compares and returns the larger value per element.",
      "syntax": "FMAX &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 1 | Rm | 1111 | 0 | Rn | Rd",
        "hex_opcode": "0x0E20F400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmax_1",
      "rel_url": "armv8-a/fmax_1/",
      "linked_summary": "Compares <a href=\"../../armv8-a/and_6/\">and</a> returns the larger value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmin",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Minimum",
      "summary": "Compares and returns the smaller value per element.",
      "syntax": "FMIN &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 1 | sz | 1 | Rm | 1111 | 0 | Rn | Rd",
        "hex_opcode": "0x0EA0F400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmin_1",
      "rel_url": "armv8-a/fmin_1/",
      "linked_summary": "Compares <a href=\"../../armv8-a/and_6/\">and</a> returns the smaller value per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Multiply-Accumulate",
      "summary": "Multiplies and adds to destination (Vd = Vd + Vn * Vm).",
      "syntax": "FMLA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 1 | Rm | 1100 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20CC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmla",
      "rel_url": "armv8-a/fmla/",
      "linked_summary": "Multiplies <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to destination (Vd = Vd + Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmls",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Multiply-Subtract",
      "summary": "Multiplies and subtracts from destination (Vd = Vd - Vn * Vm).",
      "syntax": "FMLS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 1 | Rm | 1100 | 1 | Rn | Rd",
        "hex_opcode": "0x0EA0CC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmls",
      "rel_url": "armv8-a/fmls/",
      "linked_summary": "Multiplies <a href=\"../../armv8-a/and_6/\">and</a> subtracts from destination (Vd = Vd - Vn * Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsqrt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Square Root",
      "summary": "Calculates square root for each element.",
      "syntax": "FSQRT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 10000 | 11111 | 1 | Rn | Rd",
        "hex_opcode": "0x2EA1F800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fsqrt_2",
      "rel_url": "armv8-a/fsqrt_2/",
      "linked_summary": "Calculates square root for each element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fabs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Absolute Value",
      "summary": "Calculates absolute value for each element.",
      "syntax": "FABS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | 1 | sz | 10000 | 01111 | 1 | Rn | Rd",
        "hex_opcode": "0x0EA0F800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fabs_2",
      "rel_url": "armv8-a/fabs_2/",
      "linked_summary": "Calculates absolute value for each element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fneg",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Negate",
      "summary": "Negates each element.",
      "syntax": "FNEG &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 10000 | 01111 | 1 | Rn | Rd",
        "hex_opcode": "0x2EA0F800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fneg_2",
      "rel_url": "armv8-a/fneg_2/",
      "linked_summary": "Negates each element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dup",
      "architecture": "ARMv8-A",
      "full_name": "Duplicate Vector Element (Scalar)",
      "summary": "Duplicates a general-purpose register to all vector elements.",
      "syntax": "DUP &lt;Vd&gt;.&lt;T&gt;, &lt;R&gt;&lt;n&gt;",
      "encoding": {
        "format": "SIMD Copy",
        "binary_pattern": "0 | Q | 001110 | 000 | imm5 | 00001 | Rn | Rd",
        "hex_opcode": "0x0E000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Vector"
        },
        {
          "name": "Rn",
          "desc": "Src GPR"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "dup",
      "rel_url": "armv8-a/dup/",
      "linked_summary": "Duplicates a general-purpose register to all vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dup",
      "architecture": "ARMv8-A",
      "full_name": "Duplicate Vector Element (Element)",
      "summary": "Duplicates a vector element to all elements in destination.",
      "syntax": "DUP &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;Ts&gt;[&lt;index&gt;]",
      "encoding": {
        "format": "SIMD Copy",
        "binary_pattern": "0 | Q | 001110 | 000 | imm5 | 00001 | Rn | Rd",
        "hex_opcode": "0x0E000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src Vector"
        },
        {
          "name": "index",
          "desc": "Index"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "dup_1",
      "rel_url": "armv8-a/dup_1/",
      "linked_summary": "Duplicates a vector element to all elements <a href=\"../../x86/in/\">in</a> destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ins",
      "architecture": "ARMv8-A",
      "full_name": "Insert Vector Element (General)",
      "summary": "Moves data from a GPR to a specific vector element.",
      "syntax": "INS &lt;Vd&gt;.&lt;Ts&gt;[&lt;index&gt;], &lt;Rn&gt;",
      "encoding": {
        "format": "SIMD Copy",
        "binary_pattern": "01001110 | 000 | imm5 | 00011 | Rn | Rd",
        "hex_opcode": "0x4E001C00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "index",
          "desc": "Index"
        },
        {
          "name": "Rn",
          "desc": "Src GPR"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ins",
      "rel_url": "armv8-a/ins/",
      "linked_summary": "Moves data from a GPR to a specific vector element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mov",
      "architecture": "ARMv8-A",
      "full_name": "Move Element to Element",
      "summary": "Moves a vector element to another vector element (Alias for INS).",
      "syntax": "MOV &lt;Vd&gt;.&lt;Ts&gt;[&lt;index1&gt;], &lt;Vn&gt;.&lt;Ts&gt;[&lt;index2&gt;]",
      "encoding": {
        "format": "SIMD Copy",
        "binary_pattern": "01101110 | 000 | imm5 | 00001 | Rn | Rd",
        "hex_opcode": "0x6E000400",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "index1",
          "desc": "Dst Index"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "index2",
          "desc": "Src Index"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mov_1",
      "rel_url": "armv8-a/mov_1/",
      "linked_summary": "Moves a vector element to another vector element (Alias for INS).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "abs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Value",
      "summary": "Calculates absolute value of integer elements.",
      "syntax": "ABS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | size | 10000 | 01011 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20B800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "abs_1",
      "rel_url": "armv8-a/abs_1/",
      "linked_summary": "Calculates absolute value of integer elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "neg",
      "architecture": "ARMv8-A",
      "full_name": "Vector Negate",
      "summary": "Negates integer elements.",
      "syntax": "NEG &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | size | 10000 | 01011 | 1 | Rn | Rd",
        "hex_opcode": "0x2E20B800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "neg_1",
      "rel_url": "armv8-a/neg_1/",
      "linked_summary": "Negates integer elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mvn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise NOT",
      "summary": "Bitwise NOT of a vector.",
      "syntax": "MVN &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 00 | 10000 | 01011 | 1 | Rn | Rd",
        "hex_opcode": "0x2E205800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mvn",
      "rel_url": "armv8-a/mvn/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/not/\">NOT</a> of a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smax",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Maximum",
      "summary": "Returns larger signed integer per element.",
      "syntax": "SMAX &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 01100 | Rm | 0100 | Rn | Rd",
        "hex_opcode": "0x0E206400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "smax_1",
      "rel_url": "armv8-a/smax_1/",
      "linked_summary": "Returns larger signed integer per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smin",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Minimum",
      "summary": "Returns smaller signed integer per element.",
      "syntax": "SMIN &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 01101 | Rm | 0100 | Rn | Rd",
        "hex_opcode": "0x0E206800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "smin_1",
      "rel_url": "armv8-a/smin_1/",
      "linked_summary": "Returns smaller signed integer per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umax",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Maximum",
      "summary": "Returns larger unsigned integer per element.",
      "syntax": "UMAX &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 01100 | Rm | 0100 | Rn | Rd",
        "hex_opcode": "0x2E206400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "umax_1",
      "rel_url": "armv8-a/umax_1/",
      "linked_summary": "Returns larger unsigned integer per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umin",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Minimum",
      "summary": "Returns smaller unsigned integer per element.",
      "syntax": "UMIN &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 01101 | Rm | 0100 | Rn | Rd",
        "hex_opcode": "0x2E206800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "umin_1",
      "rel_url": "armv8-a/umin_1/",
      "linked_summary": "Returns smaller unsigned integer per element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Saturating Add",
      "summary": "Adds signed integers with saturation.",
      "syntax": "SQADD &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 00001 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x0E200C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sqadd",
      "rel_url": "armv8-a/sqadd/",
      "linked_summary": "Adds signed integers with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Saturating Add",
      "summary": "Adds unsigned integers with saturation.",
      "syntax": "UQADD &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 00001 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x2E200C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uqadd",
      "rel_url": "armv8-a/uqadd/",
      "linked_summary": "Adds unsigned integers with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Saturating Subtract",
      "summary": "Subtracts signed integers with saturation.",
      "syntax": "SQSUB &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 00101 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x0E202C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sqsub",
      "rel_url": "armv8-a/sqsub/",
      "linked_summary": "Subtracts signed integers with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqsub",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Saturating Subtract",
      "summary": "Subtracts unsigned integers with saturation.",
      "syntax": "UQSUB &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 00101 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x2E202C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uqsub",
      "rel_url": "armv8-a/uqsub/",
      "linked_summary": "Subtracts unsigned integers with saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Left (Immediate)",
      "summary": "Shifts elements left by immediate value.",
      "syntax": "SHL &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 001111 | 0 | imm | 0101 | 01 | Rn | Rd",
        "hex_opcode": "0x0F005400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "shl",
      "rel_url": "armv8-a/shl/",
      "linked_summary": "Shifts elements left by immediate value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ushr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Shift Right",
      "summary": "Shifts elements right (logical).",
      "syntax": "USHR &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 101111 | 0 | imm | 0000 | 01 | Rn | Rd",
        "hex_opcode": "0x2F000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101111",
            "clean": "101111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ushr",
      "rel_url": "armv8-a/ushr/",
      "linked_summary": "Shifts elements right (logical).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sshr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Shift Right",
      "summary": "Shifts elements right (arithmetic/sign-extending).",
      "syntax": "SSHR &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 001111 | 0 | imm | 0000 | 01 | Rn | Rd",
        "hex_opcode": "0x0F000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sshr",
      "rel_url": "armv8-a/sshr/",
      "linked_summary": "Shifts elements right (arithmetic/sign-extending).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmgt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Greater Than",
      "summary": "Compares elements (Vn > Vm) and sets bits to all 1s or 0s.",
      "syntax": "CMGT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 00110 | Rm | 0011 | Rn | Rd",
        "hex_opcode": "0x0E203400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "cmgt",
      "rel_url": "armv8-a/cmgt/",
      "linked_summary": "Compares elements (Vn > Vm) <a href=\"../../armv8-a/and_6/\">and</a> sets bits to all 1s <a href=\"../../powerisa/or/\">or</a> 0s.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmeq",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Equal",
      "summary": "Compares elements (Vn == Vm) and sets bits to all 1s or 0s.",
      "syntax": "CMEQ &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | size | 10001 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x2E208C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "cmeq",
      "rel_url": "armv8-a/cmeq/",
      "linked_summary": "Compares elements (Vn == Vm) <a href=\"../../armv8-a/and_6/\">and</a> sets bits to all 1s <a href=\"../../powerisa/or/\">or</a> 0s.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmge",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Greater Than or Equal",
      "summary": "Compares elements (Vn >= Vm).",
      "syntax": "CMGE &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 00111 | Rm | 0011 | Rn | Rd",
        "hex_opcode": "0x0E203C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "cmge",
      "rel_url": "armv8-a/cmge/",
      "linked_summary": "Compares elements (Vn >= Vm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmtst",
      "architecture": "ARMv8-A",
      "full_name": "Vector Compare Test",
      "summary": "Tests if any bits match ((Vn & Vm) != 0).",
      "syntax": "CMTST &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 10001 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x0E208C00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "cmtst",
      "rel_url": "armv8-a/cmtst/",
      "linked_summary": "Tests if any bits <a href=\"../../armv9-a/match_1/\">match</a> ((Vn & Vm) != 0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add Across",
      "summary": "Adds all elements of the vector into a scalar result.",
      "syntax": "ADDV &lt;V&gt;&lt;d&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Across Lane",
        "binary_pattern": "0 | Q | 001110 | size | 11000 | 10111 | 10 | Rn | Rd",
        "hex_opcode": "0x0E31B800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "10111",
            "clean": "10111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Vn",
          "desc": "Src Vector"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "addv",
      "rel_url": "armv8-a/addv/",
      "linked_summary": "Adds all elements of the vector into a scalar result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smaxv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Maximum Across",
      "summary": "Finds the maximum signed value across the vector.",
      "syntax": "SMAXV &lt;V&gt;&lt;d&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Across Lane",
        "binary_pattern": "0 | Q | 001110 | size | 11000 | 10101 | 10 | Rn | Rd",
        "hex_opcode": "0x0E31A800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "10101",
            "clean": "10101"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Vn",
          "desc": "Src Vector"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "smaxv_1",
      "rel_url": "armv8-a/smaxv_1/",
      "linked_summary": "Finds the maximum signed value across the vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uminv",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Minimum Across",
      "summary": "Finds the minimum unsigned value across the vector.",
      "syntax": "UMINV &lt;V&gt;&lt;d&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Across Lane",
        "binary_pattern": "0 | Q | 101110 | size | 11000 | 11010 | 10 | Rn | Rd",
        "hex_opcode": "0x2E31A800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "11010",
            "clean": "11010"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Vn",
          "desc": "Src Vector"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uminv_1",
      "rel_url": "armv8-a/uminv_1/",
      "linked_summary": "Finds the minimum unsigned value across the vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zip1",
      "architecture": "ARMv8-A",
      "full_name": "Vector Zip 1 (Interleave)",
      "summary": "Interleaves the lower halves of two vectors.",
      "syntax": "ZIP1 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0011 | 10 | Rn | Rd",
        "hex_opcode": "0x0E003800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "zip1",
      "rel_url": "armv8-a/zip1/",
      "linked_summary": "Interleaves the lower halves of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zip2",
      "architecture": "ARMv8-A",
      "full_name": "Vector Zip 2 (Interleave)",
      "summary": "Interleaves the upper halves of two vectors.",
      "syntax": "ZIP2 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0111 | 10 | Rn | Rd",
        "hex_opcode": "0x0E007800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "zip2",
      "rel_url": "armv8-a/zip2/",
      "linked_summary": "Interleaves the upper halves of two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uzp1",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unzip 1",
      "summary": "De-interleaves lower halves (Selects odd elements).",
      "syntax": "UZP1 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0001 | 10 | Rn | Rd",
        "hex_opcode": "0x0E001800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uzp1",
      "rel_url": "armv8-a/uzp1/",
      "linked_summary": "De-interleaves lower halves (Selects odd elements).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uzp2",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unzip 2",
      "summary": "De-interleaves upper halves (Selects even elements).",
      "syntax": "UZP2 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0101 | 10 | Rn | Rd",
        "hex_opcode": "0x0E005800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uzp2",
      "rel_url": "armv8-a/uzp2/",
      "linked_summary": "De-interleaves upper halves (Selects even elements).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "trn1",
      "architecture": "ARMv8-A",
      "full_name": "Vector Transpose 1",
      "summary": "Transposes elements (Lower).",
      "syntax": "TRN1 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0010 | 10 | Rn | Rd",
        "hex_opcode": "0x0E002800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "trn1",
      "rel_url": "armv8-a/trn1/",
      "linked_summary": "Transposes elements (Lower).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "trn2",
      "architecture": "ARMv8-A",
      "full_name": "Vector Transpose 2",
      "summary": "Transposes elements (Upper).",
      "syntax": "TRN2 &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Permute",
        "binary_pattern": "0 | Q | 001110 | size | 0 | Rm | 0110 | 10 | Rn | Rd",
        "hex_opcode": "0x0E006800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "trn2",
      "rel_url": "armv8-a/trn2/",
      "linked_summary": "Transposes elements (Upper).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Table Lookup",
      "summary": "Look up elements in a table of vectors using indices.",
      "syntax": "TBL &lt;Vd&gt;.&lt;T&gt;, { &lt;Vn&gt;.16B, ... }, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Table",
        "binary_pattern": "0 | Q | 001110 | 000 | Rm | 0 | len | 00 | Rn | Rd",
        "hex_opcode": "0x0E000000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "len",
            "clean": "len"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Table"
        },
        {
          "name": "Vm",
          "desc": "Indices"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "tbl",
      "rel_url": "armv8-a/tbl/",
      "linked_summary": "Look up elements <a href=\"../../x86/in/\">in</a> a table of vectors using indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xtn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Extract Narrow",
      "summary": "Reads elements, narrows them, and writes to lower half of destination.",
      "syntax": "XTN &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | 0 | 001111 | 0 | size | 10001 | 00 | Rn | Rd",
        "hex_opcode": "0x0F001200",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "xtn",
      "rel_url": "armv8-a/xtn/",
      "linked_summary": "Reads elements, narrows them, <a href=\"../../armv8-a/and_6/\">and</a> writes to lower half of destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple Single Elements",
      "summary": "Loads one element structure from memory into 1-4 registers.",
      "syntax": "LD1 { &lt;Vt&gt;.&lt;T&gt;, ... }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001101 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0D400000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001101",
            "clean": "001101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt",
          "desc": "Dest List"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld1",
      "rel_url": "armv8-a/ld1/",
      "linked_summary": "Loads one element structure from memory into 1-4 registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple Single Elements",
      "summary": "Stores one element structure from 1-4 registers to memory.",
      "syntax": "ST1 { &lt;Vt&gt;.&lt;T&gt;, ... }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001101 | 0 | 0 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0D000000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001101",
            "clean": "001101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt",
          "desc": "Src List"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "st1",
      "rel_url": "armv8-a/st1/",
      "linked_summary": "Stores one element structure from 1-4 registers to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacga",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code Generic Address",
      "summary": "Computes a pointer authentication code for an address and modifier.",
      "syntax": "PACGA &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010 | 110 | Xm | 001100 | Xn | Xd",
        "hex_opcode": "0x9AC03000",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Address"
        },
        {
          "name": "Xm",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacga",
      "rel_url": "armv8-a/pacga/",
      "linked_summary": "Computes a pointer authentication code for an address <a href=\"../../armv8-a/and_6/\">and</a> modifier.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacia",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code for Instruction Address (Key A)",
      "summary": "Signs an instruction address using Key A.",
      "syntax": "PACIA &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000000 | 11111 | Xd",
        "hex_opcode": "0xDAC10000",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacia_1",
      "rel_url": "armv8-a/pacia_1/",
      "linked_summary": "Signs an instruction address using Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacib",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code for Instruction Address (Key B)",
      "summary": "Signs an instruction address using Key B.",
      "syntax": "PACIB &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000001 | 11111 | Xd",
        "hex_opcode": "0xDAC10400",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacib_1",
      "rel_url": "armv8-a/pacib_1/",
      "linked_summary": "Signs an instruction address using Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacda",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code for Data Address (Key A)",
      "summary": "Signs a data address using Key A.",
      "syntax": "PACDA &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000010 | 11111 | Xd",
        "hex_opcode": "0xDAC10800",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacda_1",
      "rel_url": "armv8-a/pacda_1/",
      "linked_summary": "Signs a data address using Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pacdb",
      "architecture": "ARMv8-A",
      "full_name": "Pointer Authentication Code for Data Address (Key B)",
      "summary": "Signs a data address using Key B.",
      "syntax": "PACDB &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000011 | 11111 | Xd",
        "hex_opcode": "0xDAC10C00",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000011",
            "clean": "000011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "pacdb_1",
      "rel_url": "armv8-a/pacdb_1/",
      "linked_summary": "Signs a data address using Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autia",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Instruction Address (Key A)",
      "summary": "Authenticates an instruction address signed with Key A.",
      "syntax": "AUTIA &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000100 | 11111 | Xd",
        "hex_opcode": "0xDAC11000",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autia_1",
      "rel_url": "armv8-a/autia_1/",
      "linked_summary": "Authenticates an instruction address signed with Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autib",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Instruction Address (Key B)",
      "summary": "Authenticates an instruction address signed with Key B.",
      "syntax": "AUTIB &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000101 | 11111 | Xd",
        "hex_opcode": "0xDAC11400",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000101",
            "clean": "000101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autib_1",
      "rel_url": "armv8-a/autib_1/",
      "linked_summary": "Authenticates an instruction address signed with Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autda",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Data Address (Key A)",
      "summary": "Authenticates a data address signed with Key A.",
      "syntax": "AUTDA &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000110 | 11111 | Xd",
        "hex_opcode": "0xDAC11800",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000110",
            "clean": "000110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autda",
      "rel_url": "armv8-a/autda/",
      "linked_summary": "Authenticates a data address signed with Key A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "autdb",
      "architecture": "ARMv8-A",
      "full_name": "Authenticate Data Address (Key B)",
      "summary": "Authenticates a data address signed with Key B.",
      "syntax": "AUTDB &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | Xn | 000111 | 11111 | Xd",
        "hex_opcode": "0xDAC11C00",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "000111",
            "clean": "000111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Modifier"
        }
      ],
      "extension": "PAC (Security)",
      "slug": "autdb",
      "rel_url": "armv8-a/autdb/",
      "linked_summary": "Authenticates a data address signed with Key B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "xpaclri",
      "architecture": "ARMv8-A",
      "full_name": "Strip PAC from Instruction Address",
      "summary": "Removes the pointer authentication code from an instruction address.",
      "syntax": "XPACLRI",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00001 | 11111",
        "hex_opcode": "0xD50320FF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "PAC (Security)",
      "slug": "xpaclri",
      "rel_url": "armv8-a/xpaclri/",
      "linked_summary": "Removes the pointer authentication code from an instruction address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bti",
      "architecture": "ARMv8-A",
      "full_name": "Branch Target Identification",
      "summary": "Mark a valid target for an indirect branch (Control Flow Integrity).",
      "syntax": "BTI {&lt;target&gt;}",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 0100 | target | 11111",
        "hex_opcode": "0xD503241F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "target",
            "clean": "target"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "target",
          "desc": "Type (c, j, jc)"
        }
      ],
      "extension": "BTI (Security)",
      "slug": "bti_1",
      "rel_url": "armv8-a/bti_1/",
      "linked_summary": "Mark a valid target for an indirect branch (Control Flow Integrity).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "irg",
      "architecture": "ARMv8-A",
      "full_name": "Insert Random Tag",
      "summary": "Inserts a random Tag into a pointer (MTE).",
      "syntax": "IRG &lt;Xd|SP&gt;, &lt;Xn|SP&gt; {, &lt;Xm&gt;}",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010 | 110 | Xm | 000100 | Xn | Xd",
        "hex_opcode": "0x9AC01000",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000100",
            "clean": "000100"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Addr"
        },
        {
          "name": "Xm",
          "desc": "Exclude Mask"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "irg_1",
      "rel_url": "armv8-a/irg_1/",
      "linked_summary": "Inserts a random Tag into a pointer (MTE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stg",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag",
      "summary": "Stores the Allocation Tag to memory.",
      "syntax": "STG &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001 | 001 | imm9 | 01 | Rn | Rt",
        "hex_opcode": "0xD9200000",
        "visual_parts": [
          {
            "raw": "11011001",
            "clean": "11011001"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Source Tag"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stg_1",
      "rel_url": "armv8-a/stg_1/",
      "linked_summary": "Stores the Allocation Tag to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st2g",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag (Two Granules)",
      "summary": "Stores the Allocation Tag to two memory granules.",
      "syntax": "ST2G &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001 | 001 | imm9 | 11 | Rn | Rt",
        "hex_opcode": "0xD9600000",
        "visual_parts": [
          {
            "raw": "11011001",
            "clean": "11011001"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Source Tag"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "st2g_1",
      "rel_url": "armv8-a/st2g_1/",
      "linked_summary": "Stores the Allocation Tag to two memory granules.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stz2g",
      "architecture": "ARMv8-A",
      "full_name": "Store Allocation Tag and Zero (Two Granules)",
      "summary": "Stores Tag and zeros memory for two granules.",
      "syntax": "STZ2G &lt;Xt|SP&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11011001 | 001 | imm9 | 10 | Rn | Rt",
        "hex_opcode": "0xD9400000",
        "visual_parts": [
          {
            "raw": "11011001",
            "clean": "11011001"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "imm9",
            "clean": "imm9"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Source Tag"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "simm",
          "desc": "Offset"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "stz2g_1",
      "rel_url": "armv8-a/stz2g_1/",
      "linked_summary": "Stores Tag <a href=\"../../armv8-a/and_6/\">and</a> zeros memory for two granules.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subp",
      "architecture": "ARMv8-A",
      "full_name": "Subtract Pointer",
      "summary": "Subtracts pointers (ignoring tags) to get difference.",
      "syntax": "SUBP &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm|SP&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010 | 110 | Xm | 000000 | Xn | Xd",
        "hex_opcode": "0x9AC00000",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Xm",
            "clean": "Xm"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Xn",
            "clean": "Xn"
          },
          {
            "raw": "Xd",
            "clean": "Xd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Addr 1"
        },
        {
          "name": "Xm",
          "desc": "Addr 2"
        }
      ],
      "extension": "MTE (Memory Tagging)",
      "slug": "subp_1",
      "rel_url": "armv8-a/subp_1/",
      "linked_summary": "Subtracts pointers (ignoring tags) to get difference.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cas",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Word",
      "summary": "Atomic Compare and Swap (32-bit).",
      "syntax": "CAS &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10001000 | 1 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0x88A07C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Compare"
        },
        {
          "name": "Wt",
          "desc": "Swap"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "cas",
      "rel_url": "armv8-a/cas/",
      "linked_summary": "Atomic Compare <a href=\"../../armv8-a/and_6/\">and</a> Swap (32-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cas",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Doubleword",
      "summary": "Atomic Compare and Swap (64-bit).",
      "syntax": "CAS &lt;Xs&gt;, &lt;Xt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "11001000 | 1 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0xC8A07C00",
        "visual_parts": [
          {
            "raw": "11001000",
            "clean": "11001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xs",
          "desc": "Compare"
        },
        {
          "name": "Xt",
          "desc": "Swap"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "cas_1",
      "rel_url": "armv8-a/cas_1/",
      "linked_summary": "Atomic Compare <a href=\"../../armv8-a/and_6/\">and</a> Swap (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "casa",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Word (Acquire)",
      "summary": "Atomic CAS with Acquire semantics.",
      "syntax": "CASA &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10001000 | 1 | 1 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0x88E07C00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Compare"
        },
        {
          "name": "Wt",
          "desc": "Swap"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "casa",
      "rel_url": "armv8-a/casa/",
      "linked_summary": "Atomic CAS with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "casl",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Word (Release)",
      "summary": "Atomic CAS with Release semantics.",
      "syntax": "CASL &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10001000 | 1 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0x88A0FC00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Compare"
        },
        {
          "name": "Wt",
          "desc": "Swap"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "casl",
      "rel_url": "armv8-a/casl/",
      "linked_summary": "Atomic CAS with Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "casal",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Word (Acquire-Release)",
      "summary": "Atomic CAS with Acquire and Release semantics.",
      "syntax": "CASAL &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10001000 | 1 | 1 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0x88E0FC00",
        "visual_parts": [
          {
            "raw": "10001000",
            "clean": "10001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Compare"
        },
        {
          "name": "Wt",
          "desc": "Swap"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "casal",
      "rel_url": "armv8-a/casal/",
      "linked_summary": "Atomic CAS with Acquire <a href=\"../../armv8-a/and_6/\">and</a> Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "casp",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Swap Pair",
      "summary": "Atomic CAS of a pair of registers (128-bit or 64-bit pair).",
      "syntax": "CASP &lt;Ws&gt;, &lt;W(s+1)&gt;, &lt;Wt&gt;, &lt;W(t+1)&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00001000 | 1 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0x48207C00",
        "visual_parts": [
          {
            "raw": "00001000",
            "clean": "00001000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Cmp 1"
        },
        {
          "name": "Wt",
          "desc": "Swap 1"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "casp",
      "rel_url": "armv8-a/casp/",
      "linked_summary": "Atomic CAS of a pair of registers (128-<a href=\"../../armv8-a/bit/\">bit</a> <a href=\"../../powerisa/or/\">or</a> 64-<a href=\"../../armv8-a/bit/\">bit</a> pair).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "swp",
      "architecture": "ARMv8-A",
      "full_name": "Swap Word",
      "summary": "Atomic swap of a word.",
      "syntax": "SWP &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8208000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Src"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "swp",
      "rel_url": "armv8-a/swp/",
      "linked_summary": "Atomic swap of a word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldadd",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Add Word",
      "summary": "Atomic add to memory, return old value.",
      "syntax": "LDADD &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00000 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8200000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldadd",
      "rel_url": "armv8-a/ldadd/",
      "linked_summary": "Atomic <a href=\"../../armv8-a/add_8/\">add</a> to memory, return old value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldclr",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Clear Word",
      "summary": "Atomic bit clear (AND NOT) to memory.",
      "syntax": "LDCLR &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00001 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8201000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldclr",
      "rel_url": "armv8-a/ldclr/",
      "linked_summary": "Atomic <a href=\"../../armv8-a/bit/\">bit</a> clear (<a href=\"../../risc-v/and/\">AND</a> <a href=\"../../risc-v/not/\">NOT</a>) to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldeor",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Exclusive OR Word",
      "summary": "Atomic XOR to memory.",
      "syntax": "LDEOR &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00010 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8202000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldeor",
      "rel_url": "armv8-a/ldeor/",
      "linked_summary": "Atomic <a href=\"../../risc-v/xor/\">XOR</a> to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldset",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Set Word",
      "summary": "Atomic bit set (OR) to memory.",
      "syntax": "LDSET &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00011 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8203000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldset",
      "rel_url": "armv8-a/ldset/",
      "linked_summary": "Atomic <a href=\"../../armv8-a/bit/\">bit</a> set (<a href=\"../../risc-v/or/\">OR</a>) to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldsmax",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Signed Maximum Word",
      "summary": "Atomic signed max to memory.",
      "syntax": "LDSMAX &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00100 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8204000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldsmax",
      "rel_url": "armv8-a/ldsmax/",
      "linked_summary": "Atomic signed max to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldsmin",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Signed Minimum Word",
      "summary": "Atomic signed min to memory.",
      "syntax": "LDSMIN &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00101 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8205000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldsmin",
      "rel_url": "armv8-a/ldsmin/",
      "linked_summary": "Atomic signed min to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldumax",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Unsigned Maximum Word",
      "summary": "Atomic unsigned max to memory.",
      "syntax": "LDUMAX &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00110 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8206000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldumax",
      "rel_url": "armv8-a/ldumax/",
      "linked_summary": "Atomic unsigned max to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldumin",
      "architecture": "ARMv8-A",
      "full_name": "Atomic Load-Unsigned Minimum Word",
      "summary": "Atomic unsigned min to memory.",
      "syntax": "LDUMIN &lt;Ws&gt;, &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "10111000 | 0 | 0 | 1 | 00111 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8207000",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00111",
            "clean": "00111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Value"
        },
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ldumin",
      "rel_url": "armv8-a/ldumin/",
      "linked_summary": "Atomic unsigned min to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tstart",
      "architecture": "ARMv8-A",
      "full_name": "Transaction Start",
      "summary": "Starts a memory transaction. Returns 0 if successful.",
      "syntax": "TSTART &lt;Xd&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0011 | 0011 | 011 | Rt",
        "hex_opcode": "0xD52B33??",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        }
      ],
      "extension": "TME (Transactional)",
      "slug": "tstart",
      "rel_url": "armv8-a/tstart/",
      "linked_summary": "Starts a memory transaction. Returns 0 if successful.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tcommit",
      "architecture": "ARMv8-A",
      "full_name": "Transaction Commit",
      "summary": "Commits the current transaction.",
      "syntax": "TCOMMIT",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | 0011 | 011 | 11111",
        "hex_opcode": "0xD503337F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "TME (Transactional)",
      "slug": "tcommit",
      "rel_url": "armv8-a/tcommit/",
      "linked_summary": "Commits the current transaction.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ttest",
      "architecture": "ARMv8-A",
      "full_name": "Transaction Test",
      "summary": "Tests the transaction nesting depth.",
      "syntax": "TTEST &lt;Xd&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0011 | 0011 | 100 | Rt",
        "hex_opcode": "0xD52B33??",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        }
      ],
      "extension": "TME (Transactional)",
      "slug": "ttest",
      "rel_url": "armv8-a/ttest/",
      "linked_summary": "Tests the transaction nesting depth.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nop",
      "architecture": "ARMv8-A",
      "full_name": "No Operation",
      "summary": "Does nothing. Used for padding or timing.",
      "syntax": "NOP",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00000 | 11111",
        "hex_opcode": "0xD503201F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "nop",
      "rel_url": "armv8-a/nop/",
      "linked_summary": "Does nothing. Used for padding <a href=\"../../powerisa/or/\">or</a> timing.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfe",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Event",
      "summary": "Puts the processor into a low-power state until an event occurs.",
      "syntax": "WFE",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00010 | 11111",
        "hex_opcode": "0xD503205F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "wfe",
      "rel_url": "armv8-a/wfe/",
      "linked_summary": "Puts the processor into a low-power state until an event occurs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfi",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Interrupt",
      "summary": "Puts the processor into a low-power state until an interrupt occurs.",
      "syntax": "WFI",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00011 | 11111",
        "hex_opcode": "0xD503207F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "wfi",
      "rel_url": "armv8-a/wfi/",
      "linked_summary": "Puts the processor into a low-power state until an interrupt occurs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sev",
      "architecture": "ARMv8-A",
      "full_name": "Send Event",
      "summary": "Sends an event to all processors in the cluster (wakes up WFE).",
      "syntax": "SEV",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00100 | 11111",
        "hex_opcode": "0xD503209F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "sev",
      "rel_url": "armv8-a/sev/",
      "linked_summary": "Sends an event to all processors <a href=\"../../x86/in/\">in</a> the cluster (wakes up WFE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sevl",
      "architecture": "ARMv8-A",
      "full_name": "Send Event Local",
      "summary": "Sends an event locally to the executing processor.",
      "syntax": "SEVL",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00101 | 11111",
        "hex_opcode": "0xD50320BF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "sevl",
      "rel_url": "armv8-a/sevl/",
      "linked_summary": "Sends an event locally to the executing processor.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "yield",
      "architecture": "ARMv8-A",
      "full_name": "Yield",
      "summary": "Hints that the current thread is performing a spin-wait loop.",
      "syntax": "YIELD",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00001 | 11111",
        "hex_opcode": "0xD503203F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "yield",
      "rel_url": "armv8-a/yield/",
      "linked_summary": "Hints that the current thread is performing a spin-<a href=\"../../powerisa/wait_1/\">wait</a> <a href=\"../../x86/loop/\">loop</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "esb",
      "architecture": "ARMv8-A",
      "full_name": "Error Synchronization Barrier",
      "summary": "Synchronizes unrecoverable system errors.",
      "syntax": "ESB",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 01000 | 11111",
        "hex_opcode": "0xD503221F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "RAS (Reliability)",
      "slug": "esb_1",
      "rel_url": "armv8-a/esb_1/",
      "linked_summary": "Synchronizes unrecoverable system errors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "psb",
      "architecture": "ARMv8-A",
      "full_name": "Profiling Synchronization Barrier",
      "summary": "Synchronizes the statistical profiling unit.",
      "syntax": "PSB CSYNC",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 01001 | 11111",
        "hex_opcode": "0xD503223F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Profiling",
      "slug": "psb",
      "rel_url": "armv8-a/psb/",
      "linked_summary": "Synchronizes the statistical profiling unit.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dc",
      "architecture": "ARMv8-A",
      "full_name": "Data Cache Operation",
      "summary": "Performs data cache maintenance (Clean, Invalidate, Flush).",
      "syntax": "DC &lt;op&gt;, &lt;Xt&gt;",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 01 | op1 | CRn | CRm | op2 | Rt",
        "hex_opcode": "0xD5080000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "op1",
            "clean": "op1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "op2",
            "clean": "op2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "Operation (IVAC, ISW, etc)"
        },
        {
          "name": "Xt",
          "desc": "Address/Set/Way"
        }
      ],
      "extension": "System",
      "slug": "dc",
      "rel_url": "armv8-a/dc/",
      "linked_summary": "Performs data cache maintenance (Clean, Invalidate, Flush).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ic",
      "architecture": "ARMv8-A",
      "full_name": "Instruction Cache Operation",
      "summary": "Performs instruction cache maintenance.",
      "syntax": "IC &lt;op&gt; {, &lt;Xt&gt;}",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 01 | op1 | CRn | CRm | op2 | Rt",
        "hex_opcode": "0xD5080000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "op1",
            "clean": "op1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "op2",
            "clean": "op2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "Operation (IALLU, IVAU)"
        },
        {
          "name": "Xt",
          "desc": "Address (Optional)"
        }
      ],
      "extension": "System",
      "slug": "ic",
      "rel_url": "armv8-a/ic/",
      "linked_summary": "Performs instruction cache maintenance.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tlbi",
      "architecture": "ARMv8-A",
      "full_name": "TLB Invalidate",
      "summary": "Invalidates Translation Lookaside Buffer entries.",
      "syntax": "TLBI &lt;op&gt; {, &lt;Xt&gt;}",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 01 | op1 | CRn | CRm | op2 | Rt",
        "hex_opcode": "0xD5080000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "op1",
            "clean": "op1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "op2",
            "clean": "op2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "Operation (VMALLE1, VAE1)"
        },
        {
          "name": "Xt",
          "desc": "Address (Optional)"
        }
      ],
      "extension": "System",
      "slug": "tlbi_2",
      "rel_url": "armv8-a/tlbi_2/",
      "linked_summary": "Invalidates Translation Lookaside Buffer entries.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "at",
      "architecture": "ARMv8-A",
      "full_name": "Address Translate",
      "summary": "Translates a virtual address to a physical address (for debug/software).",
      "syntax": "AT &lt;op&gt;, &lt;Xt&gt;",
      "encoding": {
        "format": "System Alias",
        "binary_pattern": "11010101 | 000 | 01 | op1 | CRn | CRm | op2 | Rt",
        "hex_opcode": "0xD5080000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "op1",
            "clean": "op1"
          },
          {
            "raw": "CRn",
            "clean": "CRn"
          },
          {
            "raw": "CRm",
            "clean": "CRm"
          },
          {
            "raw": "op2",
            "clean": "op2"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "Operation (S1E1R, S1E0W)"
        },
        {
          "name": "Xt",
          "desc": "Virtual Addr"
        }
      ],
      "extension": "System",
      "slug": "at_2",
      "rel_url": "armv8-a/at_2/",
      "linked_summary": "Translates a virtual address to a physical address (for debug/software).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Zero (Thumb)",
      "summary": "Branches to label if register is zero (Thumb-only, does not affect flags).",
      "syntax": "CBZ &lt;Rn&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "10110010 | i | 1 | imm5 | Rn",
        "hex_opcode": "0xB100",
        "visual_parts": [
          {
            "raw": "10110010",
            "clean": "10110010"
          },
          {
            "raw": "i",
            "clean": "i"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Register"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "cbz_2",
      "rel_url": "armv8-a/cbz_2/",
      "linked_summary": "Branches to label if register is <a href=\"../../armv9-a/zero_2/\">zero</a> (Thumb-only, does <a href=\"../../armv8-a/not_1/\">not</a> affect flags).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cbnz",
      "architecture": "ARMv8-A",
      "full_name": "Compare and Branch Non-Zero (Thumb)",
      "summary": "Branches to label if register is not zero (Thumb-only).",
      "syntax": "CBNZ &lt;Rn&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "10111010 | i | 1 | imm5 | Rn",
        "hex_opcode": "0xB900",
        "visual_parts": [
          {
            "raw": "10111010",
            "clean": "10111010"
          },
          {
            "raw": "i",
            "clean": "i"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Register"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "cbnz_2",
      "rel_url": "armv8-a/cbnz_2/",
      "linked_summary": "Branches to label if register is <a href=\"../../armv8-a/not_1/\">not</a> <a href=\"../../armv9-a/zero_2/\">zero</a> (Thumb-only).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "it",
      "architecture": "ARMv8-A",
      "full_name": "If-Then (Thumb)",
      "summary": "Makes up to 4 following instructions conditional (Thumb-only).",
      "syntax": "IT{x{y{z}}} &lt;cond&gt;",
      "encoding": {
        "format": "Thumb IT",
        "binary_pattern": "10111111 | firstcond | mask",
        "hex_opcode": "0xBF00",
        "visual_parts": [
          {
            "raw": "10111111",
            "clean": "10111111"
          },
          {
            "raw": "firstcond",
            "clean": "firstcond"
          },
          {
            "raw": "mask",
            "clean": "mask"
          }
        ]
      },
      "operands": [
        {
          "name": "cond",
          "desc": "Condition"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "it",
      "rel_url": "armv8-a/it/",
      "linked_summary": "Makes up to 4 following instructions conditional (Thumb-only).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbb",
      "architecture": "ARMv8-A",
      "full_name": "Table Branch Byte",
      "summary": "PC-relative branch using a table of bytes (Switch statements).",
      "syntax": "TBB [&lt;Rn&gt;, &lt;Rm&gt;]",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "111010001101 | Rn | 11110000 | Rm",
        "hex_opcode": "0xE8D0F000",
        "visual_parts": [
          {
            "raw": "111010001101",
            "clean": "111010001101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "11110000",
            "clean": "11110000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Table Base"
        },
        {
          "name": "Rm",
          "desc": "Index"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "tbb",
      "rel_url": "armv8-a/tbb/",
      "linked_summary": "PC-relative branch using a table of bytes (Switch statements).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbh",
      "architecture": "ARMv8-A",
      "full_name": "Table Branch Halfword",
      "summary": "PC-relative branch using a table of halfwords.",
      "syntax": "TBH [&lt;Rn&gt;, &lt;Rm&gt;, LSL #1]",
      "encoding": {
        "format": "Thumb Branch",
        "binary_pattern": "111010001101 | Rn | 11110001 | Rm",
        "hex_opcode": "0xE8D0F010",
        "visual_parts": [
          {
            "raw": "111010001101",
            "clean": "111010001101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "11110001",
            "clean": "11110001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Table Base"
        },
        {
          "name": "Rm",
          "desc": "Index"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "tbh",
      "rel_url": "armv8-a/tbh/",
      "linked_summary": "PC-relative branch using a table of halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qadd",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Add (A32)",
      "summary": "Adds two values and saturates the result.",
      "syntax": "QADD&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010000 | Rn | Rd | 00000101 | Rm",
        "hex_opcode": "0x01000050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Rn",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Sat)",
      "slug": "qadd",
      "rel_url": "armv8-a/qadd/",
      "linked_summary": "Adds two values <a href=\"../../armv8-a/and_6/\">and</a> saturates the result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qsub",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Subtract (A32)",
      "summary": "Subtracts two values and saturates the result.",
      "syntax": "QSUB&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010010 | Rn | Rd | 00000101 | Rm",
        "hex_opcode": "0x01200050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010010",
            "clean": "00010010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Rn",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Sat)",
      "slug": "qsub",
      "rel_url": "armv8-a/qsub/",
      "linked_summary": "Subtracts two values <a href=\"../../armv8-a/and_6/\">and</a> saturates the result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qdadd",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Double and Add",
      "summary": "Doubles the second operand, adds to first, and saturates.",
      "syntax": "QDADD&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010100 | Rn | Rd | 00000101 | Rm",
        "hex_opcode": "0x01400050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010100",
            "clean": "00010100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Rn",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Sat)",
      "slug": "qdadd",
      "rel_url": "armv8-a/qdadd/",
      "linked_summary": "Doubles the second operand, <a href=\"../../armv8-a/adds_5/\">adds</a> to first, <a href=\"../../armv8-a/and_6/\">and</a> saturates.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qdsub",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Double and Subtract",
      "summary": "Doubles the second operand, subtracts from first, and saturates.",
      "syntax": "QDSUB&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00010110 | Rn | Rd | 00000101 | Rm",
        "hex_opcode": "0x01600050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010110",
            "clean": "00010110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Rn",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Sat)",
      "slug": "qdsub",
      "rel_url": "armv8-a/qdsub/",
      "linked_summary": "Doubles the second operand, subtracts from first, <a href=\"../../armv8-a/and_6/\">and</a> saturates.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pld",
      "architecture": "ARMv8-A",
      "full_name": "Preload Data",
      "summary": "Hints memory system to bring data into cache.",
      "syntax": "PLD [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11110101 | U | 101 | Rn | 1111 | imm12",
        "hex_opcode": "0xF550F000",
        "visual_parts": [
          {
            "raw": "11110101",
            "clean": "11110101"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (System)",
      "slug": "pld",
      "rel_url": "armv8-a/pld/",
      "linked_summary": "Hints memory system to bring data into cache.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pli",
      "architecture": "ARMv8-A",
      "full_name": "Preload Instruction",
      "summary": "Hints memory system to bring instructions into cache.",
      "syntax": "PLI [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11110100 | U | 101 | Rn | 1111 | imm12",
        "hex_opcode": "0xF450F000",
        "visual_parts": [
          {
            "raw": "11110100",
            "clean": "11110100"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (System)",
      "slug": "pli",
      "rel_url": "armv8-a/pli/",
      "linked_summary": "Hints memory system to bring instructions into cache.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "srs",
      "architecture": "ARMv8-A",
      "full_name": "Store Return State",
      "summary": "Stores LR and SPSR to the stack of a specific mode.",
      "syntax": "SRS&lt;c&gt; SP{!}, #&lt;mode&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11111000 | P | U | 1 | W | 0 | 1101 | 00000 | mode",
        "hex_opcode": "0xF8CD0500",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "mode",
            "clean": "mode"
          }
        ]
      },
      "operands": [
        {
          "name": "mode",
          "desc": "Mode"
        }
      ],
      "extension": "A32 (System)",
      "slug": "srs",
      "rel_url": "armv8-a/srs/",
      "linked_summary": "Stores LR <a href=\"../../armv8-a/and_6/\">and</a> SPSR to the stack of a specific mode.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rfe",
      "architecture": "ARMv8-A",
      "full_name": "Return From Exception",
      "summary": "Loads PC and CPSR from the stack.",
      "syntax": "RFE&lt;c&gt; &lt;Rn&gt;{!}",
      "encoding": {
        "format": "System",
        "binary_pattern": "11111000 | P | U | 0 | W | 1 | Rn | 00001010",
        "hex_opcode": "0xF8100A00",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00001010",
            "clean": "00001010"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (System)",
      "slug": "rfe",
      "rel_url": "armv8-a/rfe/",
      "linked_summary": "Loads PC <a href=\"../../armv8-a/and_6/\">and</a> CPSR from the stack.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cps",
      "architecture": "ARMv8-A",
      "full_name": "Change Processor State",
      "summary": "Changes the processor mode or interrupt masks.",
      "syntax": "CPS&lt;effect&gt; &lt;iflags&gt; {, #&lt;mode&gt;}",
      "encoding": {
        "format": "System",
        "binary_pattern": "111100010000 | imod | m | 0 | mode",
        "hex_opcode": "0xF1000000",
        "visual_parts": [
          {
            "raw": "111100010000",
            "clean": "111100010000"
          },
          {
            "raw": "imod",
            "clean": "imod"
          },
          {
            "raw": "m",
            "clean": "m"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "mode",
            "clean": "mode"
          }
        ]
      },
      "operands": [
        {
          "name": "effect",
          "desc": "IE/ID"
        },
        {
          "name": "mode",
          "desc": "Mode"
        }
      ],
      "extension": "A32 (System)",
      "slug": "cps",
      "rel_url": "armv8-a/cps/",
      "linked_summary": "Changes the processor mode <a href=\"../../powerisa/or/\">or</a> interrupt masks.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setend",
      "architecture": "ARMv8-A",
      "full_name": "Set Endianness",
      "summary": "Sets the endianness for data accesses (BE/LE).",
      "syntax": "SETEND &lt;endian&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111000100000001000000 | E | 00000",
        "hex_opcode": "0xF1010000",
        "visual_parts": [
          {
            "raw": "1111000100000001000000",
            "clean": "1111000100000001000000"
          },
          {
            "raw": "E",
            "clean": "E"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "endian",
          "desc": "BE/LE"
        }
      ],
      "extension": "A32 (System)",
      "slug": "setend",
      "rel_url": "armv8-a/setend/",
      "linked_summary": "Sets the endianness for data accesses (BE/LE).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "yield",
      "architecture": "ARMv8-A",
      "full_name": "Yield (A32)",
      "summary": "Hints that the task is performing a spin-wait.",
      "syntax": "YIELD",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000000001",
        "hex_opcode": "0x0320F001",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000000001",
            "clean": "00110010000011110000000000000001"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "yield_1",
      "rel_url": "armv8-a/yield_1/",
      "linked_summary": "Hints that the task is performing a spin-<a href=\"../../powerisa/wait_1/\">wait</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfe",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Event (A32)",
      "summary": "Enters low-power state until an event occurs.",
      "syntax": "WFE",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000000010",
        "hex_opcode": "0x0320F002",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000000010",
            "clean": "00110010000011110000000000000010"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "wfe_1",
      "rel_url": "armv8-a/wfe_1/",
      "linked_summary": "Enters low-power state until an event occurs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfi",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Interrupt (A32)",
      "summary": "Enters low-power state until an interrupt occurs.",
      "syntax": "WFI",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000000011",
        "hex_opcode": "0x0320F003",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000000011",
            "clean": "00110010000011110000000000000011"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "wfi_1",
      "rel_url": "armv8-a/wfi_1/",
      "linked_summary": "Enters low-power state until an interrupt occurs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sev",
      "architecture": "ARMv8-A",
      "full_name": "Send Event (A32)",
      "summary": "Sends an event to all processors.",
      "syntax": "SEV",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000000100",
        "hex_opcode": "0x0320F004",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000000100",
            "clean": "00110010000011110000000000000100"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "sev_1",
      "rel_url": "armv8-a/sev_1/",
      "linked_summary": "Sends an event to all processors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sevl",
      "architecture": "ARMv8-A",
      "full_name": "Send Event Local (A32)",
      "summary": "Sends an event locally.",
      "syntax": "SEVL",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "00110010000011110000000000000101",
        "hex_opcode": "0x0320F005",
        "visual_parts": [
          {
            "raw": "00110010000011110000000000000101",
            "clean": "00110010000011110000000000000101"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "sevl_1",
      "rel_url": "armv8-a/sevl_1/",
      "linked_summary": "Sends an event locally.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dbg",
      "architecture": "ARMv8-A",
      "full_name": "Debug Hint",
      "summary": "Provides a hint to the debug system.",
      "syntax": "DBG #&lt;option&gt;",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "0011001000001111000000001111 | imm4",
        "hex_opcode": "0x0320F0F0",
        "visual_parts": [
          {
            "raw": "0011001000001111000000001111",
            "clean": "0011001000001111000000001111"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "Option"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dbg",
      "rel_url": "armv8-a/dbg/",
      "linked_summary": "Provides a <a href=\"../../armv8-a/hint/\">hint</a> to the debug system.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hlt",
      "architecture": "ARMv8-A",
      "full_name": "Halting Debug (Thumb)",
      "summary": "Enters halting debug state (Thumb encoding).",
      "syntax": "HLT #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011101010 | imm6",
        "hex_opcode": "0xBA80",
        "visual_parts": [
          {
            "raw": "1011101010",
            "clean": "1011101010"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "hlt_1",
      "rel_url": "armv8-a/hlt_1/",
      "linked_summary": "Enters halting debug state (Thumb encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bkpt",
      "architecture": "ARMv8-A",
      "full_name": "Breakpoint (Thumb)",
      "summary": "Software Breakpoint (Thumb encoding).",
      "syntax": "BKPT #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "10111110 | imm8",
        "hex_opcode": "0xBE00",
        "visual_parts": [
          {
            "raw": "10111110",
            "clean": "10111110"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "bkpt",
      "rel_url": "armv8-a/bkpt/",
      "linked_summary": "Software Breakpoint (Thumb encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "svc",
      "architecture": "ARMv8-A",
      "full_name": "Supervisor Call (Thumb)",
      "summary": "System Call (Thumb encoding).",
      "syntax": "SVC #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "11011111 | imm8",
        "hex_opcode": "0xDF00",
        "visual_parts": [
          {
            "raw": "11011111",
            "clean": "11011111"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "svc_1",
      "rel_url": "armv8-a/svc_1/",
      "linked_summary": "System Call (Thumb encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udf",
      "architecture": "ARMv8-A",
      "full_name": "Undefined Instruction",
      "summary": "Permanently undefined instruction (generates Undefined Instruction exception).",
      "syntax": "UDF #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "111001111111 | imm12 | 1111 | imm4",
        "hex_opcode": "0xE7F000F0",
        "visual_parts": [
          {
            "raw": "111001111111",
            "clean": "111001111111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "udf",
      "rel_url": "armv8-a/udf/",
      "linked_summary": "Permanently undefined instruction (generates Undefined Instruction exception).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udf",
      "architecture": "ARMv8-A",
      "full_name": "Undefined Instruction (Thumb)",
      "summary": "Permanently undefined instruction (Thumb).",
      "syntax": "UDF #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "11011110 | imm8",
        "hex_opcode": "0xDE00",
        "visual_parts": [
          {
            "raw": "11011110",
            "clean": "11011110"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "udf_1",
      "rel_url": "armv8-a/udf_1/",
      "linked_summary": "Permanently undefined instruction (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move to Special Register (Banked)",
      "summary": "Writes to a banked register from a general-purpose register.",
      "syntax": "MSR &lt;banked_reg&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "111000010010 | R | 0010 | Rn | 00 | sysm",
        "hex_opcode": "0xE1200200",
        "visual_parts": [
          {
            "raw": "111000010010",
            "clean": "111000010010"
          },
          {
            "raw": "R",
            "clean": "R"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "sysm",
            "clean": "sysm"
          }
        ]
      },
      "operands": [
        {
          "name": "banked_reg",
          "desc": "Banked"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "A32 (System)",
      "slug": "msr_1",
      "rel_url": "armv8-a/msr_1/",
      "linked_summary": "Writes to a banked register from a general-purpose register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrs",
      "architecture": "ARMv8-A",
      "full_name": "Move from Special Register (Banked)",
      "summary": "Reads a banked register into a general-purpose register.",
      "syntax": "MRS &lt;Rd&gt;, &lt;banked_reg&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "111000010000 | R | 0010 | Rd | 00 | sysm",
        "hex_opcode": "0xE1000200",
        "visual_parts": [
          {
            "raw": "111000010000",
            "clean": "111000010000"
          },
          {
            "raw": "R",
            "clean": "R"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "sysm",
            "clean": "sysm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "banked_reg",
          "desc": "Banked"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrs_1",
      "rel_url": "armv8-a/mrs_1/",
      "linked_summary": "Reads a banked register into a general-purpose register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtb",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert Half-Precision (Bottom)",
      "summary": "Converts single-precision to half-precision (Bottom half).",
      "syntax": "VCVTB&lt;c&gt;.F16.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 0 | D | 0010 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0xEB20A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest (Half)"
        },
        {
          "name": "Sm",
          "desc": "Src (Single)"
        }
      ],
      "extension": "VFP (Half)",
      "slug": "vcvtb",
      "rel_url": "armv8-a/vcvtb/",
      "linked_summary": "Converts single-precision to half-precision (Bottom half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert Half-Precision (Top)",
      "summary": "Converts single-precision to half-precision (Top half).",
      "syntax": "VCVTT&lt;c&gt;.F16.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 0 | D | 0010 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0xEB20AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest (Half)"
        },
        {
          "name": "Sm",
          "desc": "Src (Single)"
        }
      ],
      "extension": "VFP (Half)",
      "slug": "vcvtt",
      "rel_url": "armv8-a/vcvtt/",
      "linked_summary": "Converts single-precision to half-precision (Top half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsel",
      "architecture": "ARMv8-A",
      "full_name": "Vector Select (Double)",
      "summary": "Selects between two double-precision registers based on flags.",
      "syntax": "VSEL&lt;cond&gt;.F64 &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Misc",
        "binary_pattern": "11111110 | 0 | D | cc | Vn | Vd | 1011 | N | 0 | M | Vm",
        "hex_opcode": "0xFE000B00",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "cc",
            "clean": "cc"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vsel_1",
      "rel_url": "armv8-a/vsel_1/",
      "linked_summary": "Selects between two double-precision registers based on flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vmaxnm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Maximum Number (Double)",
      "summary": "Returns larger double-precision value, handling NaNs.",
      "syntax": "VMAXNM&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Misc",
        "binary_pattern": "11111110 | 1 | D | 00 | Vn | Vd | 1011 | N | 0 | M | Vm",
        "hex_opcode": "0xFE800B00",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vmaxnm_1",
      "rel_url": "armv8-a/vmaxnm_1/",
      "linked_summary": "Returns larger double-precision value, handling NaNs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vminnm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Minimum Number (Double)",
      "summary": "Returns smaller double-precision value, handling NaNs.",
      "syntax": "VMINNM&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Misc",
        "binary_pattern": "11111110 | 1 | D | 00 | Vn | Vd | 1011 | N | 1 | M | Vm",
        "hex_opcode": "0xFE800B40",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vminnm_1",
      "rel_url": "armv8-a/vminnm_1/",
      "linked_summary": "Returns smaller double-precision value, handling NaNs.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Current)",
      "summary": "Rounds float to integral float using FPSCR rounding mode.",
      "syntax": "VRINTR&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0110 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0xEB60A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintr",
      "rel_url": "armv8-a/vrintr/",
      "linked_summary": "Rounds float to integral float using FPSCR rounding mode.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintx",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Exact)",
      "summary": "Rounds float to integral float, raising Inexact exception.",
      "syntax": "VRINTX&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0111 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0xEB70A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintx",
      "rel_url": "armv8-a/vrintx/",
      "linked_summary": "Rounds float to integral float, raising Inexact exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha512h",
      "architecture": "ARMv8-A",
      "full_name": "SHA512 Hash Part 1 (A32)",
      "summary": "SHA512 hash update part 1.",
      "syntax": "SHA512H.64 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3200C00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto (SHA512)",
      "slug": "sha512h",
      "rel_url": "armv8-a/sha512h/",
      "linked_summary": "SHA512 hash update part 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha512h2",
      "architecture": "ARMv8-A",
      "full_name": "SHA512 Hash Part 2 (A32)",
      "summary": "SHA512 hash update part 2.",
      "syntax": "SHA512H2.64 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3200C10",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Qm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto (SHA512)",
      "slug": "sha512h2",
      "rel_url": "armv8-a/sha512h2/",
      "linked_summary": "SHA512 hash update part 2.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha512su0",
      "architecture": "ARMv8-A",
      "full_name": "SHA512 Schedule Update 0 (A32)",
      "summary": "SHA512 schedule update instruction 0.",
      "syntax": "SHA512SU0.64 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 10 | Vd | 00110 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3BA0600",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "Crypto (SHA512)",
      "slug": "sha512su0",
      "rel_url": "armv8-a/sha512su0/",
      "linked_summary": "SHA512 schedule update instruction 0.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha512su1",
      "architecture": "ARMv8-A",
      "full_name": "SHA512 Schedule Update 1 (A32)",
      "summary": "SHA512 schedule update instruction 1.",
      "syntax": "SHA512SU1.64 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 10 | Vn | Vd | 1101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3200D00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src1"
        },
        {
          "name": "Qm",
          "desc": "Src2"
        }
      ],
      "extension": "Crypto (SHA512)",
      "slug": "sha512su1",
      "rel_url": "armv8-a/sha512su1/",
      "linked_summary": "SHA512 schedule update instruction 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3ss1",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Step 1 (A32)",
      "summary": "SM3 cryptographic hash step 1.",
      "syntax": "SM3SS1.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2200C00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3ss1",
      "rel_url": "armv8-a/sm3ss1/",
      "linked_summary": "SM3 cryptographic hash step 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3tt1a",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Step 2A (A32)",
      "summary": "SM3 cryptographic hash step 2A.",
      "syntax": "SM3TT1A.32 &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Crypto Imm",
        "binary_pattern": "11111110 | 10 | imm2 | Vn | Vd | 1000 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFE800800",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        },
        {
          "name": "imm",
          "desc": "Rot"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3tt1a",
      "rel_url": "armv8-a/sm3tt1a/",
      "linked_summary": "SM3 cryptographic hash step 2A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3tt1b",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Step 2B (A32)",
      "summary": "SM3 cryptographic hash step 2B.",
      "syntax": "SM3TT1B.32 &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Crypto Imm",
        "binary_pattern": "11111110 | 10 | imm2 | Vn | Vd | 1000 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFE800810",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        },
        {
          "name": "imm",
          "desc": "Rot"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3tt1b",
      "rel_url": "armv8-a/sm3tt1b/",
      "linked_summary": "SM3 cryptographic hash step 2B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3tt2a",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Step 3A (A32)",
      "summary": "SM3 cryptographic hash step 3A.",
      "syntax": "SM3TT2A.32 &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Crypto Imm",
        "binary_pattern": "11111110 | 10 | imm2 | Vn | Vd | 1001 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFE900800",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        },
        {
          "name": "imm",
          "desc": "Rot"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3tt2a",
      "rel_url": "armv8-a/sm3tt2a/",
      "linked_summary": "SM3 cryptographic hash step 3A.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3tt2b",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Step 3B (A32)",
      "summary": "SM3 cryptographic hash step 3B.",
      "syntax": "SM3TT2B.32 &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Crypto Imm",
        "binary_pattern": "11111110 | 10 | imm2 | Vn | Vd | 1001 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFE900810",
        "visual_parts": [
          {
            "raw": "11111110",
            "clean": "11111110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        },
        {
          "name": "imm",
          "desc": "Rot"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3tt2b",
      "rel_url": "armv8-a/sm3tt2b/",
      "linked_summary": "SM3 cryptographic hash step 3B.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3partw1",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Part Word 1 (A32)",
      "summary": "SM3 schedule update part 1.",
      "syntax": "SM3PARTW1.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200C10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3partw1",
      "rel_url": "armv8-a/sm3partw1/",
      "linked_summary": "SM3 schedule update part 1.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm3partw2",
      "architecture": "ARMv8-A",
      "full_name": "SM3 Part Word 2 (A32)",
      "summary": "SM3 schedule update part 2.",
      "syntax": "SM3PARTW2.32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 3-Reg",
        "binary_pattern": "11110010 | 0 | 0 | 10 | Vn | Vd | 1101 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2200D10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "Crypto (SM3)",
      "slug": "sm3partw2",
      "rel_url": "armv8-a/sm3partw2/",
      "linked_summary": "SM3 schedule update part 2.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm4e",
      "architecture": "ARMv8-A",
      "full_name": "SM4 Encrypt (A32)",
      "summary": "SM4 encryption step.",
      "syntax": "SM4E.32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 10 | Vd | 00100 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3BA0480",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto (SM4)",
      "slug": "sm4e",
      "rel_url": "armv8-a/sm4e/",
      "linked_summary": "SM4 encryption step.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sm4ekey",
      "architecture": "ARMv8-A",
      "full_name": "SM4 Key (A32)",
      "summary": "SM4 key schedule step.",
      "syntax": "SM4EKEY.32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "Crypto 2-Reg",
        "binary_pattern": "11110011 | 1 | D | 11 | 10 | 10 | Vd | 00101 | Q | M | 1 | Vm",
        "hex_opcode": "0xF3BA0580",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto (SM4)",
      "slug": "sm4ekey",
      "rel_url": "armv8-a/sm4ekey/",
      "linked_summary": "SM4 key schedule step.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaexb",
      "architecture": "ARMv8-A",
      "full_name": "Load Acquire Exclusive Byte (A32)",
      "summary": "Loads a byte, acquires semantics, marks exclusive.",
      "syntax": "LDAEXB&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load Excl",
        "binary_pattern": "cond | 0001 | 1101 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01D00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldaexb",
      "rel_url": "armv8-a/ldaexb/",
      "linked_summary": "Loads a byte, acquires semantics, marks exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaexh",
      "architecture": "ARMv8-A",
      "full_name": "Load Acquire Exclusive Halfword (A32)",
      "summary": "Loads a halfword, acquires semantics, marks exclusive.",
      "syntax": "LDAEXH&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load Excl",
        "binary_pattern": "cond | 0001 | 1111 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01F00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldaexh",
      "rel_url": "armv8-a/ldaexh/",
      "linked_summary": "Loads a halfword, acquires semantics, marks exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaexd",
      "architecture": "ARMv8-A",
      "full_name": "Load Acquire Exclusive Double (A32)",
      "summary": "Loads a doubleword, acquires semantics, marks exclusive.",
      "syntax": "LDAEXD&lt;c&gt; &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load Excl",
        "binary_pattern": "cond | 0001 | 1011 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01B00F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldaexd",
      "rel_url": "armv8-a/ldaexd/",
      "linked_summary": "Loads a doubleword, acquires semantics, marks exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlexb",
      "architecture": "ARMv8-A",
      "full_name": "Store Release Exclusive Byte (A32)",
      "summary": "Stores a byte with Release semantics if exclusive.",
      "syntax": "STLEXB&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Store Excl",
        "binary_pattern": "cond | 0001 | 1100 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01C00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "stlexb",
      "rel_url": "armv8-a/stlexb/",
      "linked_summary": "Stores a byte with Release semantics if exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlexh",
      "architecture": "ARMv8-A",
      "full_name": "Store Release Exclusive Halfword (A32)",
      "summary": "Stores a halfword with Release semantics if exclusive.",
      "syntax": "STLEXH&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Store Excl",
        "binary_pattern": "cond | 0001 | 1110 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01E00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "stlexh",
      "rel_url": "armv8-a/stlexh/",
      "linked_summary": "Stores a halfword with Release semantics if exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stlexd",
      "architecture": "ARMv8-A",
      "full_name": "Store Release Exclusive Double (A32)",
      "summary": "Stores a doubleword with Release semantics if exclusive.",
      "syntax": "STLEXD&lt;c&gt; &lt;Rd&gt;, &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Store Excl",
        "binary_pattern": "cond | 0001 | 1010 | Rn | Rd | 1111 | 1001 | Rt",
        "hex_opcode": "0x01A00F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src 1"
        },
        {
          "name": "Rt2",
          "desc": "Src 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "stlexd",
      "rel_url": "armv8-a/stlexd/",
      "linked_summary": "Stores a doubleword with Release semantics if exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcadd",
      "architecture": "ARMv8-A",
      "full_name": "Vector Complex Add (A32)",
      "summary": "Complex integer addition with rotation (NEON).",
      "syntax": "VCADD&lt;c&gt;.I&lt;size&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "NEON Complex",
        "binary_pattern": "11111100 | 1 | sz | 0 | Vn | Vd | 1000 | 0 | 1 | M | rot | Vm",
        "hex_opcode": "0xFC800840",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "NEON (Complex)",
      "slug": "vcadd",
      "rel_url": "armv8-a/vcadd/",
      "linked_summary": "Complex integer addition with rotation (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Complex Multiply Accumulate (A32)",
      "summary": "Complex integer multiply-accumulate with rotation.",
      "syntax": "VCMLA&lt;c&gt;.I&lt;size&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;, #&lt;rot&gt;",
      "encoding": {
        "format": "NEON Complex",
        "binary_pattern": "11111100 | 1 | sz | 0 | Vn | Vd | 1000 | N | 1 | M | rot | Vm",
        "hex_opcode": "0xFC800840",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "NEON (Complex)",
      "slug": "vcmla",
      "rel_url": "armv8-a/vcmla/",
      "linked_summary": "Complex integer multiply-accumulate with rotation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbfdot",
      "architecture": "ARMv8-A",
      "full_name": "Vector BFloat16 Dot Product (A32)",
      "summary": "BFloat16 dot product to float32 accumulator.",
      "syntax": "VBFDOT&lt;c&gt;.BF16 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON BFloat16",
        "binary_pattern": "11111100 | 0 | 0 | 00 | Vn | Vd | 1101 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFC000D10",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (BFloat16)",
      "slug": "vbfdot",
      "rel_url": "armv8-a/vbfdot/",
      "linked_summary": "BFloat16 dot product to float32 accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbfmmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector BFloat16 Matrix Multiply (A32)",
      "summary": "BFloat16 matrix multiply-accumulate.",
      "syntax": "VBFMMLA&lt;c&gt;.BF16 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON BFloat16",
        "binary_pattern": "11111100 | 0 | 0 | 11 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFC300C10",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (BFloat16)",
      "slug": "vbfmmla",
      "rel_url": "armv8-a/vbfmmla/",
      "linked_summary": "BFloat16 matrix multiply-accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vbfcvt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert BFloat16 (A32)",
      "summary": "Converts Float32 to BFloat16.",
      "syntax": "VBFCVT&lt;c&gt;.BF16.F32 &lt;Qd&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON BFloat16",
        "binary_pattern": "11110011 | 1 | D | 11 | 01 | 10 | Vd | 00110 | Q | M | 0 | Vm",
        "hex_opcode": "0xF3B60600",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        }
      ],
      "extension": "NEON (BFloat16)",
      "slug": "vbfcvt",
      "rel_url": "armv8-a/vbfcvt/",
      "linked_summary": "Converts Float32 to BFloat16.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vusdot",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned-Signed Dot Product (A32)",
      "summary": "Dot product of unsigned (src1) and signed (src2) bytes.",
      "syntax": "VUSDOT&lt;c&gt;.S8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON DotProd",
        "binary_pattern": "11111100 | 1 | 0 | 00 | Vn | Vd | 1101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFC800D00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Unsigned"
        },
        {
          "name": "Qm",
          "desc": "Signed"
        }
      ],
      "extension": "NEON (DotProd)",
      "slug": "vusdot",
      "rel_url": "armv8-a/vusdot/",
      "linked_summary": "Dot product of unsigned (src1) <a href=\"../../armv8-a/and_6/\">and</a> signed (src2) bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsmmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Signed Int8 Matrix Multiply (A32)",
      "summary": "Matrix multiply-accumulate (Signed Int8).",
      "syntax": "VSMMLA&lt;c&gt;.S8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON MatMul",
        "binary_pattern": "11111100 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFC200C00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (MatMul)",
      "slug": "vsmmla",
      "rel_url": "armv8-a/vsmmla/",
      "linked_summary": "Matrix multiply-accumulate (Signed Int8).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vusmmla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned-Signed Matrix Multiply (A32)",
      "summary": "Matrix multiply-accumulate (Unsigned x Signed Int8).",
      "syntax": "VUSMMLA&lt;c&gt;.S8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON MatMul",
        "binary_pattern": "11111100 | 1 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xFCA00C00",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Unsigned"
        },
        {
          "name": "Qm",
          "desc": "Signed"
        }
      ],
      "extension": "NEON (MatMul)",
      "slug": "vusmmla",
      "rel_url": "armv8-a/vusmmla/",
      "linked_summary": "Matrix multiply-accumulate (Unsigned x Signed Int8).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vummla",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Matrix Multiply (A32)",
      "summary": "Matrix multiply-accumulate (Unsigned Int8).",
      "syntax": "VUMMLA&lt;c&gt;.U8 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON MatMul",
        "binary_pattern": "11111100 | 0 | 0 | 10 | Vn | Vd | 1100 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xFC200C10",
        "visual_parts": [
          {
            "raw": "11111100",
            "clean": "11111100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (MatMul)",
      "slug": "vummla",
      "rel_url": "armv8-a/vummla/",
      "linked_summary": "Matrix multiply-accumulate (Unsigned Int8).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vjcvt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Javascript Convert (A32)",
      "summary": "Converts double to signed 32-bit integer (JS semantics).",
      "syntax": "VJCVT&lt;c&gt;.S32.F64 &lt;Sd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "11101110 | 1 | D | 11 | 11 | 01 | Vd | 1011 | 1 | M | 0 | Vm",
        "hex_opcode": "0xEEBE0B40",
        "visual_parts": [
          {
            "raw": "11101110",
            "clean": "11101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (JS)",
      "slug": "vjcvt",
      "rel_url": "armv8-a/vjcvt/",
      "linked_summary": "Converts double to signed 32-<a href=\"../../armv8-a/bit/\">bit</a> integer (JS semantics).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pldw",
      "architecture": "ARMv8-A",
      "full_name": "Preload Data for Write (A32)",
      "summary": "Hints memory system to bring data into cache for writing.",
      "syntax": "PLDW [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11110101 | U | 001 | Rn | 1111 | imm12",
        "hex_opcode": "0xF510F000",
        "visual_parts": [
          {
            "raw": "11110101",
            "clean": "11110101"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "pldw",
      "rel_url": "armv8-a/pldw/",
      "linked_summary": "Hints memory system to bring data into cache for writing.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pldw",
      "architecture": "ARMv8-A",
      "full_name": "Preload Data for Write (Thumb)",
      "summary": "Hints memory system to bring data into cache for writing (Thumb).",
      "syntax": "PLDW [&lt;Rn&gt;, #&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load/Store",
        "binary_pattern": "111110001001 | Rn | 1111 | imm12",
        "hex_opcode": "0xF890F000",
        "visual_parts": [
          {
            "raw": "111110001001",
            "clean": "111110001001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "T32 (Thumb2)",
      "slug": "pldw_1",
      "rel_url": "armv8-a/pldw_1/",
      "linked_summary": "Hints memory system to bring data into cache for writing (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sb",
      "architecture": "ARMv8-A",
      "full_name": "Speculation Barrier (A32)",
      "summary": "Prevents speculative execution across the barrier (v8.0).",
      "syntax": "SB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001110000",
        "hex_opcode": "0xF57FF070",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001110000",
            "clean": "11110101011111111111000001110000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (v8.0)",
      "slug": "sb",
      "rel_url": "armv8-a/sb/",
      "linked_summary": "Prevents speculative execution across the barrier (v8.0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssbb",
      "architecture": "ARMv8-A",
      "full_name": "Speculative Store Bypass Barrier (A32)",
      "summary": "Prevents speculative loads bypassing earlier stores (v8.0).",
      "syntax": "SSBB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001000000",
        "hex_opcode": "0xF57FF040",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001000000",
            "clean": "11110101011111111111000001000000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (v8.0)",
      "slug": "ssbb",
      "rel_url": "armv8-a/ssbb/",
      "linked_summary": "Prevents speculative loads bypassing earlier stores (v8.0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pssbb",
      "architecture": "ARMv8-A",
      "full_name": "Physical Speculative Store Bypass Barrier (A32)",
      "summary": "Prevents speculation on physical resources (v8.0).",
      "syntax": "PSSBB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001000100",
        "hex_opcode": "0xF57FF044",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001000100",
            "clean": "11110101011111111111000001000100"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (v8.0)",
      "slug": "pssbb",
      "rel_url": "armv8-a/pssbb/",
      "linked_summary": "Prevents speculation on physical resources (v8.0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tsb",
      "architecture": "ARMv8-A",
      "full_name": "Trace Synchronization Barrier (A32)",
      "summary": "Ensures trace generation is complete (v8.2).",
      "syntax": "TSB CSYNC",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001001000",
        "hex_opcode": "0xF57FF048",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001001000",
            "clean": "11110101011111111111000001001000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Trace)",
      "slug": "tsb",
      "rel_url": "armv8-a/tsb/",
      "linked_summary": "Ensures trace generation is complete (v8.2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csdb",
      "architecture": "ARMv8-A",
      "full_name": "Consumption of Speculative Data Barrier (A32)",
      "summary": "Prevents speculative data consumption (v8.0).",
      "syntax": "CSDB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001010000",
        "hex_opcode": "0xF57FF050",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001010000",
            "clean": "11110101011111111111000001010000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (v8.0)",
      "slug": "csdb_1",
      "rel_url": "armv8-a/csdb_1/",
      "linked_summary": "Prevents speculative data consumption (v8.0).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "esb",
      "architecture": "ARMv8-A",
      "full_name": "Error Synchronization Barrier (A32)",
      "summary": "Synchronizes system errors (v8.2).",
      "syntax": "ESB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001010000",
        "hex_opcode": "0xF57FF050",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001010000",
            "clean": "11110101011111111111000001010000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (RAS)",
      "slug": "esb_2",
      "rel_url": "armv8-a/esb_2/",
      "linked_summary": "Synchronizes system errors (v8.2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dfb",
      "architecture": "ARMv8-A",
      "full_name": "Debug Flush Barrier (A32)",
      "summary": "Deprecated alias for DSB.",
      "syntax": "DFB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11110101011111111111000001001100",
        "hex_opcode": "0xF57FF04C",
        "visual_parts": [
          {
            "raw": "11110101011111111111000001001100",
            "clean": "11110101011111111111000001001100"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Legacy)",
      "slug": "dfb",
      "rel_url": "armv8-a/dfb/",
      "linked_summary": "Deprecated alias for DSB.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bxj",
      "architecture": "ARMv8-A",
      "full_name": "Branch and Exchange Jazelle (A32)",
      "summary": "Legacy instruction to enter Jazelle state (Now behaves like BX).",
      "syntax": "BXJ&lt;c&gt; &lt;Rm&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "cond | 0001 | 0010 | 1111 | 1111 | 1111 | 0010 | Rm",
        "hex_opcode": "0x012FFF20",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rm",
          "desc": "Target"
        }
      ],
      "extension": "A32 (Legacy)",
      "slug": "bxj",
      "rel_url": "armv8-a/bxj/",
      "linked_summary": "Legacy instruction to <a href=\"../../x86/enter/\">enter</a> Jazelle state (Now behaves like BX).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Minus Infinity)",
      "summary": "Rounds float towards Minus Infinity (Floor).",
      "syntax": "VRINTM&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0101 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0xEB50AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintm",
      "rel_url": "armv8-a/vrintm/",
      "linked_summary": "Rounds float towards Minus Infinity (Floor).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point (Plus Infinity)",
      "summary": "Rounds float towards Plus Infinity (Ceil).",
      "syntax": "VRINTP&lt;c&gt;.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0100 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0xEB40AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintp",
      "rel_url": "armv8-a/vrintp/",
      "linked_summary": "Rounds float towards Plus Infinity (Ceil).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintm",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point Double (Minus Infinity)",
      "summary": "Rounds double towards Minus Infinity (Floor).",
      "syntax": "VRINTM&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0101 | Vd | 1011 | 11 | M | 0 | Vm",
        "hex_opcode": "0xEB50BC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintm_1",
      "rel_url": "armv8-a/vrintm_1/",
      "linked_summary": "Rounds double towards Minus Infinity (Floor).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrintp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Round Floating-Point Double (Plus Infinity)",
      "summary": "Rounds double towards Plus Infinity (Ceil).",
      "syntax": "VRINTP&lt;c&gt;.F64 &lt;Dd&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "VFP Unary",
        "binary_pattern": "cond | 11101011 | 0 | D | 0100 | Vd | 1011 | 11 | M | 0 | Vm",
        "hex_opcode": "0xEB40BC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dm",
          "desc": "Src"
        }
      ],
      "extension": "VFP (Float)",
      "slug": "vrintp_1",
      "rel_url": "armv8-a/vrintp_1/",
      "linked_summary": "Rounds double towards Plus Infinity (Ceil).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hlt",
      "architecture": "ARMv8-A",
      "full_name": "Halting Debug (A32)",
      "summary": "Enters halting debug state (A32 encoding).",
      "syntax": "HLT #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 00010000 | imm12 | 01110000 | imm4",
        "hex_opcode": "0x01000070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "01110000",
            "clean": "01110000"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "hlt_2",
      "rel_url": "armv8-a/hlt_2/",
      "linked_summary": "Enters halting debug state (A32 encoding).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move Immediate to Special Register (A32)",
      "summary": "Writes an immediate to a status register (A32).",
      "syntax": "MSR &lt;spec_reg&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 00110010 | mask | 1111 | rotate | imm8",
        "hex_opcode": "0x0320F000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00110010",
            "clean": "00110010"
          },
          {
            "raw": "mask",
            "clean": "mask"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "rotate",
            "clean": "rotate"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "spec_reg",
          "desc": "CPSR/SPSR"
        },
        {
          "name": "imm",
          "desc": "Value"
        }
      ],
      "extension": "A32 (System)",
      "slug": "msr_2",
      "rel_url": "armv8-a/msr_2/",
      "linked_summary": "Writes an immediate to a status register (A32).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move Immediate to Special Register (Thumb)",
      "summary": "Writes an immediate to a status register (Thumb).",
      "syntax": "MSR &lt;spec_reg&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "111100111000 | 00 | 0 | 0 | 1000 | 0 | imm8",
        "hex_opcode": "0xF3800000",
        "visual_parts": [
          {
            "raw": "111100111000",
            "clean": "111100111000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "spec_reg",
          "desc": "CPSR/SPSR"
        },
        {
          "name": "imm",
          "desc": "Value"
        }
      ],
      "extension": "T32 (System)",
      "slug": "msr_3",
      "rel_url": "armv8-a/msr_3/",
      "linked_summary": "Writes an immediate to a status register (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eret",
      "architecture": "ARMv8-A",
      "full_name": "Exception Return (A32)",
      "summary": "Returns from an exception (A32).",
      "syntax": "ERET",
      "encoding": {
        "format": "System",
        "binary_pattern": "11111000000000000000000000001110",
        "hex_opcode": "0xF800000E",
        "visual_parts": [
          {
            "raw": "11111000000000000000000000001110",
            "clean": "11111000000000000000000000001110"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "eret_1",
      "rel_url": "armv8-a/eret_1/",
      "linked_summary": "Returns from an exception (A32).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract and Return (A32)",
      "summary": "Subs PC, LR, #imm (Exception return mechanism).",
      "syntax": "SUBS PC, LR, #&lt;imm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00100101 | 1110 | 1111 | imm12",
        "hex_opcode": "0x025EF000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "subs_3",
      "rel_url": "armv8-a/subs_3/",
      "linked_summary": "Subs PC, LR, #imm (Exception return mechanism).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register PC-Relative (A32)",
      "summary": "Loads a word from a label.",
      "syntax": "LDR&lt;c&gt; &lt;Rt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Load Literal",
        "binary_pattern": "cond | 0101 | U | 001 | 1111 | Rt | imm12",
        "hex_opcode": "0x051F0000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldr_4",
      "rel_url": "armv8-a/ldr_4/",
      "linked_summary": "Loads a word from a label.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register PC-Relative (Thumb)",
      "summary": "Loads a word from a label (Thumb).",
      "syntax": "LDR &lt;Rt&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "01001 | Rt | imm8",
        "hex_opcode": "0x4800",
        "visual_parts": [
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "ldr_5",
      "rel_url": "armv8-a/ldr_5/",
      "linked_summary": "Loads a word from a label (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adr",
      "architecture": "ARMv8-A",
      "full_name": "Form PC-relative Address (Thumb)",
      "summary": "Adds an immediate value to the PC (Thumb).",
      "syntax": "ADR &lt;Rd&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "10100 | Rd | imm8",
        "hex_opcode": "0xA000",
        "visual_parts": [
          {
            "raw": "10100",
            "clean": "10100"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "adr_1",
      "rel_url": "armv8-a/adr_1/",
      "linked_summary": "Adds an immediate value to the PC (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsb",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Subtract (Thumb)",
      "summary": "Reverse Subtract (Thumb 16-bit).",
      "syntax": "RSB &lt;Rd&gt;, &lt;Rn&gt;, #0",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "0100001001 | Rn | Rd",
        "hex_opcode": "0x4240",
        "visual_parts": [
          {
            "raw": "0100001001",
            "clean": "0100001001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "T32 (Thumb)",
      "slug": "rsb",
      "rel_url": "armv8-a/rsb/",
      "linked_summary": "Reverse Subtract (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hvc",
      "architecture": "ARMv8-A",
      "full_name": "Hypervisor Call (Thumb)",
      "summary": "Calls the Hypervisor (EL2) from Thumb state.",
      "syntax": "HVC #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1111011111100000 | 1000 | imm4",
        "hex_opcode": "0xF7E08000",
        "visual_parts": [
          {
            "raw": "1111011111100000",
            "clean": "1111011111100000"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (Virtualization)",
      "slug": "hvc_1",
      "rel_url": "armv8-a/hvc_1/",
      "linked_summary": "Calls the Hypervisor (EL2) from Thumb state.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smc",
      "architecture": "ARMv8-A",
      "full_name": "Secure Monitor Call (Thumb)",
      "summary": "Calls the Secure Monitor (EL3) from Thumb state.",
      "syntax": "SMC #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1111011111110000 | 1000 | imm4",
        "hex_opcode": "0xF7F08000",
        "visual_parts": [
          {
            "raw": "1111011111110000",
            "clean": "1111011111110000"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (Security)",
      "slug": "smc_1",
      "rel_url": "armv8-a/smc_1/",
      "linked_summary": "Calls the Secure Monitor (EL3) from Thumb state.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eret",
      "architecture": "ARMv8-A",
      "full_name": "Exception Return (Thumb)",
      "summary": "Returns from an exception (Thumb state).",
      "syntax": "ERET",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "11110011110111101000111100000000",
        "hex_opcode": "0xF3DE8F00",
        "visual_parts": [
          {
            "raw": "11110011110111101000111100000000",
            "clean": "11110011110111101000111100000000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (System)",
      "slug": "eret_2",
      "rel_url": "armv8-a/eret_2/",
      "linked_summary": "Returns from an exception (Thumb state).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "subs",
      "architecture": "ARMv8-A",
      "full_name": "Subtract and Return (Thumb)",
      "summary": "Subs PC, LR, #imm (Exception return mechanism).",
      "syntax": "SUBS PC, LR, #&lt;imm&gt;",
      "encoding": {
        "format": "Thumb Data Proc",
        "binary_pattern": "11110011110111101000111100000000",
        "hex_opcode": "0xF3DE8F00",
        "visual_parts": [
          {
            "raw": "11110011110111101000111100000000",
            "clean": "11110011110111101000111100000000"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "subs_4",
      "rel_url": "armv8-a/subs_4/",
      "linked_summary": "Subs PC, LR, #imm (Exception return mechanism).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfc",
      "architecture": "ARMv8-A",
      "full_name": "Bit Field Clear (Thumb)",
      "summary": "Clears a bitfield in a register.",
      "syntax": "BFC &lt;Rd&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Thumb Bitfield",
        "binary_pattern": "11110011011011110000 | Rd | 0 | imm3 | imm2",
        "hex_opcode": "0xF36F0000",
        "visual_parts": [
          {
            "raw": "11110011011011110000",
            "clean": "11110011011011110000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "lsb",
          "desc": "Start"
        },
        {
          "name": "width",
          "desc": "Width"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bfc",
      "rel_url": "armv8-a/bfc/",
      "linked_summary": "Clears a bitfield <a href=\"../../x86/in/\">in</a> a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfi",
      "architecture": "ARMv8-A",
      "full_name": "Bit Field Insert (Thumb)",
      "summary": "Inserts a bitfield into a register.",
      "syntax": "BFI &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Thumb Bitfield",
        "binary_pattern": "111100110110 | Rn | 0 | imm3 | Rd | imm2",
        "hex_opcode": "0xF3600000",
        "visual_parts": [
          {
            "raw": "111100110110",
            "clean": "111100110110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        },
        {
          "name": "lsb",
          "desc": "Start"
        },
        {
          "name": "width",
          "desc": "Width"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bfi",
      "rel_url": "armv8-a/bfi/",
      "linked_summary": "Inserts a bitfield into a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbfx",
      "architecture": "ARMv8-A",
      "full_name": "Signed Bit Field Extract (Thumb)",
      "summary": "Extracts and sign-extends bits.",
      "syntax": "SBFX &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Thumb Bitfield",
        "binary_pattern": "111100110100 | Rn | 0 | imm3 | Rd | imm2",
        "hex_opcode": "0xF3400000",
        "visual_parts": [
          {
            "raw": "111100110100",
            "clean": "111100110100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sbfx_1",
      "rel_url": "armv8-a/sbfx_1/",
      "linked_summary": "Extracts <a href=\"../../armv8-a/and_6/\">and</a> sign-extends bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ubfx",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Bit Field Extract (Thumb)",
      "summary": "Extracts and zero-extends bits.",
      "syntax": "UBFX &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Thumb Bitfield",
        "binary_pattern": "111100111100 | Rn | 0 | imm3 | Rd | imm2",
        "hex_opcode": "0xF3C00000",
        "visual_parts": [
          {
            "raw": "111100111100",
            "clean": "111100111100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm3",
            "clean": "imm3"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm2",
            "clean": "imm2"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ubfx_1",
      "rel_url": "armv8-a/ubfx_1/",
      "linked_summary": "Extracts <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv9-a/zero_2/\">zero</a>-extends bits.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rbit",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bits (Thumb)",
      "summary": "Reverses bits in a 32-bit register.",
      "syntax": "RBIT &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Misc",
        "binary_pattern": "111110101001 | Rm | 1111 | Rd | 1010",
        "hex_opcode": "0xFA90F0A0",
        "visual_parts": [
          {
            "raw": "111110101001",
            "clean": "111110101001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rbit_2",
      "rel_url": "armv8-a/rbit_2/",
      "linked_summary": "Reverses bits <a href=\"../../x86/in/\">in</a> a 32-<a href=\"../../armv8-a/bit/\">bit</a> register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes (Thumb)",
      "summary": "Reverses bytes (Endian swap).",
      "syntax": "REV &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Misc",
        "binary_pattern": "111110101001 | Rm | 1111 | Rd | 1000",
        "hex_opcode": "0xFA90F080",
        "visual_parts": [
          {
            "raw": "111110101001",
            "clean": "111110101001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rev_4",
      "rel_url": "armv8-a/rev_4/",
      "linked_summary": "Reverses bytes (Endian swap).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev16",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes in Halfwords (Thumb)",
      "summary": "Reverses bytes in each 16-bit halfword.",
      "syntax": "REV16 &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Misc",
        "binary_pattern": "111110101001 | Rm | 1111 | Rd | 1001",
        "hex_opcode": "0xFA90F090",
        "visual_parts": [
          {
            "raw": "111110101001",
            "clean": "111110101001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rev16_2",
      "rel_url": "armv8-a/rev16_2/",
      "linked_summary": "Reverses bytes <a href=\"../../x86/in/\">in</a> each 16-<a href=\"../../armv8-a/bit/\">bit</a> halfword.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "revsh",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Signed Halfword (Thumb)",
      "summary": "Reverses bytes in low halfword and sign-extends.",
      "syntax": "REVSH &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Misc",
        "binary_pattern": "111110101001 | Rm | 1111 | Rd | 1011",
        "hex_opcode": "0xFA90F0B0",
        "visual_parts": [
          {
            "raw": "111110101001",
            "clean": "111110101001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "revsh_1",
      "rel_url": "armv8-a/revsh_1/",
      "linked_summary": "Reverses bytes <a href=\"../../x86/in/\">in</a> low halfword <a href=\"../../armv8-a/and_6/\">and</a> sign-extends.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clz",
      "architecture": "ARMv8-A",
      "full_name": "Count Leading Zeros (Thumb)",
      "summary": "Counts consecutive zeros.",
      "syntax": "CLZ &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Misc",
        "binary_pattern": "111110101011 | Rm | 1111 | Rd | 1000",
        "hex_opcode": "0xFAB0F080",
        "visual_parts": [
          {
            "raw": "111110101011",
            "clean": "111110101011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "clz_1",
      "rel_url": "armv8-a/clz_1/",
      "linked_summary": "Counts consecutive zeros.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdiv",
      "architecture": "ARMv8-A",
      "full_name": "Signed Divide (Thumb)",
      "summary": "Signed integer division.",
      "syntax": "SDIV &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Div",
        "binary_pattern": "111110111001 | Rn | 1111 | Rd | 1111 | Rm",
        "hex_opcode": "0xFB90F0F0",
        "visual_parts": [
          {
            "raw": "111110111001",
            "clean": "111110111001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Dividend"
        },
        {
          "name": "Rm",
          "desc": "Divisor"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sdiv_2",
      "rel_url": "armv8-a/sdiv_2/",
      "linked_summary": "Signed integer division.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udiv",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Divide (Thumb)",
      "summary": "Unsigned integer division.",
      "syntax": "UDIV &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Div",
        "binary_pattern": "111110111011 | Rn | 1111 | Rd | 1111 | Rm",
        "hex_opcode": "0xFBB0F0F0",
        "visual_parts": [
          {
            "raw": "111110111011",
            "clean": "111110111011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Dividend"
        },
        {
          "name": "Rm",
          "desc": "Divisor"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "udiv_2",
      "rel_url": "armv8-a/udiv_2/",
      "linked_summary": "Unsigned integer division.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mla",
      "architecture": "ARMv8-A",
      "full_name": "Multiply Accumulate (Thumb)",
      "summary": "Rd = Rn + (Rm * Ra).",
      "syntax": "MLA &lt;Rd&gt;, &lt;Rm&gt;, &lt;Ra&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110110000 | Rm | Ra | Rd | 00 | Rn",
        "hex_opcode": "0xFB000000",
        "visual_parts": [
          {
            "raw": "111110110000",
            "clean": "111110110000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Ra",
          "desc": "Src 2"
        },
        {
          "name": "Rn",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mla_1",
      "rel_url": "armv8-a/mla_1/",
      "linked_summary": "Rd = Rn + (Rm * Ra).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mls",
      "architecture": "ARMv8-A",
      "full_name": "Multiply Subtract (Thumb)",
      "summary": "Rd = Rn - (Rm * Ra).",
      "syntax": "MLS &lt;Rd&gt;, &lt;Rm&gt;, &lt;Ra&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110110000 | Rm | Ra | Rd | 01 | Rn",
        "hex_opcode": "0xFB000010",
        "visual_parts": [
          {
            "raw": "111110110000",
            "clean": "111110110000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src 1"
        },
        {
          "name": "Ra",
          "desc": "Src 2"
        },
        {
          "name": "Rn",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mls_1",
      "rel_url": "armv8-a/mls_1/",
      "linked_summary": "Rd = Rn - (Rm * Ra).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umull",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Long (Thumb)",
      "summary": "Unsigned Multiply (64-bit result).",
      "syntax": "UMULL &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110111010 | Rn | RdLo | RdHi | 0000 | Rm",
        "hex_opcode": "0xFBA00000",
        "visual_parts": [
          {
            "raw": "111110111010",
            "clean": "111110111010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "umull",
      "rel_url": "armv8-a/umull/",
      "linked_summary": "Unsigned Multiply (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umlal",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Accumulate Long (Thumb)",
      "summary": "Unsigned Multiply Accumulate (64-bit result).",
      "syntax": "UMLAL &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110111110 | Rn | RdLo | RdHi | 0000 | Rm",
        "hex_opcode": "0xFBE00000",
        "visual_parts": [
          {
            "raw": "111110111110",
            "clean": "111110111110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "umlal",
      "rel_url": "armv8-a/umlal/",
      "linked_summary": "Unsigned Multiply Accumulate (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smull",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Long (Thumb)",
      "summary": "Signed Multiply (64-bit result).",
      "syntax": "SMULL &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110111000 | Rn | RdLo | RdHi | 0000 | Rm",
        "hex_opcode": "0xFB800000",
        "visual_parts": [
          {
            "raw": "111110111000",
            "clean": "111110111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "smull",
      "rel_url": "armv8-a/smull/",
      "linked_summary": "Signed Multiply (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlal",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long (Thumb)",
      "summary": "Signed Multiply Accumulate (64-bit result).",
      "syntax": "SMLAL &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Thumb Mul",
        "binary_pattern": "111110111100 | Rn | RdLo | RdHi | 0000 | Rm",
        "hex_opcode": "0xFBC00000",
        "visual_parts": [
          {
            "raw": "111110111100",
            "clean": "111110111100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "smlal",
      "rel_url": "armv8-a/smlal/",
      "linked_summary": "Signed Multiply Accumulate (64-<a href=\"../../armv8-a/bit/\">bit</a> result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrd",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Dual (Thumb)",
      "summary": "Loads two words from memory (Thumb).",
      "syntax": "LDRD &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Load",
        "binary_pattern": "111010011101 | Rn | Rt | Rt2 | imm8",
        "hex_opcode": "0xE9D00000",
        "visual_parts": [
          {
            "raw": "111010011101",
            "clean": "111010011101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrd",
      "rel_url": "armv8-a/ldrd/",
      "linked_summary": "Loads two words from memory (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strd",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Dual (Thumb)",
      "summary": "Stores two words to memory (Thumb).",
      "syntax": "STRD &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Thumb Store",
        "binary_pattern": "111010011100 | Rn | Rt | Rt2 | imm8",
        "hex_opcode": "0xE9C00000",
        "visual_parts": [
          {
            "raw": "111010011100",
            "clean": "111010011100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src 1"
        },
        {
          "name": "Rt2",
          "desc": "Src 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "strd",
      "rel_url": "armv8-a/strd/",
      "linked_summary": "Stores two words to memory (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strex",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive (Thumb)",
      "summary": "Stores word if exclusive monitor is open (Thumb).",
      "syntax": "STREX &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Store Excl",
        "binary_pattern": "111010000100 | Rn | Rt | Rd | imm8",
        "hex_opcode": "0xE8400000",
        "visual_parts": [
          {
            "raw": "111010000100",
            "clean": "111010000100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strex",
      "rel_url": "armv8-a/strex/",
      "linked_summary": "Stores word if exclusive <a href=\"../../x86/monitor/\">monitor</a> is open (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrex",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive (Thumb)",
      "summary": "Loads word and sets exclusive monitor (Thumb).",
      "syntax": "LDREX &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Load Excl",
        "binary_pattern": "111010000101 | Rn | Rt | imm8",
        "hex_opcode": "0xE8500F00",
        "visual_parts": [
          {
            "raw": "111010000101",
            "clean": "111010000101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrex",
      "rel_url": "armv8-a/ldrex/",
      "linked_summary": "Loads word <a href=\"../../armv8-a/and_6/\">and</a> sets exclusive <a href=\"../../x86/monitor/\">monitor</a> (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strexb",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive Byte (Thumb)",
      "summary": "Stores byte exclusively (Thumb).",
      "syntax": "STREXB &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Store Excl",
        "binary_pattern": "111010001100 | Rn | Rt | 1111 | 0100 | Rd",
        "hex_opcode": "0xE8C00F40",
        "visual_parts": [
          {
            "raw": "111010001100",
            "clean": "111010001100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strexb_1",
      "rel_url": "armv8-a/strexb_1/",
      "linked_summary": "Stores byte exclusively (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrexb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive Byte (Thumb)",
      "summary": "Loads byte exclusively (Thumb).",
      "syntax": "LDREXB &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Load Excl",
        "binary_pattern": "111010001101 | Rn | Rt | 1111 | 0100 | 1111",
        "hex_opcode": "0xE8D00F4F",
        "visual_parts": [
          {
            "raw": "111010001101",
            "clean": "111010001101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrexb_1",
      "rel_url": "armv8-a/ldrexb_1/",
      "linked_summary": "Loads byte exclusively (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strexh",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Exclusive Halfword (Thumb)",
      "summary": "Stores halfword exclusively (Thumb).",
      "syntax": "STREXH &lt;Rd&gt;, &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Store Excl",
        "binary_pattern": "111010001100 | Rn | Rt | 1111 | 0101 | Rd",
        "hex_opcode": "0xE8C00F50",
        "visual_parts": [
          {
            "raw": "111010001100",
            "clean": "111010001100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Status"
        },
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "strexh_1",
      "rel_url": "armv8-a/strexh_1/",
      "linked_summary": "Stores halfword exclusively (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrexh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive Halfword (Thumb)",
      "summary": "Loads halfword exclusively (Thumb).",
      "syntax": "LDREXH &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Thumb Load Excl",
        "binary_pattern": "111010001101 | Rn | Rt | 1111 | 0101 | 1111",
        "hex_opcode": "0xE8D00F5F",
        "visual_parts": [
          {
            "raw": "111010001101",
            "clean": "111010001101"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrexh_1",
      "rel_url": "armv8-a/ldrexh_1/",
      "linked_summary": "Loads halfword exclusively (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clrex",
      "architecture": "ARMv8-A",
      "full_name": "Clear Exclusive (Thumb)",
      "summary": "Clears exclusive monitor (Thumb).",
      "syntax": "CLREX",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "11110011101111111000111100101111",
        "hex_opcode": "0xF3BF8F2F",
        "visual_parts": [
          {
            "raw": "11110011101111111000111100101111",
            "clean": "11110011101111111000111100101111"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Atomic)",
      "slug": "clrex",
      "rel_url": "armv8-a/clrex/",
      "linked_summary": "Clears exclusive <a href=\"../../x86/monitor/\">monitor</a> (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dmb",
      "architecture": "ARMv8-A",
      "full_name": "Data Memory Barrier (Thumb)",
      "summary": "Memory barrier (Thumb).",
      "syntax": "DMB &lt;option&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1111001110111111100011110101 | option",
        "hex_opcode": "0xF3BF8F50",
        "visual_parts": [
          {
            "raw": "1111001110111111100011110101",
            "clean": "1111001110111111100011110101"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY/ISH"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dmb_1",
      "rel_url": "armv8-a/dmb_1/",
      "linked_summary": "Memory barrier (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dsb",
      "architecture": "ARMv8-A",
      "full_name": "Data Synchronization Barrier (Thumb)",
      "summary": "Sync barrier (Thumb).",
      "syntax": "DSB &lt;option&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1111001110111111100011110100 | option",
        "hex_opcode": "0xF3BF8F40",
        "visual_parts": [
          {
            "raw": "1111001110111111100011110100",
            "clean": "1111001110111111100011110100"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY/ISH"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dsb_1",
      "rel_url": "armv8-a/dsb_1/",
      "linked_summary": "Sync barrier (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "isb",
      "architecture": "ARMv8-A",
      "full_name": "Instruction Synchronization Barrier (Thumb)",
      "summary": "Instruction barrier (Thumb).",
      "syntax": "ISB &lt;option&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1111001110111111100011110110 | option",
        "hex_opcode": "0xF3BF8F60",
        "visual_parts": [
          {
            "raw": "1111001110111111100011110110",
            "clean": "1111001110111111100011110110"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "isb_1",
      "rel_url": "armv8-a/isb_1/",
      "linked_summary": "Instruction barrier (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nop",
      "architecture": "ARMv8-A",
      "full_name": "No Operation (Thumb)",
      "summary": "No op (Thumb 16-bit).",
      "syntax": "NOP",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111100000000",
        "hex_opcode": "0xBF00",
        "visual_parts": [
          {
            "raw": "1011111100000000",
            "clean": "1011111100000000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "nop_1",
      "rel_url": "armv8-a/nop_1/",
      "linked_summary": "No op (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "yield",
      "architecture": "ARMv8-A",
      "full_name": "Yield (Thumb)",
      "summary": "Yield hint (Thumb).",
      "syntax": "YIELD",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111100010000",
        "hex_opcode": "0xBF10",
        "visual_parts": [
          {
            "raw": "1011111100010000",
            "clean": "1011111100010000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "yield_2",
      "rel_url": "armv8-a/yield_2/",
      "linked_summary": "Yield <a href=\"../../armv8-a/hint/\">hint</a> (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfe",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Event (Thumb)",
      "summary": "Wait for event (Thumb).",
      "syntax": "WFE",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111100100000",
        "hex_opcode": "0xBF20",
        "visual_parts": [
          {
            "raw": "1011111100100000",
            "clean": "1011111100100000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "wfe_2",
      "rel_url": "armv8-a/wfe_2/",
      "linked_summary": "Wait for event (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfi",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Interrupt (Thumb)",
      "summary": "Wait for interrupt (Thumb).",
      "syntax": "WFI",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111100110000",
        "hex_opcode": "0xBF30",
        "visual_parts": [
          {
            "raw": "1011111100110000",
            "clean": "1011111100110000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "wfi_2",
      "rel_url": "armv8-a/wfi_2/",
      "linked_summary": "Wait for interrupt (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sev",
      "architecture": "ARMv8-A",
      "full_name": "Send Event (Thumb)",
      "summary": "Send event (Thumb).",
      "syntax": "SEV",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111101000000",
        "hex_opcode": "0xBF40",
        "visual_parts": [
          {
            "raw": "1011111101000000",
            "clean": "1011111101000000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "sev_2",
      "rel_url": "armv8-a/sev_2/",
      "linked_summary": "Send event (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sevl",
      "architecture": "ARMv8-A",
      "full_name": "Send Event Local (Thumb)",
      "summary": "Send local event (Thumb).",
      "syntax": "SEVL",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011111101010000",
        "hex_opcode": "0xBF50",
        "visual_parts": [
          {
            "raw": "1011111101010000",
            "clean": "1011111101010000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "sevl_2",
      "rel_url": "armv8-a/sevl_2/",
      "linked_summary": "Send local event (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrs",
      "architecture": "ARMv8-A",
      "full_name": "Move Special Register to Register (Thumb)",
      "summary": "Read special register (Thumb).",
      "syntax": "MRS &lt;Rd&gt;, &lt;spec_reg&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "11110011111011111000 | Rd | 00000000",
        "hex_opcode": "0xF3EF8000",
        "visual_parts": [
          {
            "raw": "11110011111011111000",
            "clean": "11110011111011111000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "spec_reg",
          "desc": "Reg"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrs_2",
      "rel_url": "armv8-a/mrs_2/",
      "linked_summary": "Read special register (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move Register to Special Register (Thumb)",
      "summary": "Write special register (Thumb).",
      "syntax": "MSR &lt;spec_reg&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "111100111000 | Rn | 1000100000000000",
        "hex_opcode": "0xF3808800",
        "visual_parts": [
          {
            "raw": "111100111000",
            "clean": "111100111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "1000100000000000",
            "clean": "1000100000000000"
          }
        ]
      },
      "operands": [
        {
          "name": "spec_reg",
          "desc": "Reg"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "A32 (System)",
      "slug": "msr_4",
      "rel_url": "armv8-a/msr_4/",
      "linked_summary": "Write special register (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cps",
      "architecture": "ARMv8-A",
      "full_name": "Change Processor State (Thumb)",
      "summary": "Change mode/state (Thumb).",
      "syntax": "CPS&lt;effect&gt; &lt;iflags&gt; {, #&lt;mode&gt;}",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011011001100000 | imod | m | 0 | mode",
        "hex_opcode": "0xB660",
        "visual_parts": [
          {
            "raw": "1011011001100000",
            "clean": "1011011001100000"
          },
          {
            "raw": "imod",
            "clean": "imod"
          },
          {
            "raw": "m",
            "clean": "m"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "mode",
            "clean": "mode"
          }
        ]
      },
      "operands": [
        {
          "name": "effect",
          "desc": "IE/ID"
        },
        {
          "name": "mode",
          "desc": "Mode"
        }
      ],
      "extension": "A32 (System)",
      "slug": "cps_1",
      "rel_url": "armv8-a/cps_1/",
      "linked_summary": "Change mode/state (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "setend",
      "architecture": "ARMv8-A",
      "full_name": "Set Endianness (Thumb)",
      "summary": "Set endianness (Thumb).",
      "syntax": "SETEND &lt;endian&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "1011011001010 | E | 00",
        "hex_opcode": "0xB650",
        "visual_parts": [
          {
            "raw": "1011011001010",
            "clean": "1011011001010"
          },
          {
            "raw": "E",
            "clean": "E"
          },
          {
            "raw": "00",
            "clean": "00"
          }
        ]
      },
      "operands": [
        {
          "name": "endian",
          "desc": "BE/LE"
        }
      ],
      "extension": "A32 (System)",
      "slug": "setend_1",
      "rel_url": "armv8-a/setend_1/",
      "linked_summary": "Set endianness (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dbg",
      "architecture": "ARMv8-A",
      "full_name": "Debug Hint (Thumb)",
      "summary": "Debug hint (Thumb).",
      "syntax": "DBG #&lt;option&gt;",
      "encoding": {
        "format": "Thumb System",
        "binary_pattern": "001110101010 | option",
        "hex_opcode": "0x3AA0",
        "visual_parts": [
          {
            "raw": "001110101010",
            "clean": "001110101010"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "Opt"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dbg_1",
      "rel_url": "armv8-a/dbg_1/",
      "linked_summary": "Debug <a href=\"../../armv8-a/hint/\">hint</a> (Thumb).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pop",
      "architecture": "ARMv8-A",
      "full_name": "Pop (Thumb)",
      "summary": "Pop registers from stack (Thumb 16-bit).",
      "syntax": "POP &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Load Multiple",
        "binary_pattern": "1011110 | P | register_list",
        "hex_opcode": "0xBC00",
        "visual_parts": [
          {
            "raw": "1011110",
            "clean": "1011110"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "pop",
      "rel_url": "armv8-a/pop/",
      "linked_summary": "Pop registers from stack (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "push",
      "architecture": "ARMv8-A",
      "full_name": "Push (Thumb)",
      "summary": "Push registers to stack (Thumb 16-bit).",
      "syntax": "PUSH &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Store Multiple",
        "binary_pattern": "1011010 | M | register_list",
        "hex_opcode": "0xB400",
        "visual_parts": [
          {
            "raw": "1011010",
            "clean": "1011010"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "push",
      "rel_url": "armv8-a/push/",
      "linked_summary": "Push registers to stack (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldm",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple (Thumb)",
      "summary": "Load multiple registers (Thumb 16-bit).",
      "syntax": "LDM &lt;Rn&gt;!, &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Load Multiple",
        "binary_pattern": "11001 | Rn | register_list",
        "hex_opcode": "0xC800",
        "visual_parts": [
          {
            "raw": "11001",
            "clean": "11001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldm",
      "rel_url": "armv8-a/ldm/",
      "linked_summary": "Load multiple registers (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stm",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple (Thumb)",
      "summary": "Store multiple registers (Thumb 16-bit).",
      "syntax": "STM &lt;Rn&gt;!, &lt;registers&gt;",
      "encoding": {
        "format": "Thumb Store Multiple",
        "binary_pattern": "11000 | Rn | register_list",
        "hex_opcode": "0xC000",
        "visual_parts": [
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "stm",
      "rel_url": "armv8-a/stm/",
      "linked_summary": "Store multiple registers (Thumb 16-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ptrue",
      "architecture": "ARMv8-A",
      "full_name": "SVE Initialize Predicate to True",
      "summary": "Sets elements of the predicate register to true (all active).",
      "syntax": "PTRUE &lt;Pd&gt;.&lt;T&gt; {, &lt;pattern&gt;}",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 00 | 011000 | pattern | 00 | Pd",
        "hex_opcode": "0x25180000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "011000",
            "clean": "011000"
          },
          {
            "raw": "pattern",
            "clean": "pattern"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "pattern",
          "desc": "Pattern (e.g., VL1, VL2)"
        }
      ],
      "extension": "SVE",
      "slug": "ptrue",
      "rel_url": "armv8-a/ptrue/",
      "linked_summary": "Sets elements of the predicate register to true (all active).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pfalse",
      "architecture": "ARMv8-A",
      "full_name": "SVE Initialize Predicate to False",
      "summary": "Clears all elements of the predicate register.",
      "syntax": "PFALSE &lt;Pd&gt;.B",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 00 | 011000 | 11100 | 00 | Pd",
        "hex_opcode": "0x2518E000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "011000",
            "clean": "011000"
          },
          {
            "raw": "11100",
            "clean": "11100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        }
      ],
      "extension": "SVE",
      "slug": "pfalse",
      "rel_url": "armv8-a/pfalse/",
      "linked_summary": "Clears all elements of the predicate register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1b",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Contiguous Bytes",
      "summary": "Loads bytes from memory into a vector under predicate control.",
      "syntax": "LD1B { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 00 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4000000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "ld1b",
      "rel_url": "armv8-a/ld1b/",
      "linked_summary": "Loads bytes from memory into a vector under predicate control.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1h",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Contiguous Halfwords",
      "summary": "Loads halfwords from memory into a vector under predicate control.",
      "syntax": "LD1H { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 01 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4400000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "ld1h",
      "rel_url": "armv8-a/ld1h/",
      "linked_summary": "Loads halfwords from memory into a vector under predicate control.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Contiguous Words",
      "summary": "Loads words from memory into a vector under predicate control.",
      "syntax": "LD1W { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 10 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4800000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "ld1w",
      "rel_url": "armv8-a/ld1w/",
      "linked_summary": "Loads words from memory into a vector under predicate control.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1d",
      "architecture": "ARMv8-A",
      "full_name": "SVE Load Contiguous Doublewords",
      "summary": "Loads doublewords from memory into a vector under predicate control.",
      "syntax": "LD1D { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Load",
        "binary_pattern": "10100100 | 11 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xA4C00000",
        "visual_parts": [
          {
            "raw": "10100100",
            "clean": "10100100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "ld1d",
      "rel_url": "armv8-a/ld1d/",
      "linked_summary": "Loads doublewords from memory into a vector under predicate control.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1b",
      "architecture": "ARMv8-A",
      "full_name": "SVE Store Contiguous Bytes",
      "summary": "Stores active bytes from vector to memory.",
      "syntax": "ST1B { &lt;Zt&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Store",
        "binary_pattern": "11100100 | 00 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xE4000000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "st1b",
      "rel_url": "armv8-a/st1b/",
      "linked_summary": "Stores active bytes from vector to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1h",
      "architecture": "ARMv8-A",
      "full_name": "SVE Store Contiguous Halfwords",
      "summary": "Stores active halfwords from vector to memory.",
      "syntax": "ST1H { &lt;Zt&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Store",
        "binary_pattern": "11100100 | 01 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xE4400000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "st1h",
      "rel_url": "armv8-a/st1h/",
      "linked_summary": "Stores active halfwords from vector to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Store Contiguous Words",
      "summary": "Stores active words from vector to memory.",
      "syntax": "ST1W { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Store",
        "binary_pattern": "11100100 | 10 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xE4800000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "st1w",
      "rel_url": "armv8-a/st1w/",
      "linked_summary": "Stores active words from vector to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1d",
      "architecture": "ARMv8-A",
      "full_name": "SVE Store Contiguous Doublewords",
      "summary": "Stores active doublewords from vector to memory.",
      "syntax": "ST1D { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SVE Store",
        "binary_pattern": "11100100 | 11 | 000000 | Pg | Rn | Zt",
        "hex_opcode": "0xE4C00000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src Vector"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        }
      ],
      "extension": "SVE",
      "slug": "st1d",
      "rel_url": "armv8-a/st1d/",
      "linked_summary": "Stores active doublewords from vector to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilelt",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Less Than",
      "summary": "Generates a predicate based on a loop counter (while Xn < Xm).",
      "syntax": "WHILELT &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare Scalar",
        "binary_pattern": "00100101 | 01 | 000 | 000 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25400000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilelt",
      "rel_url": "armv8-a/whilelt/",
      "linked_summary": "Generates a predicate based on a <a href=\"../../x86/loop/\">loop</a> counter (while Xn < Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "whilele",
      "architecture": "ARMv8-A",
      "full_name": "SVE While Less Than or Equal",
      "summary": "Generates a predicate based on loop counter (while Xn <= Xm).",
      "syntax": "WHILELE &lt;Pd&gt;.&lt;T&gt;, &lt;Xn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "SVE Compare Scalar",
        "binary_pattern": "00100101 | 01 | 000 | 001 | 0 | Rm | Rn | Pd",
        "hex_opcode": "0x25402000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Predicate"
        },
        {
          "name": "Xn",
          "desc": "Start"
        },
        {
          "name": "Xm",
          "desc": "Limit"
        }
      ],
      "extension": "SVE",
      "slug": "whilele",
      "rel_url": "armv8-a/whilele/",
      "linked_summary": "Generates a predicate based on <a href=\"../../x86/loop/\">loop</a> counter (while Xn <= Xm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "SVE Integer Add (Predicated)",
      "summary": "Adds two vectors under predicate control.",
      "syntax": "ADD &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00000 | Pg | Zm | Zdn",
        "hex_opcode": "0x04000000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Pg",
          "desc": "Merge Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "add_7",
      "rel_url": "armv8-a/add_7/",
      "linked_summary": "Adds two vectors under predicate control.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "SVE Integer Subtract (Predicated)",
      "summary": "Subtracts vector Zm from Zdn under predicate.",
      "syntax": "SUB &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00001 | Pg | Zm | Zdn",
        "hex_opcode": "0x04004000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Pg",
          "desc": "Merge Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "sub_4",
      "rel_url": "armv8-a/sub_4/",
      "linked_summary": "Subtracts vector Zm from Zdn under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mul",
      "architecture": "ARMv8-A",
      "full_name": "SVE Integer Multiply (Predicated)",
      "summary": "Multiplies two vectors under predicate.",
      "syntax": "MUL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Integer Binary",
        "binary_pattern": "00000100 | sz | 0 | 00010 | Pg | Zm | Zdn",
        "hex_opcode": "0x04008000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src1"
        },
        {
          "name": "Pg",
          "desc": "Merge Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "mul_1",
      "rel_url": "armv8-a/mul_1/",
      "linked_summary": "Multiplies two vectors under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sel",
      "architecture": "ARMv8-A",
      "full_name": "SVE Select Elements",
      "summary": "Selects elements from Zn or Zm based on predicate.",
      "syntax": "SEL &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Select",
        "binary_pattern": "00000101 | sz | 0 | 0 | 00 | 00 | Pg | Zm | Zn | Zd",
        "hex_opcode": "0x05000000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Selector"
        },
        {
          "name": "Zn",
          "desc": "True Src"
        },
        {
          "name": "Zm",
          "desc": "False Src"
        }
      ],
      "extension": "SVE",
      "slug": "sel",
      "rel_url": "armv8-a/sel/",
      "linked_summary": "Selects elements from Zn <a href=\"../../powerisa/or/\">or</a> Zm based on predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "index",
      "architecture": "ARMv8-A",
      "full_name": "SVE Create Index Vector",
      "summary": "Generates a vector of indices: V[i] = Start + i * Step.",
      "syntax": "INDEX &lt;Zd&gt;.&lt;T&gt;, &lt;Start&gt;, &lt;Step&gt;",
      "encoding": {
        "format": "SVE Index",
        "binary_pattern": "00000100 | sz | 0 | 1 | 01 | imm5 | imm5 | Zd",
        "hex_opcode": "0x04400000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Start",
          "desc": "Scalar/Imm"
        },
        {
          "name": "Step",
          "desc": "Scalar/Imm"
        }
      ],
      "extension": "SVE",
      "slug": "index",
      "rel_url": "armv8-a/index/",
      "linked_summary": "Generates a vector of indices: V[i] = Start + i * Step.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dup",
      "architecture": "ARMv8-A",
      "full_name": "SVE Duplicate Scalar",
      "summary": "Broadcasts a scalar register or immediate to all active vector elements.",
      "syntax": "DUP &lt;Zd&gt;.&lt;T&gt;, &lt;R&gt;&lt;n|m&gt;",
      "encoding": {
        "format": "SVE Move",
        "binary_pattern": "00000101 | sz | 0 | 0 | 00 | 11 | Pg | Rn | 00000 | Zd",
        "hex_opcode": "0x05203000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Source GPR"
        }
      ],
      "extension": "SVE",
      "slug": "dup_2",
      "rel_url": "armv8-a/dup_2/",
      "linked_summary": "Broadcasts a scalar register <a href=\"../../powerisa/or/\">or</a> immediate to all active vector elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpy",
      "architecture": "ARMv8-A",
      "full_name": "SVE Copy (Predicated)",
      "summary": "Copies scalar value to active vector elements (Alias for DUP predicated).",
      "syntax": "CPY &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;R&gt;&lt;n&gt;",
      "encoding": {
        "format": "SVE Move",
        "binary_pattern": "00000101 | sz | 0 | 0 | 00 | 01 | Pg | Rn | 00000 | Zd",
        "hex_opcode": "0x05201000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Rn",
          "desc": "Source"
        }
      ],
      "extension": "SVE",
      "slug": "cpy",
      "rel_url": "armv8-a/cpy/",
      "linked_summary": "Copies scalar value to active vector elements (Alias for DUP predicated).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "incb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Increment Scalar by Byte Count",
      "summary": "Increments a general-purpose register by the number of active bytes in the pattern.",
      "syntax": "INCB &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 00 | 1 | 10000 | pat | imm4 | Xdn",
        "hex_opcode": "0x04300000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "incb",
      "rel_url": "armv8-a/incb/",
      "linked_summary": "Increments a general-purpose register by the number of active bytes <a href=\"../../x86/in/\">in</a> the pattern.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "incw",
      "architecture": "ARMv8-A",
      "full_name": "SVE Increment Scalar by Word Count",
      "summary": "Increments a register by the number of active words.",
      "syntax": "INCW &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 10 | 1 | 10000 | pat | imm4 | Xdn",
        "hex_opcode": "0x04B00000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "incw",
      "rel_url": "armv8-a/incw/",
      "linked_summary": "Increments a register by the number of active words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "incd",
      "architecture": "ARMv8-A",
      "full_name": "SVE Increment Scalar by Doubleword Count",
      "summary": "Increments a register by the number of active doublewords.",
      "syntax": "INCD &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 11 | 1 | 10000 | pat | imm4 | Xdn",
        "hex_opcode": "0x04F00000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "incd",
      "rel_url": "armv8-a/incd/",
      "linked_summary": "Increments a register by the number of active doublewords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "decb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Decrement Scalar by Byte Count",
      "summary": "Decrements a register by the number of active bytes.",
      "syntax": "DECB &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 00 | 1 | 10001 | pat | imm4 | Xdn",
        "hex_opcode": "0x04310000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "decb",
      "rel_url": "armv8-a/decb/",
      "linked_summary": "Decrements a register by the number of active bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "decw",
      "architecture": "ARMv8-A",
      "full_name": "SVE Decrement Scalar by Word Count",
      "summary": "Decrements a register by the number of active words.",
      "syntax": "DECW &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 10 | 1 | 10001 | pat | imm4 | Xdn",
        "hex_opcode": "0x04B10000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "decw",
      "rel_url": "armv8-a/decw/",
      "linked_summary": "Decrements a register by the number of active words.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "decd",
      "architecture": "ARMv8-A",
      "full_name": "SVE Decrement Scalar by Doubleword Count",
      "summary": "Decrements a register by the number of active doublewords.",
      "syntax": "DECD &lt;Xdn&gt;, &lt;pattern&gt; {, MUL #&lt;imm&gt;}",
      "encoding": {
        "format": "SVE Inc/Dec",
        "binary_pattern": "00000100 | 11 | 1 | 10001 | pat | imm4 | Xdn",
        "hex_opcode": "0x04F10000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "10001",
            "clean": "10001"
          },
          {
            "raw": "pat",
            "clean": "pat"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Xdn",
            "clean": "Xdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Xdn",
          "desc": "Register"
        },
        {
          "name": "pattern",
          "desc": "Predicate Pattern"
        }
      ],
      "extension": "SVE",
      "slug": "decd",
      "rel_url": "armv8-a/decd/",
      "linked_summary": "Decrements a register by the number of active doublewords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise AND (Predicated)",
      "summary": "Bitwise AND of two vectors under predicate.",
      "syntax": "AND &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Logic",
        "binary_pattern": "00000100 | sz | 0 | 01100 | Pg | Zm | Zdn",
        "hex_opcode": "0x040C0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01100",
            "clean": "01100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "and_5",
      "rel_url": "armv8-a/and_5/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> of two vectors under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise OR (Predicated)",
      "summary": "Bitwise OR of two vectors under predicate.",
      "syntax": "ORR &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Logic",
        "binary_pattern": "00000100 | sz | 0 | 01101 | Pg | Zm | Zdn",
        "hex_opcode": "0x040D0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "orr_3",
      "rel_url": "armv8-a/orr_3/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/or/\">OR</a> of two vectors under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise Exclusive OR (Predicated)",
      "summary": "Bitwise XOR of two vectors under predicate.",
      "syntax": "EOR &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Logic",
        "binary_pattern": "00000100 | sz | 0 | 01110 | Pg | Zm | Zdn",
        "hex_opcode": "0x040E0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "eor_3",
      "rel_url": "armv8-a/eor_3/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/xor/\">XOR</a> of two vectors under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic",
      "architecture": "ARMv8-A",
      "full_name": "SVE Bitwise Bit Clear (Predicated)",
      "summary": "Bitwise AND NOT of two vectors under predicate.",
      "syntax": "BIC &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Logic",
        "binary_pattern": "00000100 | sz | 0 | 01111 | Pg | Zm | Zdn",
        "hex_opcode": "0x040F0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "bic_3",
      "rel_url": "armv8-a/bic_3/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> <a href=\"../../risc-v/not/\">NOT</a> of two vectors under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Add",
      "summary": "Adds floating-point elements under predicate.",
      "syntax": "FADD &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00000 | Pg | Zm | Zdn",
        "hex_opcode": "0x65000000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fadd_2",
      "rel_url": "armv8-a/fadd_2/",
      "linked_summary": "Adds floating-point elements under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Subtract",
      "summary": "Subtracts floating-point elements under predicate.",
      "syntax": "FSUB &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00001 | Pg | Zm | Zdn",
        "hex_opcode": "0x65002000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fsub_2",
      "rel_url": "armv8-a/fsub_2/",
      "linked_summary": "Subtracts floating-point elements under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Multiply",
      "summary": "Multiplies floating-point elements under predicate.",
      "syntax": "FMUL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00010 | Pg | Zm | Zdn",
        "hex_opcode": "0x65004000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fmul_2",
      "rel_url": "armv8-a/fmul_2/",
      "linked_summary": "Multiplies floating-point elements under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Divide",
      "summary": "Divides floating-point elements under predicate.",
      "syntax": "FDIV &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00110 | Pg | Zm | Zdn",
        "hex_opcode": "0x6500C000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fdiv_2",
      "rel_url": "armv8-a/fdiv_2/",
      "linked_summary": "Divides floating-point elements under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmax",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Maximum",
      "summary": "Determines maximum value of active float elements.",
      "syntax": "FMAX &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00100 | Pg | Zm | Zdn",
        "hex_opcode": "0x65008000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fmax_2",
      "rel_url": "armv8-a/fmax_2/",
      "linked_summary": "Determines maximum value of active float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmin",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Minimum",
      "summary": "Determines minimum value of active float elements.",
      "syntax": "FMIN &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Binary",
        "binary_pattern": "01100101 | 00 | 0 | 00101 | Pg | Zm | Zdn",
        "hex_opcode": "0x6500A000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fmin_2",
      "rel_url": "armv8-a/fmin_2/",
      "linked_summary": "Determines minimum value of active float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmla",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Fused Multiply-Add",
      "summary": "Calculates (Zda + Zn * Zm) under predicate.",
      "syntax": "FMLA &lt;Zda&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Ternary",
        "binary_pattern": "01100101 | 00 | 1 | 00000 | Pg | Zm | Zn | Zda",
        "hex_opcode": "0x65200000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest/Addend"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fmla_1",
      "rel_url": "armv8-a/fmla_1/",
      "linked_summary": "Calculates (Zda + Zn * Zm) under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmls",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Fused Multiply-Subtract",
      "summary": "Calculates (Zda - Zn * Zm) under predicate.",
      "syntax": "FMLS &lt;Zda&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Ternary",
        "binary_pattern": "01100101 | 00 | 1 | 00001 | Pg | Zm | Zn | Zda",
        "hex_opcode": "0x65202000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zda",
            "clean": "Zda"
          }
        ]
      },
      "operands": [
        {
          "name": "Zda",
          "desc": "Dest/Minuend"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fmls_1",
      "rel_url": "armv8-a/fmls_1/",
      "linked_summary": "Calculates (Zda - Zn * Zm) under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uaddv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unsigned Integer Add Reduction",
      "summary": "Sums all active unsigned elements into a scalar result.",
      "syntax": "UADDV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "00000100 | sz | 001000 | Pg | Zn | Vd",
        "hex_opcode": "0x04200000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "uaddv",
      "rel_url": "armv8-a/uaddv/",
      "linked_summary": "Sums all active unsigned elements into a scalar result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "faddv",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Add Reduction",
      "summary": "Sums all active floating-point elements into a scalar result.",
      "syntax": "FADDV &lt;Vd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Reduction",
        "binary_pattern": "01100101 | sz | 001000 | Pg | Zn | Vd",
        "hex_opcode": "0x65200000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest Scalar"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Vector"
        }
      ],
      "extension": "SVE",
      "slug": "faddv",
      "rel_url": "armv8-a/faddv/",
      "linked_summary": "Sums all active floating-point elements into a scalar result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pnext",
      "architecture": "ARMv8-A",
      "full_name": "SVE Find Next Active Predicate",
      "summary": "Finds the next active predicate bit.",
      "syntax": "PNEXT &lt;Pdn&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Pdn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 00 | 011011 | Pg | 00 | Pdn",
        "hex_opcode": "0x251B0000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "011011",
            "clean": "011011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Pdn",
            "clean": "Pdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Pdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Governing Pred"
        }
      ],
      "extension": "SVE",
      "slug": "pnext",
      "rel_url": "armv8-a/pnext/",
      "linked_summary": "Finds the next active predicate <a href=\"../../armv8-a/bit/\">bit</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brka",
      "architecture": "ARMv8-A",
      "full_name": "SVE Break After First True",
      "summary": "Sets predicates up to and including the first active element.",
      "syntax": "BRKA &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 01 | 000000 | Pg | Pn | Pd",
        "hex_opcode": "0x25400000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Limit"
        },
        {
          "name": "Pn",
          "desc": "Source"
        }
      ],
      "extension": "SVE",
      "slug": "brka",
      "rel_url": "armv8-a/brka/",
      "linked_summary": "Sets predicates up to <a href=\"../../armv8-a/and_6/\">and</a> including the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brkb",
      "architecture": "ARMv8-A",
      "full_name": "SVE Break Before First True",
      "summary": "Sets predicates up to (but excluding) the first active element.",
      "syntax": "BRKB &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B",
      "encoding": {
        "format": "SVE Predicate",
        "binary_pattern": "00100101 | 01 | 000001 | Pg | Pn | Pd",
        "hex_opcode": "0x25410000",
        "visual_parts": [
          {
            "raw": "00100101",
            "clean": "00100101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000001",
            "clean": "000001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Pn",
            "clean": "Pn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Limit"
        },
        {
          "name": "Pn",
          "desc": "Source"
        }
      ],
      "extension": "SVE",
      "slug": "brkb",
      "rel_url": "armv8-a/brkb/",
      "linked_summary": "Sets predicates up to (but excluding) the first active element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "compact",
      "architecture": "ARMv8-A",
      "full_name": "SVE Compact Vector",
      "summary": "Packs active elements to the bottom of the vector.",
      "syntax": "COMPACT &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 100001 | Pg | Zn | Zd",
        "hex_opcode": "0x05610000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "100001",
            "clean": "100001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE",
      "slug": "compact",
      "rel_url": "armv8-a/compact/",
      "linked_summary": "Packs active elements to the bottom of the vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "splice",
      "architecture": "ARMv8-A",
      "full_name": "SVE Splice Vectors",
      "summary": "Splices two vectors based on the last active element of the first.",
      "syntax": "SPLICE &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 101101 | Pg | Zm | Zdn",
        "hex_opcode": "0x05AD0000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "101101",
            "clean": "101101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/First"
        },
        {
          "name": "Pg",
          "desc": "Predicate"
        },
        {
          "name": "Zm",
          "desc": "Second"
        }
      ],
      "extension": "SVE",
      "slug": "splice",
      "rel_url": "armv8-a/splice/",
      "linked_summary": "Splices two vectors based on the last active element of the first.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tbl",
      "architecture": "ARMv8-A",
      "full_name": "SVE Table Lookup",
      "summary": "Looks up elements in a vector table using indices.",
      "syntax": "TBL &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 100000 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05200000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "100000",
            "clean": "100000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Table"
        },
        {
          "name": "Zm",
          "desc": "Indices"
        }
      ],
      "extension": "SVE",
      "slug": "tbl_1",
      "rel_url": "armv8-a/tbl_1/",
      "linked_summary": "Looks up elements <a href=\"../../x86/in/\">in</a> a vector table using indices.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "trn1",
      "architecture": "ARMv8-A",
      "full_name": "SVE Transpose 1",
      "summary": "Interleaves even elements from two vectors.",
      "syntax": "TRN1 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110000 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05300000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110000",
            "clean": "110000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "trn1_1",
      "rel_url": "armv8-a/trn1_1/",
      "linked_summary": "Interleaves even elements from two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "trn2",
      "architecture": "ARMv8-A",
      "full_name": "SVE Transpose 2",
      "summary": "Interleaves odd elements from two vectors.",
      "syntax": "TRN2 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110001 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05310000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110001",
            "clean": "110001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "trn2_1",
      "rel_url": "armv8-a/trn2_1/",
      "linked_summary": "Interleaves odd elements from two vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uzp1",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unzip 1",
      "summary": "Selects even elements from concatenated vectors.",
      "syntax": "UZP1 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110010 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05320000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110010",
            "clean": "110010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "uzp1_1",
      "rel_url": "armv8-a/uzp1_1/",
      "linked_summary": "Selects even elements from concatenated vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uzp2",
      "architecture": "ARMv8-A",
      "full_name": "SVE Unzip 2",
      "summary": "Selects odd elements from concatenated vectors.",
      "syntax": "UZP2 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110011 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05330000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110011",
            "clean": "110011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "uzp2_1",
      "rel_url": "armv8-a/uzp2_1/",
      "linked_summary": "Selects odd elements from concatenated vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zip1",
      "architecture": "ARMv8-A",
      "full_name": "SVE Zip 1",
      "summary": "Interleaves elements from the lower halves.",
      "syntax": "ZIP1 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110100 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05340000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110100",
            "clean": "110100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "zip1_1",
      "rel_url": "armv8-a/zip1_1/",
      "linked_summary": "Interleaves elements from the lower halves.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "zip2",
      "architecture": "ARMv8-A",
      "full_name": "SVE Zip 2",
      "summary": "Interleaves elements from the upper halves.",
      "syntax": "ZIP2 &lt;Zd&gt;.&lt;T&gt;, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Permute",
        "binary_pattern": "00000101 | sz | 110101 | 00 | Zm | Zn | Zd",
        "hex_opcode": "0x05350000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "110101",
            "clean": "110101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "zip2_1",
      "rel_url": "armv8-a/zip2_1/",
      "linked_summary": "Interleaves elements from the upper halves.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsl",
      "architecture": "ARMv8-A",
      "full_name": "SVE Shift Left (Predicated)",
      "summary": "Shifts elements left under predicate.",
      "syntax": "LSL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Shift",
        "binary_pattern": "00000100 | sz | 0 | 01000 | Pg | Zm | Zdn",
        "hex_opcode": "0x04080000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01000",
            "clean": "01000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Shift"
        }
      ],
      "extension": "SVE",
      "slug": "lsl_1",
      "rel_url": "armv8-a/lsl_1/",
      "linked_summary": "Shifts elements left under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsr",
      "architecture": "ARMv8-A",
      "full_name": "SVE Logical Shift Right (Predicated)",
      "summary": "Shifts elements right logically under predicate.",
      "syntax": "LSR &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Shift",
        "binary_pattern": "00000100 | sz | 0 | 01001 | Pg | Zm | Zdn",
        "hex_opcode": "0x04090000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Shift"
        }
      ],
      "extension": "SVE",
      "slug": "lsr_1",
      "rel_url": "armv8-a/lsr_1/",
      "linked_summary": "Shifts elements right logically under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "SVE Arithmetic Shift Right (Predicated)",
      "summary": "Shifts elements right arithmetically under predicate.",
      "syntax": "ASR &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Shift",
        "binary_pattern": "00000100 | sz | 0 | 01010 | Pg | Zm | Zdn",
        "hex_opcode": "0x040A0000",
        "visual_parts": [
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Shift"
        }
      ],
      "extension": "SVE",
      "slug": "asr_4",
      "rel_url": "armv8-a/asr_4/",
      "linked_summary": "Shifts elements right arithmetically under predicate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Gather Load Words (Vector Index)",
      "summary": "Loads words from non-contiguous addresses (Scatter-Gather).",
      "syntax": "LD1W { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #&lt;shift&gt;]",
      "encoding": {
        "format": "SVE Gather",
        "binary_pattern": "10000100 | 10 | 0 | msz | 00 | 1 | Pg | Zn | Zt",
        "hex_opcode": "0x84800000",
        "visual_parts": [
          {
            "raw": "10000100",
            "clean": "10000100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "msz",
            "clean": "msz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Indices"
        }
      ],
      "extension": "SVE",
      "slug": "ld1w_1",
      "rel_url": "armv8-a/ld1w_1/",
      "linked_summary": "Loads words from non-contiguous addresses (Scatter-Gather).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st1w",
      "architecture": "ARMv8-A",
      "full_name": "SVE Scatter Store Words (Vector Index)",
      "summary": "Stores words to non-contiguous addresses.",
      "syntax": "ST1W { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, SXTW #&lt;shift&gt;]",
      "encoding": {
        "format": "SVE Scatter",
        "binary_pattern": "11100100 | 10 | 0 | msz | 00 | 1 | Pg | Zn | Zt",
        "hex_opcode": "0xE4800000",
        "visual_parts": [
          {
            "raw": "11100100",
            "clean": "11100100"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "msz",
            "clean": "msz"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zt",
            "clean": "Zt"
          }
        ]
      },
      "operands": [
        {
          "name": "Zt",
          "desc": "Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Zm",
          "desc": "Indices"
        }
      ],
      "extension": "SVE",
      "slug": "st1w_1",
      "rel_url": "armv8-a/st1w_1/",
      "linked_summary": "Stores words to non-contiguous addresses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmpeq",
      "architecture": "ARMv8-A",
      "full_name": "SVE Compare Equal (Integer)",
      "summary": "Sets predicate bits where elements are equal.",
      "syntax": "CMPEQ &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100100 | sz | 0 | 00000 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x24000000",
        "visual_parts": [
          {
            "raw": "00100100",
            "clean": "00100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "cmpeq",
      "rel_url": "armv8-a/cmpeq/",
      "linked_summary": "Sets predicate bits where elements are equal.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmpgt",
      "architecture": "ARMv8-A",
      "full_name": "SVE Compare Greater Than (Signed)",
      "summary": "Sets predicate bits where Zn > Zm.",
      "syntax": "CMPGT &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE Compare",
        "binary_pattern": "00100100 | sz | 0 | 00011 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x24030000",
        "visual_parts": [
          {
            "raw": "00100100",
            "clean": "00100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "cmpgt",
      "rel_url": "armv8-a/cmpgt/",
      "linked_summary": "Sets predicate bits where Zn > Zm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmpeq",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Compare Equal",
      "summary": "Sets predicate bits where float elements are equal.",
      "syntax": "FCMPEQ &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Compare",
        "binary_pattern": "01100100 | sz | 0 | 00000 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x64000000",
        "visual_parts": [
          {
            "raw": "01100100",
            "clean": "01100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fcmpeq",
      "rel_url": "armv8-a/fcmpeq/",
      "linked_summary": "Sets predicate bits where float elements are equal.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmpgt",
      "architecture": "ARMv8-A",
      "full_name": "SVE Floating-Point Compare Greater Than",
      "summary": "Sets predicate bits where float Zn > Zm.",
      "syntax": "FCMPGT &lt;Pd&gt;.&lt;T&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE FP Compare",
        "binary_pattern": "01100100 | sz | 0 | 00011 | Pg | Zm | Zn | Pd",
        "hex_opcode": "0x64030000",
        "visual_parts": [
          {
            "raw": "01100100",
            "clean": "01100100"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Pd",
            "clean": "Pd"
          }
        ]
      },
      "operands": [
        {
          "name": "Pd",
          "desc": "Dest Pred"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src1"
        },
        {
          "name": "Zm",
          "desc": "Src2"
        }
      ],
      "extension": "SVE",
      "slug": "fcmpgt",
      "rel_url": "armv8-a/fcmpgt/",
      "linked_summary": "Sets predicate bits where float Zn > Zm.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Add (Half-Precision)",
      "summary": "Adds two half-precision floating-point vectors.",
      "syntax": "FADD &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 010 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4E20D400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fadd_3",
      "rel_url": "armv8-a/fadd_3/",
      "linked_summary": "Adds two half-precision floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Subtract (Half-Precision)",
      "summary": "Subtracts two half-precision floating-point vectors.",
      "syntax": "FSUB &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 101 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4EA0D400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fsub_3",
      "rel_url": "armv8-a/fsub_3/",
      "linked_summary": "Subtracts two half-precision floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Multiply (Half-Precision)",
      "summary": "Multiplies two half-precision floating-point vectors.",
      "syntax": "FMUL &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 010 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x6E20D400",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fmul_3",
      "rel_url": "armv8-a/fmul_3/",
      "linked_summary": "Multiplies two half-precision floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Divide (Half-Precision)",
      "summary": "Divides two half-precision floating-point vectors.",
      "syntax": "FDIV &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 101 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x6EA0D400",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fdiv_3",
      "rel_url": "armv8-a/fdiv_3/",
      "linked_summary": "Divides two half-precision floating-point vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmax",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Maximum (Half-Precision)",
      "summary": "Finds max of half-precision vectors.",
      "syntax": "FMAX &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 001 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4E20F400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fmax_3",
      "rel_url": "armv8-a/fmax_3/",
      "linked_summary": "Finds max of half-precision vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmin",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Minimum (Half-Precision)",
      "summary": "Finds min of half-precision vectors.",
      "syntax": "FMIN &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 101 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4EA0F400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fmin_3",
      "rel_url": "armv8-a/fmin_3/",
      "linked_summary": "Finds min of half-precision vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmla",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Multiply Accumulate (Half-Precision)",
      "summary": "Fused multiply-add on half-precision vectors.",
      "syntax": "FMLA &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 010 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4E20CC00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fmla_2",
      "rel_url": "armv8-a/fmla_2/",
      "linked_summary": "Fused multiply-<a href=\"../../armv8-a/add_8/\">add</a> on half-precision vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmls",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Multiply Subtract (Half-Precision)",
      "summary": "Fused multiply-subtract on half-precision vectors.",
      "syntax": "FMLS &lt;Vd&gt;.8H, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 101 | 11111 | 00010 | Vm | Vn | Vd",
        "hex_opcode": "0x4EA0CC00",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fmls_2",
      "rel_url": "armv8-a/fmls_2/",
      "linked_summary": "Fused multiply-subtract on half-precision vectors.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fabs",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Absolute Value (Half-Precision)",
      "summary": "Absolute value of half-precision vector.",
      "syntax": "FABS &lt;Vd&gt;.8H, &lt;Vn&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 111 | 11000 | 01111 | 0 | Vn | Vd",
        "hex_opcode": "0x4EF87800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fabs_3",
      "rel_url": "armv8-a/fabs_3/",
      "linked_summary": "Absolute value of half-precision vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fneg",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Negate (Half-Precision)",
      "summary": "Negates half-precision vector.",
      "syntax": "FNEG &lt;Vd&gt;.8H, &lt;Vn&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 111 | 11000 | 01111 | 0 | Vn | Vd",
        "hex_opcode": "0x6EF87800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fneg_3",
      "rel_url": "armv8-a/fneg_3/",
      "linked_summary": "Negates half-precision vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsqrt",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Square Root (Half-Precision)",
      "summary": "Square root of half-precision vector.",
      "syntax": "FSQRT &lt;Vd&gt;.8H, &lt;Vn&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 111 | 11000 | 01111 | 1 | Vn | Vd",
        "hex_opcode": "0x7EF87800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fsqrt_3",
      "rel_url": "armv8-a/fsqrt_3/",
      "linked_summary": "Square root of half-precision vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtl",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert Long (Half to Single)",
      "summary": "Converts Half-precision (Bottom) to Single-precision.",
      "syntax": "FCVTL &lt;Vd&gt;.4S, &lt;Vn&gt;.4H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 001 | 00001 | 01111 | 0 | Vn | Vd",
        "hex_opcode": "0x4E217800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fcvtl",
      "rel_url": "armv8-a/fcvtl/",
      "linked_summary": "Converts Half-precision (Bottom) to Single-precision.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtl2",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert Long High (Half to Single)",
      "summary": "Converts Half-precision (Top) to Single-precision.",
      "syntax": "FCVTL2 &lt;Vd&gt;.4S, &lt;Vn&gt;.8H",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 001 | 00001 | 01111 | 0 | Vn | Vd",
        "hex_opcode": "0x6E217800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fcvtl2",
      "rel_url": "armv8-a/fcvtl2/",
      "linked_summary": "Converts Half-precision (Top) to Single-precision.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtn",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert Narrow (Single to Half)",
      "summary": "Converts Single-precision to Half-precision (Bottom).",
      "syntax": "FCVTN &lt;Vd&gt;.4H, &lt;Vn&gt;.4S",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01001110 | 001 | 00001 | 01101 | 0 | Vn | Vd",
        "hex_opcode": "0x4E216800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fcvtn",
      "rel_url": "armv8-a/fcvtn/",
      "linked_summary": "Converts Single-precision to Half-precision (Bottom).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtn2",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Convert Narrow High (Single to Half)",
      "summary": "Converts Single-precision to Half-precision (Top).",
      "syntax": "FCVTN2 &lt;Vd&gt;.8H, &lt;Vn&gt;.4S",
      "encoding": {
        "format": "NEON FP16",
        "binary_pattern": "01101110 | 001 | 00001 | 01101 | 0 | Vn | Vd",
        "hex_opcode": "0x6E216800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FP16 (NEON)",
      "slug": "fcvtn2",
      "rel_url": "armv8-a/fcvtn2/",
      "linked_summary": "Converts Single-precision to Half-precision (Top).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdot",
      "architecture": "ARMv8-A",
      "full_name": "Signed Dot Product (NEON)",
      "summary": "Dot product of signed integers (AArch64 NEON).",
      "syntax": "SDOT &lt;Vd&gt;.4S, &lt;Vn&gt;.16B, &lt;Vm&gt;.16B",
      "encoding": {
        "format": "NEON DotProd",
        "binary_pattern": "01001110 | 10 | 0 | 00000 | 10 | Zn | Zd | Zm",
        "hex_opcode": "0x4E809400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_DotProd",
      "slug": "sdot_2",
      "rel_url": "armv8-a/sdot_2/",
      "linked_summary": "Dot product of signed integers (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udot",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Dot Product (NEON)",
      "summary": "Dot product of unsigned integers (AArch64 NEON).",
      "syntax": "UDOT &lt;Vd&gt;.4S, &lt;Vn&gt;.16B, &lt;Vm&gt;.16B",
      "encoding": {
        "format": "NEON DotProd",
        "binary_pattern": "01101110 | 10 | 0 | 00000 | 10 | Zn | Zd | Zm",
        "hex_opcode": "0x6E809400",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_DotProd",
      "slug": "udot_2",
      "rel_url": "armv8-a/udot_2/",
      "linked_summary": "Dot product of unsigned integers (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Complex Add (NEON)",
      "summary": "Complex addition with rotation (NEON).",
      "syntax": "FCADD &lt;Vd&gt;.4S, &lt;Vn&gt;.4S, &lt;Vm&gt;.4S, #&lt;rot&gt;",
      "encoding": {
        "format": "NEON Complex",
        "binary_pattern": "01101110 | 01 | 0 | 00000 | 11 | rot | Zn | Zd | Zm",
        "hex_opcode": "0x6E40E400",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "FEAT_FCMA",
      "slug": "fcadd_1",
      "rel_url": "armv8-a/fcadd_1/",
      "linked_summary": "Complex addition with rotation (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmla",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Complex Multiply Accumulate (NEON)",
      "summary": "Complex multiply-accumulate with rotation (NEON).",
      "syntax": "FCMLA &lt;Vd&gt;.4S, &lt;Vn&gt;.4S, &lt;Vm&gt;.4S, #&lt;rot&gt;",
      "encoding": {
        "format": "NEON Complex",
        "binary_pattern": "01001110 | 01 | 0 | 00000 | 11 | rot | Zn | Zd | Zm",
        "hex_opcode": "0x4E40E400",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        },
        {
          "name": "rot",
          "desc": "Rot"
        }
      ],
      "extension": "FEAT_FCMA",
      "slug": "fcmla_1",
      "rel_url": "armv8-a/fcmla_1/",
      "linked_summary": "Complex multiply-accumulate with rotation (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aese",
      "architecture": "ARMv8-A",
      "full_name": "AES Encrypt (A64)",
      "summary": "AES single round encryption (AArch64 NEON).",
      "syntax": "AESE &lt;Vd&gt;.16B, &lt;Vm&gt;.16B",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00 | 101000 | 01001 | Vm | Vd",
        "hex_opcode": "0x4E284800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "State"
        },
        {
          "name": "Vm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aese_1",
      "rel_url": "armv8-a/aese_1/",
      "linked_summary": "AES single round encryption (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesd",
      "architecture": "ARMv8-A",
      "full_name": "AES Decrypt (A64)",
      "summary": "AES single round decryption (AArch64 NEON).",
      "syntax": "AESD &lt;Vd&gt;.16B, &lt;Vm&gt;.16B",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00 | 101000 | 01011 | Vm | Vd",
        "hex_opcode": "0x4E285800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "State"
        },
        {
          "name": "Vm",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aesd_1",
      "rel_url": "armv8-a/aesd_1/",
      "linked_summary": "AES single round decryption (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1h",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Hash Update (A64)",
      "summary": "SHA1 hash update (AArch64 NEON).",
      "syntax": "SHA1H &lt;Sd&gt;, &lt;Sn&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 00 | 101000 | 00001 | 0 | Rn | Rd",
        "hex_opcode": "0x5E280800",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "101000",
            "clean": "101000"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1h_1",
      "rel_url": "armv8-a/sha1h_1/",
      "linked_summary": "SHA1 hash update (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1c",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Choose (A64)",
      "summary": "SHA1 hash choose (AArch64 NEON).",
      "syntax": "SHA1C &lt;Qd&gt;, &lt;Sn&gt;, &lt;Vm&gt;.4S",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 00 | 0 | 00000 | 000 | Vm | Rn | Rd",
        "hex_opcode": "0x5E000000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1c_1",
      "rel_url": "armv8-a/sha1c_1/",
      "linked_summary": "SHA1 hash choose (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 1 (A64)",
      "summary": "SHA256 hash part 1 (AArch64 NEON).",
      "syntax": "SHA256H &lt;Qd&gt;, &lt;Qn&gt;, &lt;Vm&gt;.4S",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 00 | 0 | 00000 | 010 | Vm | Rn | Rd",
        "hex_opcode": "0x5E004000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h_1",
      "rel_url": "armv8-a/sha256h_1/",
      "linked_summary": "SHA256 hash part 1 (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h2",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 2 (A64)",
      "summary": "SHA256 hash part 2 (AArch64 NEON).",
      "syntax": "SHA256H2 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Vm&gt;.4S",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 00 | 0 | 00000 | 011 | Vm | Rn | Rd",
        "hex_opcode": "0x5E005000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src1"
        },
        {
          "name": "Vm",
          "desc": "Src2"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h2_1",
      "rel_url": "armv8-a/sha256h2_1/",
      "linked_summary": "SHA256 hash part 2 (AArch64 NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmull",
      "architecture": "ARMv8-A",
      "full_name": "Polynomial Multiply Long (A64)",
      "summary": "Polynomial multiply long (NEON).",
      "syntax": "PMULL &lt;Vd&gt;.1Q, &lt;Vn&gt;.1D, &lt;Vm&gt;.1D",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "00001110 | 10 | 1 | 00000 | 11100 | Vm | Vn | Vd",
        "hex_opcode": "0x0E20E000",
        "visual_parts": [
          {
            "raw": "00001110",
            "clean": "00001110"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "11100",
            "clean": "11100"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "Crypto (AES)",
      "slug": "pmull",
      "rel_url": "armv8-a/pmull/",
      "linked_summary": "Polynomial multiply long (NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umaal",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Accumulate Accumulate Long",
      "summary": "Calculates (Rn * Rm) + RdLo + RdHi -> 64-bit result.",
      "syntax": "UMAAL&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00000100 | RdHi | RdLo | Rm | 1001 | Rn",
        "hex_opcode": "0x00400090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00000100",
            "clean": "00000100"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Dest Lo/Acc"
        },
        {
          "name": "RdHi",
          "desc": "Dest Hi/Acc"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "umaal",
      "rel_url": "armv8-a/umaal/",
      "linked_summary": "Calculates (Rn * Rm) + RdLo + RdHi -> 64-<a href=\"../../armv8-a/bit/\">bit</a> result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrt",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Unprivileged",
      "summary": "Loads a word using User Mode permissions (even if Privileged).",
      "syntax": "LDRT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | 0 | U | 0 | W | 1 | Rn | Rt | imm12",
        "hex_opcode": "0x04200000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrt",
      "rel_url": "armv8-a/ldrt/",
      "linked_summary": "Loads a word using User Mode permissions (even if Privileged).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrbt",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Byte Unprivileged",
      "summary": "Loads a byte using User Mode permissions.",
      "syntax": "LDRBT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | 0 | U | 1 | W | 1 | Rn | Rt | imm12",
        "hex_opcode": "0x04600000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrbt",
      "rel_url": "armv8-a/ldrbt/",
      "linked_summary": "Loads a byte using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrht",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Halfword Unprivileged",
      "summary": "Loads a halfword using User Mode permissions.",
      "syntax": "LDRHT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | 0 | U | 1 | W | 0 | Rn | Rt | imm4 | 1011 | imm4",
        "hex_opcode": "0x002000B0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrht",
      "rel_url": "armv8-a/ldrht/",
      "linked_summary": "Loads a halfword using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsbt",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Byte Unprivileged",
      "summary": "Loads a signed byte using User Mode permissions.",
      "syntax": "LDRSBT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | 0 | U | 1 | W | 0 | Rn | Rt | imm4 | 1101 | imm4",
        "hex_opcode": "0x002000D0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrsbt",
      "rel_url": "armv8-a/ldrsbt/",
      "linked_summary": "Loads a signed byte using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsht",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Halfword Unprivileged",
      "summary": "Loads a signed halfword using User Mode permissions.",
      "syntax": "LDRSHT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | 0 | U | 1 | W | 0 | Rn | Rt | imm4 | 1111 | imm4",
        "hex_opcode": "0x002000F0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrsht",
      "rel_url": "armv8-a/ldrsht/",
      "linked_summary": "Loads a signed halfword using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strt",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Unprivileged",
      "summary": "Stores a word using User Mode permissions.",
      "syntax": "STRT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | 0 | U | 0 | W | 0 | Rn | Rt | imm12",
        "hex_opcode": "0x04200000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "strt",
      "rel_url": "armv8-a/strt/",
      "linked_summary": "Stores a word using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strbt",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Byte Unprivileged",
      "summary": "Stores a byte using User Mode permissions.",
      "syntax": "STRBT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | 0 | U | 1 | W | 0 | Rn | Rt | imm12",
        "hex_opcode": "0x04600000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "strbt",
      "rel_url": "armv8-a/strbt/",
      "linked_summary": "Stores a byte using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "strht",
      "architecture": "ARMv8-A",
      "full_name": "Store Register Halfword Unprivileged",
      "summary": "Stores a halfword using User Mode permissions.",
      "syntax": "STRHT&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | 0 | U | 1 | W | 0 | Rn | Rt | imm4 | 1011 | imm4",
        "hex_opcode": "0x002000B0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "strht",
      "rel_url": "armv8-a/strht/",
      "linked_summary": "Stores a halfword using User Mode permissions.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtb",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert Half-Precision (Bottom)",
      "summary": "Converts single-precision to half-precision (Bottom).",
      "syntax": "VCVTB&lt;c&gt;.F16.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 0 | D | 0010 | Vd | 1010 | 01 | M | 0 | Vm",
        "hex_opcode": "0x0EB20A40",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest Half"
        },
        {
          "name": "Sm",
          "desc": "Src Single"
        }
      ],
      "extension": "VFP (Half)",
      "slug": "vcvtb_1",
      "rel_url": "armv8-a/vcvtb_1/",
      "linked_summary": "Converts single-precision to half-precision (Bottom).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vcvtt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Convert Half-Precision (Top)",
      "summary": "Converts single-precision to half-precision (Top).",
      "syntax": "VCVTT&lt;c&gt;.F16.F32 &lt;Sd&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "VFP Convert",
        "binary_pattern": "cond | 11101011 | 0 | D | 0010 | Vd | 1010 | 11 | M | 0 | Vm",
        "hex_opcode": "0x0EB20AC0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "11101011",
            "clean": "11101011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest Half"
        },
        {
          "name": "Sm",
          "desc": "Src Single"
        }
      ],
      "extension": "VFP (Half)",
      "slug": "vcvtt_1",
      "rel_url": "armv8-a/vcvtt_1/",
      "linked_summary": "Converts single-precision to half-precision (Top).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rcw",
      "architecture": "ARMv8-A",
      "full_name": "Read Check Write",
      "summary": "Atomically reads, checks, and updates a 128-bit descriptor in memory (Translation Hardening).",
      "syntax": "RCW &lt;Xt&gt;, &lt;Xt+1&gt;, [&lt;Xn&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00111000 | 001 | 11111 | 00000 | Rn | Rt",
        "hex_opcode": "0x38200000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data/Status"
        },
        {
          "name": "Xn",
          "desc": "Address"
        }
      ],
      "extension": "FEAT_THE (Hardening)",
      "slug": "rcw_1",
      "rel_url": "armv8-a/rcw_1/",
      "linked_summary": "Atomically reads, checks, <a href=\"../../armv8-a/and_6/\">and</a> updates a 128-<a href=\"../../armv8-a/bit/\">bit</a> descriptor <a href=\"../../x86/in/\">in</a> memory (Translation Hardening).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rcws",
      "architecture": "ARMv8-A",
      "full_name": "Read Check Write (Soft)",
      "summary": "Read Check Write with soft failure reporting (Translation Hardening).",
      "syntax": "RCWS &lt;Xt&gt;, &lt;Xt+1&gt;, [&lt;Xn&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00111000 | 001 | 11111 | 00100 | Rn | Rt",
        "hex_opcode": "0x38204000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data/Status"
        },
        {
          "name": "Xn",
          "desc": "Address"
        }
      ],
      "extension": "FEAT_THE (Hardening)",
      "slug": "rcws",
      "rel_url": "armv8-a/rcws/",
      "linked_summary": "Read Check Write with soft failure reporting (Translation Hardening).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rcwa",
      "architecture": "ARMv8-A",
      "full_name": "Read Check Write (Acquire)",
      "summary": "Read Check Write with Acquire semantics.",
      "syntax": "RCWA &lt;Xt&gt;, &lt;Xt+1&gt;, [&lt;Xn&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00111000 | 001 | 11111 | 10000 | Rn | Rt",
        "hex_opcode": "0x38A00000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data/Status"
        },
        {
          "name": "Xn",
          "desc": "Address"
        }
      ],
      "extension": "FEAT_THE (Hardening)",
      "slug": "rcwa",
      "rel_url": "armv8-a/rcwa/",
      "linked_summary": "Read Check Write with Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rcwal",
      "architecture": "ARMv8-A",
      "full_name": "Read Check Write (Acquire-Release)",
      "summary": "Read Check Write with Acquire and Release semantics.",
      "syntax": "RCWAL &lt;Xt&gt;, &lt;Xt+1&gt;, [&lt;Xn&gt;]",
      "encoding": {
        "format": "Atomic",
        "binary_pattern": "00111000 | 001 | 11111 | 10100 | Rn | Rt",
        "hex_opcode": "0x38A04000",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10100",
            "clean": "10100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data/Status"
        },
        {
          "name": "Xn",
          "desc": "Address"
        }
      ],
      "extension": "FEAT_THE (Hardening)",
      "slug": "rcwal",
      "rel_url": "armv8-a/rcwal/",
      "linked_summary": "Read Check Write with Acquire <a href=\"../../armv8-a/and_6/\">and</a> Release semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brb",
      "architecture": "ARMv8-A",
      "full_name": "Branch Record Buffer Injection",
      "summary": "Injects an entry into the Branch Record Buffer (Debug).",
      "syntax": "BRB &lt;op&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 001 | op | 11111",
        "hex_opcode": "0xD503201F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "op",
            "clean": "op"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "op",
          "desc": "IALL/INJ"
        }
      ],
      "extension": "FEAT_BRBE (Debug)",
      "slug": "brb",
      "rel_url": "armv8-a/brb/",
      "linked_summary": "Injects an entry into the Branch Record Buffer (Debug).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "brbtsy",
      "architecture": "ARMv8-A",
      "full_name": "Branch Record Buffer Timestamp Synchronize",
      "summary": "Synchronizes the BRBE timestamp.",
      "syntax": "BRBTSY",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00100 | 11111",
        "hex_opcode": "0xD503225F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_BRBE (Debug)",
      "slug": "brbtsy",
      "rel_url": "armv8-a/brbtsy/",
      "linked_summary": "Synchronizes the BRBE timestamp.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cosp",
      "architecture": "ARMv8-A",
      "full_name": "Call Out Speculation",
      "summary": "Prevents speculation from determining that the instruction is executed.",
      "syntax": "COSP &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | 0100 | 001 | Rt",
        "hex_opcode": "0xD503321F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Reg"
        }
      ],
      "extension": "FEAT_CSV3 (Speculation)",
      "slug": "cosp_1",
      "rel_url": "armv8-a/cosp_1/",
      "linked_summary": "Prevents speculation from determining that the instruction is executed.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gcspopm",
      "architecture": "ARMv8-A",
      "full_name": "Guarded Control Stack Pop",
      "summary": "Pops the value from the Guarded Control Stack into LR.",
      "syntax": "GCSPOPM",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0010 | 0100 | 01 | 11111",
        "hex_opcode": "0xD52B245F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "FEAT_GCS (Security)",
      "slug": "gcspopm",
      "rel_url": "armv8-a/gcspopm/",
      "linked_summary": "Pops the value from the Guarded Control Stack into LR.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gcsss1",
      "architecture": "ARMv8-A",
      "full_name": "Guarded Control Stack Switch Stack 1",
      "summary": "First step to switch the GCS pointer.",
      "syntax": "GCSSS1 &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0010 | 0111 | 000 | Rt",
        "hex_opcode": "0xD52B2700",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "New Stack Ptr"
        }
      ],
      "extension": "FEAT_GCS (Security)",
      "slug": "gcsss1",
      "rel_url": "armv8-a/gcsss1/",
      "linked_summary": "First step to switch the GCS pointer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "gcsss2",
      "architecture": "ARMv8-A",
      "full_name": "Guarded Control Stack Switch Stack 2",
      "summary": "Second step to switch the GCS pointer.",
      "syntax": "GCSSS2 &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 001 | 00011 | 0010 | 0111 | 001 | Rt",
        "hex_opcode": "0xD52B2720",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "New Stack Ptr"
        }
      ],
      "extension": "FEAT_GCS (Security)",
      "slug": "gcsss2",
      "rel_url": "armv8-a/gcsss2/",
      "linked_summary": "Second step to switch the GCS pointer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cpy",
      "architecture": "ARMv8-A",
      "full_name": "Memory Copy (SVE2)",
      "summary": "Copies data from source to destination using SVE vector length.",
      "syntax": "CPY &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE2 Move",
        "binary_pattern": "00000101 | sz | 1 | 00001 | Pg | Zn | Zd",
        "hex_opcode": "0x05210000",
        "visual_parts": [
          {
            "raw": "00000101",
            "clean": "00000101"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zn",
          "desc": "Src"
        }
      ],
      "extension": "SVE2",
      "slug": "cpy_1",
      "rel_url": "armv8-a/cpy_1/",
      "linked_summary": "Copies data from source to destination using SVE vector length.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udot",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Dot Product (Multi-vector)",
      "summary": "Multi-vector unsigned dot product (SME2).",
      "syntax": "UDOT { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SME2 DotProd",
        "binary_pattern": "11000001 | 10 | 0 | 01110 | Zm | Zn | 10 | Zd",
        "hex_opcode": "0xC18E8000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest Pair"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "udot_3",
      "rel_url": "armv8-a/udot_3/",
      "linked_summary": "Multi-vector unsigned dot product (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdot",
      "architecture": "ARMv8-A",
      "full_name": "Signed Dot Product (Multi-vector)",
      "summary": "Multi-vector signed dot product (SME2).",
      "syntax": "SDOT { &lt;Zd1&gt;.S-&lt;Zd2&gt;.S }, &lt;Zn&gt;.B, &lt;Zm&gt;.B",
      "encoding": {
        "format": "SME2 DotProd",
        "binary_pattern": "11000001 | 10 | 0 | 01110 | Zm | Zn | 00 | Zd",
        "hex_opcode": "0xC18E0000",
        "visual_parts": [
          {
            "raw": "11000001",
            "clean": "11000001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "01110",
            "clean": "01110"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zn",
            "clean": "Zn"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Zd",
            "clean": "Zd"
          }
        ]
      },
      "operands": [
        {
          "name": "Zd",
          "desc": "Dest Pair"
        },
        {
          "name": "Zn",
          "desc": "Src 1"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "SME2",
      "slug": "sdot_3",
      "rel_url": "armv8-a/sdot_3/",
      "linked_summary": "Multi-vector signed dot product (SME2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfadd",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Add",
      "summary": "Adds BFloat16 elements.",
      "syntax": "BFADD &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE BFloat16",
        "binary_pattern": "01100101 | 00 | 0 | 00000 | Pg | Zm | Zdn",
        "hex_opcode": "0x65000000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_SVE_B16B16",
      "slug": "bfadd",
      "rel_url": "armv8-a/bfadd/",
      "linked_summary": "Adds BFloat16 elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfsub",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Subtract",
      "summary": "Subtracts BFloat16 elements.",
      "syntax": "BFSUB &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE BFloat16",
        "binary_pattern": "01100101 | 00 | 0 | 00001 | Pg | Zm | Zdn",
        "hex_opcode": "0x65002000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00001",
            "clean": "00001"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_SVE_B16B16",
      "slug": "bfsub",
      "rel_url": "armv8-a/bfsub/",
      "linked_summary": "Subtracts BFloat16 elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfmul",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Multiply",
      "summary": "Multiplies BFloat16 elements.",
      "syntax": "BFMUL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE BFloat16",
        "binary_pattern": "01100101 | 00 | 0 | 00010 | Pg | Zm | Zdn",
        "hex_opcode": "0x65004000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_SVE_B16B16",
      "slug": "bfmul",
      "rel_url": "armv8-a/bfmul/",
      "linked_summary": "Multiplies BFloat16 elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfmax",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Maximum",
      "summary": "Calculates maximum of BFloat16 elements.",
      "syntax": "BFMAX &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE BFloat16",
        "binary_pattern": "01100101 | 00 | 0 | 00100 | Pg | Zm | Zdn",
        "hex_opcode": "0x65008000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_SVE_B16B16",
      "slug": "bfmax",
      "rel_url": "armv8-a/bfmax/",
      "linked_summary": "Calculates maximum of BFloat16 elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfmin",
      "architecture": "ARMv8-A",
      "full_name": "BFloat16 Minimum",
      "summary": "Calculates minimum of BFloat16 elements.",
      "syntax": "BFMIN &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, &lt;Zm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SVE BFloat16",
        "binary_pattern": "01100101 | 00 | 0 | 00101 | Pg | Zm | Zdn",
        "hex_opcode": "0x6500A000",
        "visual_parts": [
          {
            "raw": "01100101",
            "clean": "01100101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "00101",
            "clean": "00101"
          },
          {
            "raw": "Pg",
            "clean": "Pg"
          },
          {
            "raw": "Zm",
            "clean": "Zm"
          },
          {
            "raw": "Zdn",
            "clean": "Zdn"
          }
        ]
      },
      "operands": [
        {
          "name": "Zdn",
          "desc": "Dest/Src"
        },
        {
          "name": "Pg",
          "desc": "Mask"
        },
        {
          "name": "Zm",
          "desc": "Src 2"
        }
      ],
      "extension": "FEAT_SVE_B16B16",
      "slug": "bfmin",
      "rel_url": "armv8-a/bfmin/",
      "linked_summary": "Calculates minimum of BFloat16 elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addp",
      "architecture": "ARMv8-A",
      "full_name": "Scalar Add Pairwise",
      "summary": "Adds two 64-bit values to a 64-bit result (Scalar NEON).",
      "syntax": "ADDP &lt;Dd&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON Scalar",
        "binary_pattern": "01011110 | 11110001 | 101110 | Rn | Rd",
        "hex_opcode": "0x5EF1B800",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "11110001",
            "clean": "11110001"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (Scalar)",
      "slug": "addp",
      "rel_url": "armv8-a/addp/",
      "linked_summary": "Adds two 64-<a href=\"../../armv8-a/bit/\">bit</a> values to a 64-<a href=\"../../armv8-a/bit/\">bit</a> result (Scalar NEON).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmaxv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Maximum Reduction (NEON)",
      "summary": "Finds max float in a vector.",
      "syntax": "FMAXV &lt;Sd&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON Reduction",
        "binary_pattern": "01101110 | 00110000 | 111110 | Rn | Rd",
        "hex_opcode": "0x6E30F800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "00110000",
            "clean": "00110000"
          },
          {
            "raw": "111110",
            "clean": "111110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (v8.0)",
      "slug": "fmaxv_1",
      "rel_url": "armv8-a/fmaxv_1/",
      "linked_summary": "Finds max float <a href=\"../../x86/in/\">in</a> a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fminv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Minimum Reduction (NEON)",
      "summary": "Finds min float in a vector.",
      "syntax": "FMINV &lt;Sd&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "NEON Reduction",
        "binary_pattern": "01101110 | 10110000 | 111110 | Rn | Rd",
        "hex_opcode": "0x6EB0F800",
        "visual_parts": [
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "10110000",
            "clean": "10110000"
          },
          {
            "raw": "111110",
            "clean": "111110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (v8.0)",
      "slug": "fminv_1",
      "rel_url": "armv8-a/fminv_1/",
      "linked_summary": "Finds min float <a href=\"../../x86/in/\">in</a> a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frint32x",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to 32-bit Integer (Exact)",
      "summary": "Rounds to 32-bit integer, exact exception.",
      "syntax": "FRINT32X &lt;Sd&gt;, &lt;Sn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "00011110 | 00101000 | 111000 | Rn | Rd",
        "hex_opcode": "0x1E28E000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "111000",
            "clean": "111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FRINTTS",
      "slug": "frint32x",
      "rel_url": "armv8-a/frint32x/",
      "linked_summary": "Rounds to 32-<a href=\"../../armv8-a/bit/\">bit</a> integer, exact exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frint32z",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to 32-bit Integer (Zero)",
      "summary": "Rounds to 32-bit integer towards zero.",
      "syntax": "FRINT32Z &lt;Sd&gt;, &lt;Sn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "00011110 | 00101001 | 111000 | Rn | Rd",
        "hex_opcode": "0x1E29E000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "00101001",
            "clean": "00101001"
          },
          {
            "raw": "111000",
            "clean": "111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FRINTTS",
      "slug": "frint32z",
      "rel_url": "armv8-a/frint32z/",
      "linked_summary": "Rounds to 32-<a href=\"../../armv8-a/bit/\">bit</a> integer towards <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frint64x",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to 64-bit Integer (Exact)",
      "summary": "Rounds to 64-bit integer, exact exception.",
      "syntax": "FRINT64X &lt;Sd&gt;, &lt;Sn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "00011110 | 00101010 | 111000 | Rn | Rd",
        "hex_opcode": "0x1E2AE000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "00101010",
            "clean": "00101010"
          },
          {
            "raw": "111000",
            "clean": "111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FRINTTS",
      "slug": "frint64x",
      "rel_url": "armv8-a/frint64x/",
      "linked_summary": "Rounds to 64-<a href=\"../../armv8-a/bit/\">bit</a> integer, exact exception.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frint64z",
      "architecture": "ARMv8-A",
      "full_name": "Floating-Point Round to 64-bit Integer (Zero)",
      "summary": "Rounds to 64-bit integer towards zero.",
      "syntax": "FRINT64Z &lt;Sd&gt;, &lt;Sn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "00011110 | 00101011 | 111000 | Rn | Rd",
        "hex_opcode": "0x1E2BE000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "00101011",
            "clean": "00101011"
          },
          {
            "raw": "111000",
            "clean": "111000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src"
        }
      ],
      "extension": "FEAT_FRINTTS",
      "slug": "frint64z",
      "rel_url": "armv8-a/frint64z/",
      "linked_summary": "Rounds to 64-<a href=\"../../armv8-a/bit/\">bit</a> integer towards <a href=\"../../armv9-a/zero_2/\">zero</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "chk",
      "architecture": "ARMv8-A",
      "full_name": "Check",
      "summary": "Check feature status (FEAT_CHK).",
      "syntax": "CHK &lt;#imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 00000011 | 00100000 | 010 | imm5",
        "hex_opcode": "0xD5032040",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "00000011",
            "clean": "00000011"
          },
          {
            "raw": "00100000",
            "clean": "00100000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "imm5",
            "clean": "imm5"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Feature ID"
        }
      ],
      "extension": "FEAT_CHK",
      "slug": "chk",
      "rel_url": "armv8-a/chk/",
      "linked_summary": "Check feature status (FEAT_CHK).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clrex",
      "architecture": "ARMv8-A",
      "full_name": "Clear Exclusive (System)",
      "summary": "Clears the local monitor state (AArch64 variant).",
      "syntax": "CLREX {#&lt;imm&gt;}",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | 0000 | 010 | 11111",
        "hex_opcode": "0xD503305F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "Optional"
        }
      ],
      "extension": "Base (Atomic)",
      "slug": "clrex_1",
      "rel_url": "armv8-a/clrex_1/",
      "linked_summary": "Clears the local <a href=\"../../x86/monitor/\">monitor</a> state (AArch64 variant).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Add (Single)",
      "summary": "Adds two single-precision floating-point registers.",
      "syntax": "FADD &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 001 | Rm | 001010 | Rn | Rd",
        "hex_opcode": "0x1E202800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest (32-bit)"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fadd_4",
      "rel_url": "armv8-a/fadd_4/",
      "linked_summary": "Adds two single-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fadd",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Add (Double)",
      "summary": "Adds two double-precision floating-point registers.",
      "syntax": "FADD &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 011 | Rm | 001010 | Rn | Rd",
        "hex_opcode": "0x1E602800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001010",
            "clean": "001010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest (64-bit)"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fadd_5",
      "rel_url": "armv8-a/fadd_5/",
      "linked_summary": "Adds two double-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Subtract (Single)",
      "summary": "Subtracts two single-precision floating-point registers.",
      "syntax": "FSUB &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 001 | Rm | 001110 | Rn | Rd",
        "hex_opcode": "0x1E203800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fsub_4",
      "rel_url": "armv8-a/fsub_4/",
      "linked_summary": "Subtracts two single-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fsub",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Subtract (Double)",
      "summary": "Subtracts two double-precision floating-point registers.",
      "syntax": "FSUB &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 011 | Rm | 001110 | Rn | Rd",
        "hex_opcode": "0x1E603800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fsub_5",
      "rel_url": "armv8-a/fsub_5/",
      "linked_summary": "Subtracts two double-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Multiply (Single)",
      "summary": "Multiplies two single-precision floating-point registers.",
      "syntax": "FMUL &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 001 | Rm | 000010 | Rn | Rd",
        "hex_opcode": "0x1E200800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fmul_4",
      "rel_url": "armv8-a/fmul_4/",
      "linked_summary": "Multiplies two single-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmul",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Multiply (Double)",
      "summary": "Multiplies two double-precision floating-point registers.",
      "syntax": "FMUL &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 011 | Rm | 000010 | Rn | Rd",
        "hex_opcode": "0x1E600800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fmul_5",
      "rel_url": "armv8-a/fmul_5/",
      "linked_summary": "Multiplies two double-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Divide (Single)",
      "summary": "Divides two single-precision floating-point registers.",
      "syntax": "FDIV &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 001 | Rm | 000110 | Rn | Rd",
        "hex_opcode": "0x1E201800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000110",
            "clean": "000110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Sd",
          "desc": "Dest"
        },
        {
          "name": "Sn",
          "desc": "Dividend"
        },
        {
          "name": "Sm",
          "desc": "Divisor"
        }
      ],
      "extension": "F.P.",
      "slug": "fdiv_4",
      "rel_url": "armv8-a/fdiv_4/",
      "linked_summary": "Divides two single-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fdiv",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Divide (Double)",
      "summary": "Divides two double-precision floating-point registers.",
      "syntax": "FDIV &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 011 | Rm | 000110 | Rn | Rd",
        "hex_opcode": "0x1E601800",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "000110",
            "clean": "000110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Dividend"
        },
        {
          "name": "Dm",
          "desc": "Divisor"
        }
      ],
      "extension": "F.P.",
      "slug": "fdiv_5",
      "rel_url": "armv8-a/fdiv_5/",
      "linked_summary": "Divides two double-precision floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmp",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Compare (Single)",
      "summary": "Compares two single-precision registers and updates NZCV flags.",
      "syntax": "FCMP &lt;Sn&gt;, &lt;Sm&gt;",
      "encoding": {
        "format": "Float Compare",
        "binary_pattern": "00011110 | 001 | Rm | 001000 | Rn | 00000",
        "hex_opcode": "0x1E202000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Sn",
          "desc": "Src 1"
        },
        {
          "name": "Sm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fcmp_1",
      "rel_url": "armv8-a/fcmp_1/",
      "linked_summary": "Compares two single-precision registers <a href=\"../../armv8-a/and_6/\">and</a> updates NZCV flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcmp",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Compare (Double)",
      "summary": "Compares two double-precision registers and updates NZCV flags.",
      "syntax": "FCMP &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "Float Compare",
        "binary_pattern": "00011110 | 011 | Rm | 001000 | Rn | 00000",
        "hex_opcode": "0x1E602000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "00000",
            "clean": "00000"
          }
        ]
      },
      "operands": [
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "F.P.",
      "slug": "fcmp_2",
      "rel_url": "armv8-a/fcmp_2/",
      "linked_summary": "Compares two double-precision registers <a href=\"../../armv8-a/and_6/\">and</a> updates NZCV flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Move (Register)",
      "summary": "Copies value between floating-point registers.",
      "syntax": "FMOV &lt;Dd&gt;, &lt;Dn&gt;",
      "encoding": {
        "format": "Float Data Proc",
        "binary_pattern": "00011110 | 011 | 00000 | 010000 | Rn | Rd",
        "hex_opcode": "0x1E604000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "010000",
            "clean": "010000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "Dn",
          "desc": "Source"
        }
      ],
      "extension": "F.P.",
      "slug": "fmov_4",
      "rel_url": "armv8-a/fmov_4/",
      "linked_summary": "Copies value between floating-point registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmov",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Move (Immediate)",
      "summary": "Moves immediate value into floating-point register.",
      "syntax": "FMOV &lt;Dd&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "Float Imm",
        "binary_pattern": "00011110 | 011 | 10000 | imm8 | Rd",
        "hex_opcode": "0x1E601000",
        "visual_parts": [
          {
            "raw": "00011110",
            "clean": "00011110"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest"
        },
        {
          "name": "imm",
          "desc": "Immediate"
        }
      ],
      "extension": "F.P.",
      "slug": "fmov_5",
      "rel_url": "armv8-a/fmov_5/",
      "linked_summary": "Moves immediate value into floating-point register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "scvtf",
      "architecture": "ARMv8-A",
      "full_name": "Signed Integer Convert to Floating-point",
      "summary": "Converts signed integer (scalar) to floating-point.",
      "syntax": "SCVTF &lt;Dd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "10011110 | 01 | 1 | 00010 | 000000 | Rn | Rd",
        "hex_opcode": "0x9E220000",
        "visual_parts": [
          {
            "raw": "10011110",
            "clean": "10011110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest (Double)"
        },
        {
          "name": "Xn",
          "desc": "Src (Int64)"
        }
      ],
      "extension": "F.P.",
      "slug": "scvtf_2",
      "rel_url": "armv8-a/scvtf_2/",
      "linked_summary": "Converts signed integer (scalar) to floating-point.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzs",
      "architecture": "ARMv8-A",
      "full_name": "Floating-point Convert to Signed Integer (Round towards Zero)",
      "summary": "Converts floating-point to signed integer.",
      "syntax": "FCVTZS &lt;Xd&gt;, &lt;Dn&gt;",
      "encoding": {
        "format": "Float Conversion",
        "binary_pattern": "10011110 | 01 | 1 | 11000 | 000000 | Rn | Rd",
        "hex_opcode": "0x9E380000",
        "visual_parts": [
          {
            "raw": "10011110",
            "clean": "10011110"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11000",
            "clean": "11000"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest (Int64)"
        },
        {
          "name": "Dn",
          "desc": "Src (Double)"
        }
      ],
      "extension": "F.P.",
      "slug": "fcvtzs_2",
      "rel_url": "armv8-a/fcvtzs_2/",
      "linked_summary": "Converts floating-point to signed integer.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes (32-bit)",
      "summary": "Reverses the byte order in a 32-bit register (Endianness swap).",
      "syntax": "REV &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "01011010 | 100 | 00000 | 000010 | Rn | Rd",
        "hex_opcode": "0x5AC00800",
        "visual_parts": [
          {
            "raw": "01011010",
            "clean": "01011010"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000010",
            "clean": "000010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Source"
        }
      ],
      "extension": "Base",
      "slug": "rev_5",
      "rel_url": "armv8-a/rev_5/",
      "linked_summary": "Reverses the byte order <a href=\"../../x86/in/\">in</a> a 32-<a href=\"../../armv8-a/bit/\">bit</a> register (Endianness swap).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rbit",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bits (64-bit)",
      "summary": "Reverses the bit order in a 64-bit register.",
      "syntax": "RBIT &lt;Xd&gt;, &lt;Xn&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "11011010 | 110 | 00000 | 000000 | Rn | Rd",
        "hex_opcode": "0xDAC00000",
        "visual_parts": [
          {
            "raw": "11011010",
            "clean": "11011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "00000",
            "clean": "00000"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Source"
        }
      ],
      "extension": "Base",
      "slug": "rbit_3",
      "rel_url": "armv8-a/rbit_3/",
      "linked_summary": "Reverses the <a href=\"../../armv8-a/bit/\">bit</a> order <a href=\"../../x86/in/\">in</a> a 64-<a href=\"../../armv8-a/bit/\">bit</a> register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtb",
      "architecture": "ARMv8-A",
      "full_name": "Sign Extend Byte",
      "summary": "Extracts the lowest 8 bits and sign-extends to 32 bits (Alias for SBFM).",
      "syntax": "SXTB &lt;Wd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "00010011 | 00 | 000000 | 000111 | Rn | Rd",
        "hex_opcode": "0x13001C00",
        "visual_parts": [
          {
            "raw": "00010011",
            "clean": "00010011"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "000111",
            "clean": "000111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Source"
        }
      ],
      "extension": "Base",
      "slug": "sxtb_2",
      "rel_url": "armv8-a/sxtb_2/",
      "linked_summary": "Extracts the lowest 8 bits <a href=\"../../armv8-a/and_6/\">and</a> sign-extends to 32 bits (Alias for SBFM).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtw",
      "architecture": "ARMv8-A",
      "full_name": "Sign Extend Word",
      "summary": "Sign-extends a 32-bit register to 64 bits (Alias for SBFM).",
      "syntax": "SXTW &lt;Xd&gt;, &lt;Wn&gt;",
      "encoding": {
        "format": "Bitfield",
        "binary_pattern": "10010011 | 01 | 000000 | 011111 | Rn | Rd",
        "hex_opcode": "0x93407C00",
        "visual_parts": [
          {
            "raw": "10010011",
            "clean": "10010011"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "011111",
            "clean": "011111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Xd",
          "desc": "Dest (64)"
        },
        {
          "name": "Wn",
          "desc": "Source (32)"
        }
      ],
      "extension": "Base",
      "slug": "sxtw",
      "rel_url": "armv8-a/sxtw/",
      "linked_summary": "Sign-extends a 32-<a href=\"../../armv8-a/bit/\">bit</a> register to 64 bits (Alias for SBFM).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adc",
      "architecture": "ARMv8-A",
      "full_name": "Add with Carry (A32)",
      "summary": "Adds two 32-bit values and the Carry flag.",
      "syntax": "ADC{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 0101 | S | Rn | Rd | shift | 0 | Rm",
        "hex_opcode": "0x00A00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "adc_2",
      "rel_url": "armv8-a/adc_2/",
      "linked_summary": "Adds two 32-<a href=\"../../armv8-a/bit/\">bit</a> values <a href=\"../../armv8-a/and_6/\">and</a> the Carry flag.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "add",
      "architecture": "ARMv8-A",
      "full_name": "Add (A32)",
      "summary": "Adds two 32-bit values.",
      "syntax": "ADD{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 0100 | S | Rn | Rd | shift | 0 | Rm",
        "hex_opcode": "0x00800000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "add_8",
      "rel_url": "armv8-a/add_8/",
      "linked_summary": "Adds two 32-<a href=\"../../armv8-a/bit/\">bit</a> values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "adr",
      "architecture": "ARMv8-A",
      "full_name": "Form PC-relative Address (A32)",
      "summary": "Adds an immediate value to the PC register.",
      "syntax": "ADR&lt;c&gt; &lt;Rd&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 0100 | 0 | 1111 | Rd | imm12",
        "hex_opcode": "0x028F0000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "adr_2",
      "rel_url": "armv8-a/adr_2/",
      "linked_summary": "Adds an immediate value to the PC register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "and",
      "architecture": "ARMv8-A",
      "full_name": "Bitwise AND (A32)",
      "summary": "Performs a bitwise AND on two 32-bit values.",
      "syntax": "AND{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 0000 | S | Rn | Rd | shift | 0 | Rm",
        "hex_opcode": "0x00000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "and_6",
      "rel_url": "armv8-a/and_6/",
      "linked_summary": "Performs a bitwise <a href=\"../../risc-v/and/\">AND</a> on two 32-<a href=\"../../armv8-a/bit/\">bit</a> values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "asr",
      "architecture": "ARMv8-A",
      "full_name": "Arithmetic Shift Right (A32)",
      "summary": "Arithmetic right shift (sign-extending).",
      "syntax": "ASR{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1101 | S | 0000 | Rd | Rs | 0 | 101 | Rm",
        "hex_opcode": "0x01A00050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        },
        {
          "name": "Rs",
          "desc": "Shift Amount"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "asr_5",
      "rel_url": "armv8-a/asr_5/",
      "linked_summary": "Arithmetic right shift (sign-extending).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "b",
      "architecture": "ARMv8-A",
      "full_name": "Branch (A32)",
      "summary": "Branch relative (PC +/- 32MB).",
      "syntax": "B&lt;c&gt; &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "cond | 1010 | imm24",
        "hex_opcode": "0x0A000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "imm24",
            "clean": "imm24"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "b_1",
      "rel_url": "armv8-a/b_1/",
      "linked_summary": "Branch relative (PC +/- 32MB).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfc",
      "architecture": "ARMv8-A",
      "full_name": "Bit Field Clear",
      "summary": "Clears a bitfield in a register.",
      "syntax": "BFC&lt;c&gt; &lt;Rd&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 0111 | 110 | msb | Rd | lsb | 001 | 1111",
        "hex_opcode": "0x07C0001F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "msb",
            "clean": "msb"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "lsb",
            "clean": "lsb"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "lsb",
          "desc": "Start Bit"
        },
        {
          "name": "width",
          "desc": "Width"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bfc_1",
      "rel_url": "armv8-a/bfc_1/",
      "linked_summary": "Clears a bitfield <a href=\"../../x86/in/\">in</a> a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bfi",
      "architecture": "ARMv8-A",
      "full_name": "Bit Field Insert",
      "summary": "Copies a bitfield into a register.",
      "syntax": "BFI&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, #&lt;lsb&gt;, #&lt;width&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 0111 | 110 | msb | Rd | lsb | 001 | Rn",
        "hex_opcode": "0x07C00010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "msb",
            "clean": "msb"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "lsb",
            "clean": "lsb"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        },
        {
          "name": "lsb",
          "desc": "Start"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bfi_1",
      "rel_url": "armv8-a/bfi_1/",
      "linked_summary": "Copies a bitfield into a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bic",
      "architecture": "ARMv8-A",
      "full_name": "Bit Clear (A32)",
      "summary": "Performs AND NOT (Rd = Rn & ~Rm).",
      "syntax": "BIC{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1110 | S | Rn | Rd | shift | 0 | Rm",
        "hex_opcode": "0x01C00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bic_4",
      "rel_url": "armv8-a/bic_4/",
      "linked_summary": "Performs <a href=\"../../risc-v/and/\">AND</a> <a href=\"../../risc-v/not/\">NOT</a> (Rd = Rn & ~Rm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bkpt",
      "architecture": "ARMv8-A",
      "full_name": "Breakpoint (A32)",
      "summary": "Causes a software breakpoint.",
      "syntax": "BKPT #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1110 | 0001 | 0010 | imm12 | 0111 | imm4",
        "hex_opcode": "0xE1200070",
        "visual_parts": [
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bkpt_1",
      "rel_url": "armv8-a/bkpt_1/",
      "linked_summary": "Causes a software breakpoint.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bl",
      "architecture": "ARMv8-A",
      "full_name": "Branch with Link (A32)",
      "summary": "Calls a subroutine, storing return address in LR (R14).",
      "syntax": "BL&lt;c&gt; &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "cond | 1011 | imm24",
        "hex_opcode": "0x0B000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "imm24",
            "clean": "imm24"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bl_1",
      "rel_url": "armv8-a/bl_1/",
      "linked_summary": "Calls a subroutine, storing return address <a href=\"../../x86/in/\">in</a> LR (R14).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "blx",
      "architecture": "ARMv8-A",
      "full_name": "Branch with Link and Exchange",
      "summary": "Calls subroutine and optionally switches to Thumb state.",
      "syntax": "BLX&lt;c&gt; &lt;Rm&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "cond | 0001 | 0010 | 1111 | 1111 | 1111 | 0011 | Rm",
        "hex_opcode": "0x012FFF30",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rm",
          "desc": "Target Reg"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "blx",
      "rel_url": "armv8-a/blx/",
      "linked_summary": "Calls subroutine <a href=\"../../armv8-a/and_6/\">and</a> optionally switches to Thumb state.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bx",
      "architecture": "ARMv8-A",
      "full_name": "Branch and Exchange",
      "summary": "Branches to address in register, optionally switching ISA.",
      "syntax": "BX&lt;c&gt; &lt;Rm&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "cond | 0001 | 0010 | 1111 | 1111 | 1111 | 0001 | Rm",
        "hex_opcode": "0x012FFF10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rm",
          "desc": "Target Reg"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "bx",
      "rel_url": "armv8-a/bx/",
      "linked_summary": "Branches to address <a href=\"../../x86/in/\">in</a> register, optionally switching ISA.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clrex",
      "architecture": "ARMv8-A",
      "full_name": "Clear Exclusive (A32)",
      "summary": "Clears the local exclusive access monitor.",
      "syntax": "CLREX&lt;c&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111 | 0101 | 0111 | 1111 | 1111 | 0001 | 1111",
        "hex_opcode": "0xF57FF01F",
        "visual_parts": [
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "clrex_2",
      "rel_url": "armv8-a/clrex_2/",
      "linked_summary": "Clears the local exclusive access <a href=\"../../x86/monitor/\">monitor</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clz",
      "architecture": "ARMv8-A",
      "full_name": "Count Leading Zeros (A32)",
      "summary": "Counts the number of consecutive zeros from MSB.",
      "syntax": "CLZ&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 0001 | 0110 | 1111 | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x016F0F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "clz_2",
      "rel_url": "armv8-a/clz_2/",
      "linked_summary": "Counts the number of consecutive zeros from MSB.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmn",
      "architecture": "ARMv8-A",
      "full_name": "Compare Negative (A32)",
      "summary": "Adds two values and updates flags (discarding result). Same as ADDS with no destination.",
      "syntax": "CMN&lt;c&gt; &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1011 | 1 | Rn | 0000 | shift | 0 | Rm",
        "hex_opcode": "0x01700000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "cmn_1",
      "rel_url": "armv8-a/cmn_1/",
      "linked_summary": "Adds two values <a href=\"../../armv8-a/and_6/\">and</a> updates flags (discarding result). Same as ADDS with no destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cmp",
      "architecture": "ARMv8-A",
      "full_name": "Compare (A32)",
      "summary": "Subtracts two values and updates flags (discarding result).",
      "syntax": "CMP&lt;c&gt; &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1010 | 1 | Rn | 0000 | shift | 0 | Rm",
        "hex_opcode": "0x01500000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "cmp_1",
      "rel_url": "armv8-a/cmp_1/",
      "linked_summary": "Subtracts two values <a href=\"../../armv8-a/and_6/\">and</a> updates flags (discarding result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dmb",
      "architecture": "ARMv8-A",
      "full_name": "Data Memory Barrier (A32)",
      "summary": "Ensures memory access ordering.",
      "syntax": "DMB &lt;option&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111 | 0101 | 0111 | 1111 | 1111 | 0000 | 0101 | option",
        "hex_opcode": "0xF57FF050",
        "visual_parts": [
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY, ISH, etc"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dmb_2",
      "rel_url": "armv8-a/dmb_2/",
      "linked_summary": "Ensures memory access ordering.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dsb",
      "architecture": "ARMv8-A",
      "full_name": "Data Synchronization Barrier (A32)",
      "summary": "Ensures completion of memory accesses.",
      "syntax": "DSB &lt;option&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111 | 0101 | 0111 | 1111 | 1111 | 0000 | 0100 | option",
        "hex_opcode": "0xF57FF040",
        "visual_parts": [
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY, ISH, etc"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "dsb_2",
      "rel_url": "armv8-a/dsb_2/",
      "linked_summary": "Ensures completion of memory accesses.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "eor",
      "architecture": "ARMv8-A",
      "full_name": "Exclusive OR (A32)",
      "summary": "Performs bitwise XOR.",
      "syntax": "EOR{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;shift&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 0001 | S | Rn | Rd | shift | 0 | Rm",
        "hex_opcode": "0x00200000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "shift",
            "clean": "shift"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "eor_4",
      "rel_url": "armv8-a/eor_4/",
      "linked_summary": "Performs bitwise <a href=\"../../risc-v/xor/\">XOR</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "hvc",
      "architecture": "ARMv8-A",
      "full_name": "Hypervisor Call (A32)",
      "summary": "Calls the Hypervisor (EL2).",
      "syntax": "HVC #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 0001 | 0100 | imm12 | 0111 | 0000 | imm4",
        "hex_opcode": "0x01400070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (System)",
      "slug": "hvc_2",
      "rel_url": "armv8-a/hvc_2/",
      "linked_summary": "Calls the Hypervisor (EL2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "isb",
      "architecture": "ARMv8-A",
      "full_name": "Instruction Synchronization Barrier (A32)",
      "summary": "Flushes the pipeline.",
      "syntax": "ISB &lt;option&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "1111 | 0101 | 0111 | 1111 | 1111 | 0000 | 0110 | option",
        "hex_opcode": "0xF57FF060",
        "visual_parts": [
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "option",
            "clean": "option"
          }
        ]
      },
      "operands": [
        {
          "name": "option",
          "desc": "SY"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "isb_2",
      "rel_url": "armv8-a/isb_2/",
      "linked_summary": "Flushes the pipeline.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldm",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple (A32)",
      "summary": "Loads multiple registers from memory (Stack pop).",
      "syntax": "LDM&lt;mode&gt;&lt;c&gt; &lt;Rn&gt;{!}, &lt;registers&gt;",
      "encoding": {
        "format": "Load Multiple",
        "binary_pattern": "cond | 100 | P | U | S | W | 1 | Rn | register_list",
        "hex_opcode": "0x08800000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldm_1",
      "rel_url": "armv8-a/ldm_1/",
      "linked_summary": "Loads multiple registers from memory (Stack <a href=\"../../armv8-a/pop_1/\">pop</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldr",
      "architecture": "ARMv8-A",
      "full_name": "Load Register (A32 Immediate)",
      "summary": "Loads a word from memory.",
      "syntax": "LDR&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | P | U | 0 | W | 1 | Rn | Rt | imm12",
        "hex_opcode": "0x04000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "imm",
          "desc": "Offset"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldr_6",
      "rel_url": "armv8-a/ldr_6/",
      "linked_summary": "Loads a word from memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Byte (A32)",
      "summary": "Loads a byte from memory (Zero extended).",
      "syntax": "LDRB&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | P | U | 1 | W | 1 | Rn | Rt | imm12",
        "hex_opcode": "0x04400000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrb_2",
      "rel_url": "armv8-a/ldrb_2/",
      "linked_summary": "Loads a byte from memory (Zero extended).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrd",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Dual (A32)",
      "summary": "Loads two consecutive words into consecutive registers.",
      "syntax": "LDRD&lt;c&gt; &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | P | U | 1 | W | 0 | Rn | Rt | imm4H | 1101 | imm4L",
        "hex_opcode": "0x004000D0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4H",
            "clean": "imm4H"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "imm4L",
            "clean": "imm4L"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest 1"
        },
        {
          "name": "Rt2",
          "desc": "Dest 2"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrd_1",
      "rel_url": "armv8-a/ldrd_1/",
      "linked_summary": "Loads two consecutive words into consecutive registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrex",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Exclusive (A32)",
      "summary": "Loads a word and marks physical address as exclusive.",
      "syntax": "LDREX&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 0001 | 1001 | Rn | Rt | 1111 | 1001 | 1111",
        "hex_opcode": "0x01900F9F",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "ldrex_1",
      "rel_url": "armv8-a/ldrex_1/",
      "linked_summary": "Loads a word <a href=\"../../armv8-a/and_6/\">and</a> marks physical address as exclusive.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Halfword (A32)",
      "summary": "Loads a halfword (Zero extended).",
      "syntax": "LDRH&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | P | U | 1 | W | 0 | Rn | Rt | imm4H | 1011 | imm4L",
        "hex_opcode": "0x004000B0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4H",
            "clean": "imm4H"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "imm4L",
            "clean": "imm4L"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrh_2",
      "rel_url": "armv8-a/ldrh_2/",
      "linked_summary": "Loads a halfword (Zero extended).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsb",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Byte (A32)",
      "summary": "Loads a byte and sign-extends it.",
      "syntax": "LDRSB&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | P | U | 1 | W | 0 | Rn | Rt | imm4H | 1101 | imm4L",
        "hex_opcode": "0x004000D0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4H",
            "clean": "imm4H"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "imm4L",
            "clean": "imm4L"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrsb_2",
      "rel_url": "armv8-a/ldrsb_2/",
      "linked_summary": "Loads a byte <a href=\"../../armv8-a/and_6/\">and</a> sign-extends <a href=\"../../armv8-a/it/\">it</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldrsh",
      "architecture": "ARMv8-A",
      "full_name": "Load Register Signed Halfword (A32)",
      "summary": "Loads a halfword and sign-extends it.",
      "syntax": "LDRSH&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 000 | P | U | 1 | W | 0 | Rn | Rt | imm4H | 1111 | imm4L",
        "hex_opcode": "0x004000F0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm4H",
            "clean": "imm4H"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm4L",
            "clean": "imm4L"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ldrsh",
      "rel_url": "armv8-a/ldrsh/",
      "linked_summary": "Loads a halfword <a href=\"../../armv8-a/and_6/\">and</a> sign-extends <a href=\"../../armv8-a/it/\">it</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsl",
      "architecture": "ARMv8-A",
      "full_name": "Logical Shift Left (A32)",
      "summary": "Shifts a register left.",
      "syntax": "LSL{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1101 | S | 0000 | Rd | Rs | 0 | 001 | Rm",
        "hex_opcode": "0x01A00010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        },
        {
          "name": "Rs",
          "desc": "Shift"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "lsl_2",
      "rel_url": "armv8-a/lsl_2/",
      "linked_summary": "Shifts a register left.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "lsr",
      "architecture": "ARMv8-A",
      "full_name": "Logical Shift Right (A32)",
      "summary": "Shifts a register right.",
      "syntax": "LSR{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1101 | S | 0000 | Rd | Rs | 0 | 011 | Rm",
        "hex_opcode": "0x01A00030",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        },
        {
          "name": "Rs",
          "desc": "Shift"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "lsr_2",
      "rel_url": "armv8-a/lsr_2/",
      "linked_summary": "Shifts a register right.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mla",
      "architecture": "ARMv8-A",
      "full_name": "Multiply Accumulate (A32)",
      "summary": "Calculates Rd = (Rn * Rm) + Ra.",
      "syntax": "MLA{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 0000001 | S | Rd | Ra | Rm | 1001 | Rn",
        "hex_opcode": "0x00200090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0000001",
            "clean": "0000001"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Addend"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mla_2",
      "rel_url": "armv8-a/mla_2/",
      "linked_summary": "Calculates Rd = (Rn * Rm) + Ra.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mls",
      "architecture": "ARMv8-A",
      "full_name": "Multiply Subtract (A32)",
      "summary": "Calculates Rd = Ra - (Rn * Rm).",
      "syntax": "MLS&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 00000110 | Rd | Ra | Rm | 1001 | Rn",
        "hex_opcode": "0x00600090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00000110",
            "clean": "00000110"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Minuend"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mls_2",
      "rel_url": "armv8-a/mls_2/",
      "linked_summary": "Calculates Rd = Ra - (Rn * Rm).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mov",
      "architecture": "ARMv8-A",
      "full_name": "Move (A32)",
      "summary": "Moves a value into a register.",
      "syntax": "MOV{S}&lt;c&gt; &lt;Rd&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 1101 | S | 0000 | Rd | imm12",
        "hex_opcode": "0x03A00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Operand2",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mov_2",
      "rel_url": "armv8-a/mov_2/",
      "linked_summary": "Moves a value into a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movt",
      "architecture": "ARMv8-A",
      "full_name": "Move Top (A32)",
      "summary": "Writes a 16-bit immediate to the top half of a register.",
      "syntax": "MOVT&lt;c&gt; &lt;Rd&gt;, #&lt;imm16&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00110100 | imm4 | Rd | imm12",
        "hex_opcode": "0x03400000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00110100",
            "clean": "00110100"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm16",
          "desc": "Value"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "movt",
      "rel_url": "armv8-a/movt/",
      "linked_summary": "Writes a 16-<a href=\"../../armv8-a/bit/\">bit</a> immediate to the top half of a register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movw",
      "architecture": "ARMv8-A",
      "full_name": "Move Word (A32)",
      "summary": "Writes a 16-bit immediate to the bottom half, zeroing top.",
      "syntax": "MOVW&lt;c&gt; &lt;Rd&gt;, #&lt;imm16&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00110000 | imm4 | Rd | imm12",
        "hex_opcode": "0x03000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00110000",
            "clean": "00110000"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "imm16",
          "desc": "Value"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "movw",
      "rel_url": "armv8-a/movw/",
      "linked_summary": "Writes a 16-<a href=\"../../armv8-a/bit/\">bit</a> immediate to the bottom half, zeroing top.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mrs",
      "architecture": "ARMv8-A",
      "full_name": "Move Status Register to Register",
      "summary": "Reads CPSR or SPSR.",
      "syntax": "MRS&lt;c&gt; &lt;Rd&gt;, &lt;spec_reg&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 00010 | R | 001111 | Rd | 00000000",
        "hex_opcode": "0x010F0000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "R",
            "clean": "R"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "spec_reg",
          "desc": "CPSR/SPSR"
        }
      ],
      "extension": "A32 (System)",
      "slug": "mrs_3",
      "rel_url": "armv8-a/mrs_3/",
      "linked_summary": "Reads CPSR <a href=\"../../powerisa/or/\">or</a> SPSR.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "msr",
      "architecture": "ARMv8-A",
      "full_name": "Move Register to Status Register",
      "summary": "Writes to CPSR or SPSR.",
      "syntax": "MSR&lt;c&gt; &lt;spec_reg&gt;_&lt;fields&gt;, &lt;Rn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 00010 | R | 101001 | 1111 | 00000000 | Rn",
        "hex_opcode": "0x0120F000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010",
            "clean": "00010"
          },
          {
            "raw": "R",
            "clean": "R"
          },
          {
            "raw": "101001",
            "clean": "101001"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "00000000",
            "clean": "00000000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "spec_reg",
          "desc": "CPSR/SPSR"
        },
        {
          "name": "Rn",
          "desc": "Src"
        }
      ],
      "extension": "A32 (System)",
      "slug": "msr_5",
      "rel_url": "armv8-a/msr_5/",
      "linked_summary": "Writes to CPSR <a href=\"../../powerisa/or/\">or</a> SPSR.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mul",
      "architecture": "ARMv8-A",
      "full_name": "Multiply (A32)",
      "summary": "Multiplies two 32-bit values.",
      "syntax": "MUL{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 0000000 | S | Rd | 0000 | Rm | 1001 | Rn",
        "hex_opcode": "0x00000090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0000000",
            "clean": "0000000"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mul_2",
      "rel_url": "armv8-a/mul_2/",
      "linked_summary": "Multiplies two 32-<a href=\"../../armv8-a/bit/\">bit</a> values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mvn",
      "architecture": "ARMv8-A",
      "full_name": "Move NOT (A32)",
      "summary": "Moves bitwise inverse of value.",
      "syntax": "MVN{S}&lt;c&gt; &lt;Rd&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 1111 | S | 0000 | Rd | imm12",
        "hex_opcode": "0x03E00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Operand2",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "mvn_1",
      "rel_url": "armv8-a/mvn_1/",
      "linked_summary": "Moves bitwise inverse of value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "nop",
      "architecture": "ARMv8-A",
      "full_name": "No Operation (A32)",
      "summary": "Does nothing.",
      "syntax": "NOP&lt;c&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 00110010000011110000000000000000",
        "hex_opcode": "0x0320F000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00110010000011110000000000000000",
            "clean": "00110010000011110000000000000000"
          }
        ]
      },
      "operands": [],
      "extension": "A32 (Base)",
      "slug": "nop_2",
      "rel_url": "armv8-a/nop_2/",
      "linked_summary": "Does nothing.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "orr",
      "architecture": "ARMv8-A",
      "full_name": "Logical OR (A32)",
      "summary": "Performs bitwise OR.",
      "syntax": "ORR{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 1100 | S | Rn | Rd | imm12",
        "hex_opcode": "0x03800000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "orr_4",
      "rel_url": "armv8-a/orr_4/",
      "linked_summary": "Performs bitwise <a href=\"../../risc-v/or/\">OR</a>.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pop",
      "architecture": "ARMv8-A",
      "full_name": "Pop Multiple Registers (A32)",
      "summary": "Loads registers from stack (Alias for LDMIA SP!).",
      "syntax": "POP&lt;c&gt; &lt;registers&gt;",
      "encoding": {
        "format": "Load Multiple",
        "binary_pattern": "cond | 10001011 | 1101 | registers",
        "hex_opcode": "0x08BD0000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "10001011",
            "clean": "10001011"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "registers",
            "clean": "registers"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "pop_1",
      "rel_url": "armv8-a/pop_1/",
      "linked_summary": "Loads registers from stack (Alias for LDMIA SP!).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "push",
      "architecture": "ARMv8-A",
      "full_name": "Push Multiple Registers (A32)",
      "summary": "Stores registers to stack (Alias for STMDB SP!).",
      "syntax": "PUSH&lt;c&gt; &lt;registers&gt;",
      "encoding": {
        "format": "Store Multiple",
        "binary_pattern": "cond | 10010010 | 1101 | registers",
        "hex_opcode": "0x092D0000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "10010010",
            "clean": "10010010"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "registers",
            "clean": "registers"
          }
        ]
      },
      "operands": [
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "push_1",
      "rel_url": "armv8-a/push_1/",
      "linked_summary": "Stores registers to stack (Alias for STMDB SP!).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rbit",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bits (A32)",
      "summary": "Reverses bits in a 32-bit register.",
      "syntax": "RBIT&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 011011111111 | Rd | 11110011 | Rm",
        "hex_opcode": "0x06FF0F30",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "011011111111",
            "clean": "011011111111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rbit_4",
      "rel_url": "armv8-a/rbit_4/",
      "linked_summary": "Reverses bits <a href=\"../../x86/in/\">in</a> a 32-<a href=\"../../armv8-a/bit/\">bit</a> register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rev",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Bytes (A32)",
      "summary": "Reverses bytes (Endian swap).",
      "syntax": "REV&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 011010111111 | Rd | 11110011 | Rm",
        "hex_opcode": "0x06BF0F30",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "011010111111",
            "clean": "011010111111"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rev_6",
      "rel_url": "armv8-a/rev_6/",
      "linked_summary": "Reverses bytes (Endian swap).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ror",
      "architecture": "ARMv8-A",
      "full_name": "Rotate Right (A32)",
      "summary": "Rotates register right.",
      "syntax": "ROR{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 0 | 1101 | S | 0000 | Rd | Rs | 0 | 111 | Rm",
        "hex_opcode": "0x01A00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Rs",
            "clean": "Rs"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rm",
          "desc": "Src"
        },
        {
          "name": "Rs",
          "desc": "Shift"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "ror",
      "rel_url": "armv8-a/ror/",
      "linked_summary": "Rotates register right.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsb",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Subtract (A32)",
      "summary": "Calculates Rd = Operand2 - Rn.",
      "syntax": "RSB{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 0011 | S | Rn | Rd | imm12",
        "hex_opcode": "0x02600000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rsb_1",
      "rel_url": "armv8-a/rsb_1/",
      "linked_summary": "Calculates Rd = Operand2 - Rn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "rsc",
      "architecture": "ARMv8-A",
      "full_name": "Reverse Subtract with Carry (A32)",
      "summary": "Calculates Rd = Operand2 - Rn - NOT(Carry).",
      "syntax": "RSC{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 0111 | S | Rn | Rd | imm12",
        "hex_opcode": "0x02E00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "rsc",
      "rel_url": "armv8-a/rsc/",
      "linked_summary": "Calculates Rd = Operand2 - Rn - <a href=\"../../risc-v/not/\">NOT</a>(Carry).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sbc",
      "architecture": "ARMv8-A",
      "full_name": "Subtract with Carry (A32)",
      "summary": "Calculates Rd = Rn - Operand2 - NOT(Carry).",
      "syntax": "SBC{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 0110 | S | Rn | Rd | imm12",
        "hex_opcode": "0x02C00000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sbc_1",
      "rel_url": "armv8-a/sbc_1/",
      "linked_summary": "Calculates Rd = Rn - Operand2 - <a href=\"../../risc-v/not/\">NOT</a>(Carry).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sdiv",
      "architecture": "ARMv8-A",
      "full_name": "Signed Divide (A32)",
      "summary": "Signed integer division.",
      "syntax": "SDIV&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01110001 | Rd | 1111 | Rm | 0001 | Rn",
        "hex_opcode": "0x0710F010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110001",
            "clean": "01110001"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Dividend"
        },
        {
          "name": "Rm",
          "desc": "Divisor"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sdiv_3",
      "rel_url": "armv8-a/sdiv_3/",
      "linked_summary": "Signed integer division.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "stm",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple (A32)",
      "summary": "Stores multiple registers to memory.",
      "syntax": "STM&lt;mode&gt;&lt;c&gt; &lt;Rn&gt;{!}, &lt;registers&gt;",
      "encoding": {
        "format": "Store Multiple",
        "binary_pattern": "cond | 100 | P | U | S | W | 0 | Rn | register_list",
        "hex_opcode": "0x08000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "100",
            "clean": "100"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "register_list",
            "clean": "register_list"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Base"
        },
        {
          "name": "registers",
          "desc": "List"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "stm_1",
      "rel_url": "armv8-a/stm_1/",
      "linked_summary": "Stores multiple registers to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "str",
      "architecture": "ARMv8-A",
      "full_name": "Store Register (A32)",
      "summary": "Stores a word to memory.",
      "syntax": "STR&lt;c&gt; &lt;Rt&gt;, [&lt;Rn&gt;, #+/-&lt;imm&gt;]{!}",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 010 | P | U | 0 | W | 0 | Rn | Rt | imm12",
        "hex_opcode": "0x04000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "010",
            "clean": "010"
          },
          {
            "raw": "P",
            "clean": "P"
          },
          {
            "raw": "U",
            "clean": "U"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "W",
            "clean": "W"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Base"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "str_3",
      "rel_url": "armv8-a/str_3/",
      "linked_summary": "Stores a word to memory.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sub",
      "architecture": "ARMv8-A",
      "full_name": "Subtract (A32)",
      "summary": "Subtracts two values.",
      "syntax": "SUB{S}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 0010 | S | Rn | Rd | imm12",
        "hex_opcode": "0x02400000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "sub_5",
      "rel_url": "armv8-a/sub_5/",
      "linked_summary": "Subtracts two values.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "svc",
      "architecture": "ARMv8-A",
      "full_name": "Supervisor Call (A32)",
      "summary": "System call (formerly SWI).",
      "syntax": "SVC&lt;c&gt; #&lt;imm&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "cond | 1111 | imm24",
        "hex_opcode": "0x0F000000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "imm24",
            "clean": "imm24"
          }
        ]
      },
      "operands": [
        {
          "name": "imm",
          "desc": "ID"
        }
      ],
      "extension": "A32 (System)",
      "slug": "svc_2",
      "rel_url": "armv8-a/svc_2/",
      "linked_summary": "System <a href=\"../../x86/call/\">call</a> (formerly SWI).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "swp",
      "architecture": "ARMv8-A",
      "full_name": "Swap (A32)",
      "summary": "Atomic swap word (Legacy).",
      "syntax": "SWP&lt;c&gt; &lt;Rt&gt;, &lt;Rt2&gt;, [&lt;Rn&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "cond | 00010000 | Rn | Rt | 00001001 | Rt2",
        "hex_opcode": "0x01000090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00010000",
            "clean": "00010000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          },
          {
            "raw": "00001001",
            "clean": "00001001"
          },
          {
            "raw": "Rt2",
            "clean": "Rt2"
          }
        ]
      },
      "operands": [
        {
          "name": "Rt",
          "desc": "Dest"
        },
        {
          "name": "Rt2",
          "desc": "Src"
        },
        {
          "name": "Rn",
          "desc": "Addr"
        }
      ],
      "extension": "A32 (Atomic)",
      "slug": "swp_1",
      "rel_url": "armv8-a/swp_1/",
      "linked_summary": "Atomic swap word (Legacy).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "teq",
      "architecture": "ARMv8-A",
      "full_name": "Test Equivalence (A32)",
      "summary": "Bitwise Exclusive OR and update flags (discard result).",
      "syntax": "TEQ&lt;c&gt; &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 1001 | 1 | Rn | 0000 | imm12",
        "hex_opcode": "0x03300000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "teq",
      "rel_url": "armv8-a/teq/",
      "linked_summary": "Bitwise Exclusive <a href=\"../../risc-v/or/\">OR</a> <a href=\"../../armv8-a/and_6/\">and</a> update flags (discard result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tst",
      "architecture": "ARMv8-A",
      "full_name": "Test (A32)",
      "summary": "Bitwise AND and update flags (discard result).",
      "syntax": "TST&lt;c&gt; &lt;Rn&gt;, &lt;Operand2&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 00 | 1 | 1000 | 1 | Rn | 0000 | imm12",
        "hex_opcode": "0x03100000",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          }
        ]
      },
      "operands": [
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Operand2",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "tst",
      "rel_url": "armv8-a/tst/",
      "linked_summary": "Bitwise <a href=\"../../risc-v/and/\">AND</a> <a href=\"../../armv8-a/and_6/\">and</a> update flags (discard result).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "udiv",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Divide (A32)",
      "summary": "Unsigned integer division.",
      "syntax": "UDIV&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01110011 | Rd | 1111 | Rm | 0001 | Rn",
        "hex_opcode": "0x0730F010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110011",
            "clean": "01110011"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Dividend"
        },
        {
          "name": "Rm",
          "desc": "Divisor"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "udiv_3",
      "rel_url": "armv8-a/udiv_3/",
      "linked_summary": "Unsigned integer division.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umlal",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Accumulate Long (A32)",
      "summary": "Unsigned (Rn * Rm) + 64-bit Accumulator.",
      "syntax": "UMLAL{S}&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 0000101 | S | RdHi | RdLo | Rm | 1001 | Rn",
        "hex_opcode": "0x00A00090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0000101",
            "clean": "0000101"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "umlal_1",
      "rel_url": "armv8-a/umlal_1/",
      "linked_summary": "Unsigned (Rn * Rm) + 64-<a href=\"../../armv8-a/bit/\">bit</a> Accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umull",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Long (A32)",
      "summary": "Unsigned (Rn * Rm) -> 64-bit Result.",
      "syntax": "UMULL{S}&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 0000100 | S | RdHi | RdLo | Rm | 1001 | Rn",
        "hex_opcode": "0x00800090",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "0000100",
            "clean": "0000100"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Low"
        },
        {
          "name": "RdHi",
          "desc": "High"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (Base)",
      "slug": "umull_1",
      "rel_url": "armv8-a/umull_1/",
      "linked_summary": "Unsigned (Rn * Rm) -> 64-<a href=\"../../armv8-a/bit/\">bit</a> Result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsra",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Right and Accumulate",
      "summary": "Shifts elements right and adds to the destination accumulator.",
      "syntax": "VSRA&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0001 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800110",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vsra",
      "rel_url": "armv8-a/vsra/",
      "linked_summary": "Shifts elements right <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to the destination accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrsra",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Shift Right and Accumulate",
      "summary": "Shifts right with rounding and adds to accumulator.",
      "syntax": "VRSRA&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0011 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800310",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrsra",
      "rel_url": "armv8-a/vrsra/",
      "linked_summary": "Shifts right with rounding <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsli",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Left and Insert",
      "summary": "Shifts bits left and inserts into destination (merging).",
      "syntax": "VSLI&lt;c&gt;.&lt;size&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0101 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800510",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vsli",
      "rel_url": "armv8-a/vsli/",
      "linked_summary": "Shifts bits left <a href=\"../../armv8-a/and_6/\">and</a> inserts into destination (merging).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsri",
      "architecture": "ARMv8-A",
      "full_name": "Vector Shift Right and Insert",
      "summary": "Shifts bits right and inserts into destination.",
      "syntax": "VSRI&lt;c&gt;.&lt;size&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0100 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800410",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vsri",
      "rel_url": "armv8-a/vsri/",
      "linked_summary": "Shifts bits right <a href=\"../../armv8-a/and_6/\">and</a> inserts into destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrshl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Shift Left",
      "summary": "Shifts left with rounding based on a register value.",
      "syntax": "VRSHL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, &lt;Qn&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0101 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000500",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "Qn",
          "desc": "Shift Reg"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrshl",
      "rel_url": "armv8-a/vrshl/",
      "linked_summary": "Shifts left with rounding based on a register value.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrshr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Shift Right",
      "summary": "Shifts right with rounding based on immediate.",
      "syntax": "VRSHR&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0010 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800210",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrshr",
      "rel_url": "armv8-a/vrshr/",
      "linked_summary": "Shifts right with rounding based on immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrshrn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Shift Right Narrow",
      "summary": "Shifts right, rounds, and narrows (2N -> N bits).",
      "syntax": "VRSHRN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 1000 | 0 | 1 | M | 1 | Vm",
        "hex_opcode": "0xF2800810",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qm",
          "desc": "Src Wide"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrshrn",
      "rel_url": "armv8-a/vrshrn/",
      "linked_summary": "Shifts right, rounds, <a href=\"../../armv8-a/and_6/\">and</a> narrows (2N -> N bits).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqshl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Shift Left (Register)",
      "summary": "Shifts left with saturation based on register.",
      "syntax": "VQSHL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, &lt;Qn&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0100 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000400",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "Qn",
          "desc": "Shift Reg"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqshl",
      "rel_url": "armv8-a/vqshl/",
      "linked_summary": "Shifts left with saturation based on register.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqshl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Shift Left (Immediate)",
      "summary": "Shifts left with saturation based on immediate.",
      "syntax": "VQSHL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0111 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800710",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqshl_1",
      "rel_url": "armv8-a/vqshl_1/",
      "linked_summary": "Shifts left with saturation based on immediate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqshr",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Shift Right (Unsigned)",
      "summary": "Shifts right with saturation (Unsigned).",
      "syntax": "VQSHR&lt;c&gt;.U&lt;size&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 1101 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800D10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqshr",
      "rel_url": "armv8-a/vqshr/",
      "linked_summary": "Shifts right with saturation (Unsigned).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqshrn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Shift Right Narrow",
      "summary": "Shifts right, saturates, and narrows.",
      "syntax": "VQSHRN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 1001 | 0 | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2800910",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qm",
          "desc": "Src Wide"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqshrn",
      "rel_url": "armv8-a/vqshrn/",
      "linked_summary": "Shifts right, saturates, <a href=\"../../armv8-a/and_6/\">and</a> narrows.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqshlu",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Shift Left Unsigned",
      "summary": "Shifts signed elements left, saturating to unsigned result.",
      "syntax": "VQSHLU&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 0110 | L | Q | M | 1 | Vm",
        "hex_opcode": "0xF2800610",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "L",
            "clean": "L"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqshlu",
      "rel_url": "armv8-a/vqshlu/",
      "linked_summary": "Shifts signed elements left, saturating to unsigned result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqrshl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Rounding Shift Left",
      "summary": "Shifts left with saturation and rounding.",
      "syntax": "VQRSHL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qm&gt;, &lt;Qn&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 0101 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000510",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qm",
          "desc": "Src"
        },
        {
          "name": "Qn",
          "desc": "Shift Reg"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqrshl",
      "rel_url": "armv8-a/vqrshl/",
      "linked_summary": "Shifts left with saturation <a href=\"../../armv8-a/and_6/\">and</a> rounding.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqrshrn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Rounding Shift Right Narrow",
      "summary": "Shifts right, saturates, rounds, and narrows.",
      "syntax": "VQRSHRN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qm&gt;, #&lt;imm&gt;",
      "encoding": {
        "format": "NEON Shift",
        "binary_pattern": "11110010 | 1 | D | imm6 | Vd | 1001 | 0 | 1 | M | 1 | Vm",
        "hex_opcode": "0xF2800910",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "D",
            "clean": "D"
          },
          {
            "raw": "imm6",
            "clean": "imm6"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qm",
          "desc": "Src Wide"
        },
        {
          "name": "imm",
          "desc": "Shift"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqrshrn",
      "rel_url": "armv8-a/vqrshrn/",
      "linked_summary": "Shifts right, saturates, rounds, <a href=\"../../armv8-a/and_6/\">and</a> narrows.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vacge",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Compare Greater or Equal",
      "summary": "Compares absolute values (|Vn| >= |Vm|).",
      "syntax": "VACGE&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 0 | Vn | Vd | 1110 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF3000E10",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Mask"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vacge",
      "rel_url": "armv8-a/vacge/",
      "linked_summary": "Compares absolute values (|Vn| >= |Vm|).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vacgt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Compare Greater Than",
      "summary": "Compares absolute values (|Vn| > |Vm|).",
      "syntax": "VACGT&lt;c&gt;.F32 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110011 | 0 | 0 | 0 | Vn | Vd | 1110 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF3000E00",
        "visual_parts": [
          {
            "raw": "11110011",
            "clean": "11110011"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Mask"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vacgt",
      "rel_url": "armv8-a/vacgt/",
      "linked_summary": "Compares absolute values (|Vn| > |Vm|).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabal",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Difference and Accumulate Long",
      "summary": "Computes absolute difference of narrow elements and adds to wide acc.",
      "syntax": "VABAL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0101 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800500",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vabal",
      "rel_url": "armv8-a/vabal/",
      "linked_summary": "Computes absolute difference of narrow elements <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to wide acc.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vabdl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Absolute Difference Long",
      "summary": "Computes absolute difference of narrow elements to wide result.",
      "syntax": "VABDL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0111 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800700",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vabdl",
      "rel_url": "armv8-a/vabdl/",
      "linked_summary": "Computes absolute difference of narrow elements to wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vraddhn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Add High Narrow",
      "summary": "Adds wide elements, rounds, and returns high narrow half.",
      "syntax": "VRADDHN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0100 | N | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2800410",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vraddhn",
      "rel_url": "armv8-a/vraddhn/",
      "linked_summary": "Adds wide elements, rounds, <a href=\"../../armv8-a/and_6/\">and</a> returns high narrow half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vsubhn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Subtract High Narrow",
      "summary": "Subtracts wide elements and returns high narrow half.",
      "syntax": "VSUBHN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0110 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800600",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vsubhn",
      "rel_url": "armv8-a/vsubhn/",
      "linked_summary": "Subtracts wide elements <a href=\"../../armv8-a/and_6/\">and</a> returns high narrow half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vrsubhn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Rounding Subtract High Narrow",
      "summary": "Subtracts wide elements, rounds, and returns high narrow half.",
      "syntax": "VRSUBHN&lt;c&gt;.&lt;dt&gt; &lt;Dd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 0110 | N | 0 | M | 1 | Vm",
        "hex_opcode": "0xF2800610",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "0110",
            "clean": "0110"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Dd",
          "desc": "Dest Narrow"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vrsubhn",
      "rel_url": "armv8-a/vrsubhn/",
      "linked_summary": "Subtracts wide elements, rounds, <a href=\"../../armv8-a/and_6/\">and</a> returns high narrow half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqdmlal",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Doubling Multiply Accumulate Long",
      "summary": "Multiplies, doubles, saturates, and adds to accumulator (High precision DSP).",
      "syntax": "VQDMLAL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 1001 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800900",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqdmlal",
      "rel_url": "armv8-a/vqdmlal/",
      "linked_summary": "Multiplies, doubles, saturates, <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to accumulator (High precision DSP).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqdmlsl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Doubling Multiply Subtract Long",
      "summary": "Multiplies, doubles, saturates, and subtracts from accumulator.",
      "syntax": "VQDMLSL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 1011 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800B00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqdmlsl",
      "rel_url": "armv8-a/vqdmlsl/",
      "linked_summary": "Multiplies, doubles, saturates, <a href=\"../../armv8-a/and_6/\">and</a> subtracts from accumulator.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqdmulh",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Doubling Multiply High",
      "summary": "Multiplies, doubles, saturates, and keeps high half.",
      "syntax": "VQDMULH&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1011 | N | Q | M | 0 | Vm",
        "hex_opcode": "0xF2000B00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqdmulh",
      "rel_url": "armv8-a/vqdmulh/",
      "linked_summary": "Multiplies, doubles, saturates, <a href=\"../../armv8-a/and_6/\">and</a> keeps high half.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqrdmulh",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Rounding Doubling Multiply High",
      "summary": "Fixed-point multiply with rounding and saturation.",
      "syntax": "VQRDMULH&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Qn&gt;, &lt;Qm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 0 | sz | 0 | Vn | Vd | 1011 | N | Q | M | 1 | Vm",
        "hex_opcode": "0xF2000B10",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest"
        },
        {
          "name": "Qn",
          "desc": "Src 1"
        },
        {
          "name": "Qm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqrdmulh",
      "rel_url": "armv8-a/vqrdmulh/",
      "linked_summary": "Fixed-point multiply with rounding <a href=\"../../armv8-a/and_6/\">and</a> saturation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "vqdmull",
      "architecture": "ARMv8-A",
      "full_name": "Vector Saturating Doubling Multiply Long",
      "summary": "Multiplies narrow elements, doubles, and saturates into wide elements.",
      "syntax": "VQDMULL&lt;c&gt;.&lt;dt&gt; &lt;Qd&gt;, &lt;Dn&gt;, &lt;Dm&gt;",
      "encoding": {
        "format": "NEON 3-Reg",
        "binary_pattern": "11110010 | 1 | sz | 0 | Vn | Vd | 1101 | N | 0 | M | 0 | Vm",
        "hex_opcode": "0xF2800D00",
        "visual_parts": [
          {
            "raw": "11110010",
            "clean": "11110010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vn",
            "clean": "Vn"
          },
          {
            "raw": "Vd",
            "clean": "Vd"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "N",
            "clean": "N"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "M",
            "clean": "M"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Vm",
            "clean": "Vm"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "Dest Wide"
        },
        {
          "name": "Dn",
          "desc": "Src 1"
        },
        {
          "name": "Dm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "vqdmull",
      "rel_url": "armv8-a/vqdmull/",
      "linked_summary": "Multiplies narrow elements, doubles, <a href=\"../../armv8-a/and_6/\">and</a> saturates into wide elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtab",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend and Add Byte",
      "summary": "Sign-extends a byte from Rm and adds to Rn.",
      "syntax": "SXTAB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101010 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06A00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101010",
            "clean": "01101010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sxtab",
      "rel_url": "armv8-a/sxtab/",
      "linked_summary": "Sign-extends a byte from Rm <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to Rn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtab16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend and Add Byte 16",
      "summary": "Sign-extends two bytes and adds to two halfwords.",
      "syntax": "SXTAB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101000 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06800070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sxtab16",
      "rel_url": "armv8-a/sxtab16/",
      "linked_summary": "Sign-extends two bytes <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to two halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sxtah",
      "architecture": "ARMv8-A",
      "full_name": "Signed Extend and Add Halfword",
      "summary": "Sign-extends a halfword and adds to Rn.",
      "syntax": "SXTAH&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101011 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06B00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101011",
            "clean": "01101011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sxtah",
      "rel_url": "armv8-a/sxtah/",
      "linked_summary": "Sign-extends a halfword <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to Rn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtab",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend and Add Byte",
      "summary": "Zero-extends a byte and adds to Rn.",
      "syntax": "UXTAB&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101110 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06E00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101110",
            "clean": "01101110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uxtab",
      "rel_url": "armv8-a/uxtab/",
      "linked_summary": "Zero-extends a byte <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to Rn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtab16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend and Add Byte 16",
      "summary": "Zero-extends two bytes and adds to two halfwords.",
      "syntax": "UXTAB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101100 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06C00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101100",
            "clean": "01101100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uxtab16",
      "rel_url": "armv8-a/uxtab16/",
      "linked_summary": "Zero-extends two bytes <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to two halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uxtah",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Extend and Add Halfword",
      "summary": "Zero-extends a halfword and adds to Rn.",
      "syntax": "UXTAH&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt; {, &lt;rotation&gt;}",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101111 | Rn | Rd | rot | 0111 | Rm",
        "hex_opcode": "0x06F00070",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101111",
            "clean": "01101111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "rot",
            "clean": "rot"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Accumulator"
        },
        {
          "name": "Rm",
          "desc": "Src"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uxtah",
      "rel_url": "armv8-a/uxtah/",
      "linked_summary": "Zero-extends a halfword <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to Rn.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smuad",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Add Dual",
      "summary": "Performs two 16x16 multiplies and adds results (Top*Top + Bot*Bot).",
      "syntax": "SMUAD{X}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110000 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x0700F010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110000",
            "clean": "01110000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smuad",
      "rel_url": "armv8-a/smuad/",
      "linked_summary": "Performs two 16x16 multiplies <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> results (Top*Top + Bot*Bot).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smusd",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Subtract Dual",
      "summary": "Performs two 16x16 multiplies and subtracts results.",
      "syntax": "SMUSD{X}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110000 | Rn | Rd | 1111 | 0101 | Rm",
        "hex_opcode": "0x0700F050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110000",
            "clean": "01110000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smusd",
      "rel_url": "armv8-a/smusd/",
      "linked_summary": "Performs two 16x16 multiplies <a href=\"../../armv8-a/and_6/\">and</a> subtracts results.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlad",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Dual",
      "summary": "Dual multiply add + accumulate.",
      "syntax": "SMLAD{X}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110000 | Rn | Rd | Ra | 0001 | Rm",
        "hex_opcode": "0x07000010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110000",
            "clean": "01110000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlad",
      "rel_url": "armv8-a/smlad/",
      "linked_summary": "Dual multiply <a href=\"../../armv8-a/add_8/\">add</a> + accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlsd",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Subtract Dual",
      "summary": "Dual multiply subtract + accumulate.",
      "syntax": "SMLSD{X}&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;, &lt;Ra&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110000 | Rn | Rd | Ra | 0101 | Rm",
        "hex_opcode": "0x07000050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110000",
            "clean": "01110000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "Ra",
            "clean": "Ra"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        },
        {
          "name": "Ra",
          "desc": "Acc"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlsd",
      "rel_url": "armv8-a/smlsd/",
      "linked_summary": "Dual multiply subtract + accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlald",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Accumulate Long Dual",
      "summary": "Dual multiply add + 64-bit accumulate.",
      "syntax": "SMLALD{X}&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110100 | Rn | RdLo | RdHi | 0001 | Rm",
        "hex_opcode": "0x07400010",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110100",
            "clean": "01110100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Dest Lo"
        },
        {
          "name": "RdHi",
          "desc": "Dest Hi"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlald",
      "rel_url": "armv8-a/smlald/",
      "linked_summary": "Dual multiply <a href=\"../../armv8-a/add_8/\">add</a> + 64-<a href=\"../../armv8-a/bit/\">bit</a> accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlsld",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Subtract Long Dual",
      "summary": "Dual multiply subtract + 64-bit accumulate.",
      "syntax": "SMLSLD{X}&lt;c&gt; &lt;RdLo&gt;, &lt;RdHi&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Multiply",
        "binary_pattern": "cond | 01110100 | Rn | RdLo | RdHi | 0101 | Rm",
        "hex_opcode": "0x07400050",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01110100",
            "clean": "01110100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "RdLo",
            "clean": "RdLo"
          },
          {
            "raw": "RdHi",
            "clean": "RdHi"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "RdLo",
          "desc": "Dest Lo"
        },
        {
          "name": "RdHi",
          "desc": "Dest Hi"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "smlsld",
      "rel_url": "armv8-a/smlsld/",
      "linked_summary": "Dual multiply subtract + 64-<a href=\"../../armv8-a/bit/\">bit</a> accumulate.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qadd8",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Add 8",
      "summary": "Parallel saturating add of 4 signed bytes.",
      "syntax": "QADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100010 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06200F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100010",
            "clean": "01100010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "qadd8",
      "rel_url": "armv8-a/qadd8/",
      "linked_summary": "Parallel saturating <a href=\"../../armv8-a/add_8/\">add</a> of 4 signed bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qadd16",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Add 16",
      "summary": "Parallel saturating add of 2 signed halfwords.",
      "syntax": "QADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100010 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06200F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100010",
            "clean": "01100010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "qadd16",
      "rel_url": "armv8-a/qadd16/",
      "linked_summary": "Parallel saturating <a href=\"../../armv8-a/add_8/\">add</a> of 2 signed halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qsub8",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Subtract 8",
      "summary": "Parallel saturating subtract of 4 signed bytes.",
      "syntax": "QSUB8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100010 | Rn | Rd | 1111 | 1111 | Rm",
        "hex_opcode": "0x06200FF0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100010",
            "clean": "01100010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "qsub8",
      "rel_url": "armv8-a/qsub8/",
      "linked_summary": "Parallel saturating subtract of 4 signed bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "qsub16",
      "architecture": "ARMv8-A",
      "full_name": "Saturating Subtract 16",
      "summary": "Parallel saturating subtract of 2 signed halfwords.",
      "syntax": "QSUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100010 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06200F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100010",
            "clean": "01100010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "qsub16",
      "rel_url": "armv8-a/qsub16/",
      "linked_summary": "Parallel saturating subtract of 2 signed halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shadd8",
      "architecture": "ARMv8-A",
      "full_name": "Signed Halving Add 8",
      "summary": "Signed add and halving (average) of 4 bytes.",
      "syntax": "SHADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100011 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06300F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100011",
            "clean": "01100011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "shadd8",
      "rel_url": "armv8-a/shadd8/",
      "linked_summary": "Signed <a href=\"../../armv8-a/add_8/\">add</a> <a href=\"../../armv8-a/and_6/\">and</a> halving (average) of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shadd16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Halving Add 16",
      "summary": "Signed add and halving (average) of 2 halfwords.",
      "syntax": "SHADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100011 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06300F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100011",
            "clean": "01100011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "shadd16",
      "rel_url": "armv8-a/shadd16/",
      "linked_summary": "Signed <a href=\"../../armv8-a/add_8/\">add</a> <a href=\"../../armv8-a/and_6/\">and</a> halving (average) of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shsub8",
      "architecture": "ARMv8-A",
      "full_name": "Signed Halving Subtract 8",
      "summary": "Signed subtract and halving of 4 bytes.",
      "syntax": "SHSUB8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100011 | Rn | Rd | 1111 | 1111 | Rm",
        "hex_opcode": "0x06300FF0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100011",
            "clean": "01100011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "shsub8",
      "rel_url": "armv8-a/shsub8/",
      "linked_summary": "Signed subtract <a href=\"../../armv8-a/and_6/\">and</a> halving of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shsub16",
      "architecture": "ARMv8-A",
      "full_name": "Signed Halving Subtract 16",
      "summary": "Signed subtract and halving of 2 halfwords.",
      "syntax": "SHSUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100011 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06300F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100011",
            "clean": "01100011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "shsub16",
      "rel_url": "armv8-a/shsub16/",
      "linked_summary": "Signed subtract <a href=\"../../armv8-a/and_6/\">and</a> halving of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqadd8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturating Add 8",
      "summary": "Unsigned saturating add of 4 bytes.",
      "syntax": "UQADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100110 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06600F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100110",
            "clean": "01100110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uqadd8",
      "rel_url": "armv8-a/uqadd8/",
      "linked_summary": "Unsigned saturating <a href=\"../../armv8-a/add_8/\">add</a> of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqadd16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturating Add 16",
      "summary": "Unsigned saturating add of 2 halfwords.",
      "syntax": "UQADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100110 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06600F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100110",
            "clean": "01100110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uqadd16",
      "rel_url": "armv8-a/uqadd16/",
      "linked_summary": "Unsigned saturating <a href=\"../../armv8-a/add_8/\">add</a> of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqsub8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturating Subtract 8",
      "summary": "Unsigned saturating subtract of 4 bytes.",
      "syntax": "UQSUB8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100110 | Rn | Rd | 1111 | 1111 | Rm",
        "hex_opcode": "0x06600FF0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100110",
            "clean": "01100110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uqsub8",
      "rel_url": "armv8-a/uqsub8/",
      "linked_summary": "Unsigned saturating subtract of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqsub16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturating Subtract 16",
      "summary": "Unsigned saturating subtract of 2 halfwords.",
      "syntax": "UQSUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100110 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06600F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100110",
            "clean": "01100110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uqsub16",
      "rel_url": "armv8-a/uqsub16/",
      "linked_summary": "Unsigned saturating subtract of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uhadd8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Halving Add 8",
      "summary": "Unsigned average of 4 bytes.",
      "syntax": "UHADD8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100111 | Rn | Rd | 1111 | 1001 | Rm",
        "hex_opcode": "0x06700F90",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100111",
            "clean": "01100111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1001",
            "clean": "1001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uhadd8",
      "rel_url": "armv8-a/uhadd8/",
      "linked_summary": "Unsigned average of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uhadd16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Halving Add 16",
      "summary": "Unsigned average of 2 halfwords.",
      "syntax": "UHADD16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100111 | Rn | Rd | 1111 | 0001 | Rm",
        "hex_opcode": "0x06700F10",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100111",
            "clean": "01100111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uhadd16",
      "rel_url": "armv8-a/uhadd16/",
      "linked_summary": "Unsigned average of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uhsub8",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Halving Subtract 8",
      "summary": "Unsigned halving subtract of 4 bytes.",
      "syntax": "UHSUB8&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100111 | Rn | Rd | 1111 | 1111 | Rm",
        "hex_opcode": "0x06700FF0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100111",
            "clean": "01100111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uhsub8",
      "rel_url": "armv8-a/uhsub8/",
      "linked_summary": "Unsigned halving subtract of 4 bytes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uhsub16",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Halving Subtract 16",
      "summary": "Unsigned halving subtract of 2 halfwords.",
      "syntax": "UHSUB16&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "SIMD Integer",
        "binary_pattern": "cond | 01100111 | Rn | Rd | 1111 | 0111 | Rm",
        "hex_opcode": "0x06700F70",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01100111",
            "clean": "01100111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "uhsub16",
      "rel_url": "armv8-a/uhsub16/",
      "linked_summary": "Unsigned halving subtract of 2 halfwords.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sel",
      "architecture": "ARMv8-A",
      "full_name": "Select Bytes",
      "summary": "Selects bytes from Rn or Rm based on GE flags.",
      "syntax": "SEL&lt;c&gt; &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;",
      "encoding": {
        "format": "Data Proc",
        "binary_pattern": "cond | 01101000 | Rn | Rd | 1111 | 1011 | Rm",
        "hex_opcode": "0x068000B0",
        "visual_parts": [
          {
            "raw": "cond",
            "clean": "cond"
          },
          {
            "raw": "01101000",
            "clean": "01101000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1011",
            "clean": "1011"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          }
        ]
      },
      "operands": [
        {
          "name": "Rd",
          "desc": "Dest"
        },
        {
          "name": "Rn",
          "desc": "Src 1"
        },
        {
          "name": "Rm",
          "desc": "Src 2"
        }
      ],
      "extension": "A32 (DSP)",
      "slug": "sel_1",
      "rel_url": "armv8-a/sel_1/",
      "linked_summary": "Selects bytes from Rn <a href=\"../../powerisa/or/\">or</a> Rm based on GE flags.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "prfm",
      "architecture": "ARMv8-A",
      "full_name": "Prefetch Memory (Immediate)",
      "summary": "Signals the memory system to prefetch data into cache.",
      "syntax": "PRFM &lt;prfop&gt;, [&lt;Xn|SP&gt;, #&lt;pimm&gt;]",
      "encoding": {
        "format": "Load/Store Imm",
        "binary_pattern": "11111001 | 10 | imm12 | Rn | Rt",
        "hex_opcode": "0xF9800000",
        "visual_parts": [
          {
            "raw": "11111001",
            "clean": "11111001"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "imm12",
            "clean": "imm12"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "prfop",
          "desc": "Type (PLDL1KEEP, etc)"
        },
        {
          "name": "Xn",
          "desc": "Base Addr"
        },
        {
          "name": "pimm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "prfm",
      "rel_url": "armv8-a/prfm/",
      "linked_summary": "Signals the memory system to prefetch data into cache.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "prfm",
      "architecture": "ARMv8-A",
      "full_name": "Prefetch Memory (Literal)",
      "summary": "Prefetches data from a PC-relative address.",
      "syntax": "PRFM &lt;prfop&gt;, &lt;label&gt;",
      "encoding": {
        "format": "Load Literal",
        "binary_pattern": "11011000 | imm19 | Rt",
        "hex_opcode": "0xD8000000",
        "visual_parts": [
          {
            "raw": "11011000",
            "clean": "11011000"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "prfop",
          "desc": "Type"
        },
        {
          "name": "label",
          "desc": "Label"
        }
      ],
      "extension": "Base",
      "slug": "prfm_1",
      "rel_url": "armv8-a/prfm_1/",
      "linked_summary": "Prefetches data from a PC-relative address.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "prfm",
      "architecture": "ARMv8-A",
      "full_name": "Prefetch Memory (Register)",
      "summary": "Prefetches data using a register offset.",
      "syntax": "PRFM &lt;prfop&gt;, [&lt;Xn|SP&gt;, &lt;R&gt;&lt;m&gt; {, &lt;extend&gt; &lt;amount&gt;}]",
      "encoding": {
        "format": "Load/Store Reg",
        "binary_pattern": "11111000 | 101 | Rm | option | S | 10 | Rn | Rt",
        "hex_opcode": "0xF8A00000",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "101",
            "clean": "101"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "option",
            "clean": "option"
          },
          {
            "raw": "S",
            "clean": "S"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "prfop",
          "desc": "Type"
        },
        {
          "name": "Xn",
          "desc": "Base"
        },
        {
          "name": "Rm",
          "desc": "Offset"
        }
      ],
      "extension": "Base",
      "slug": "prfm_2",
      "rel_url": "armv8-a/prfm_2/",
      "linked_summary": "Prefetches data using a register offset.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld64b",
      "architecture": "ARMv8-A",
      "full_name": "Single-copy Atomic 64-byte Load",
      "summary": "Loads a 64-byte block of data atomically (Accelerator support).",
      "syntax": "LD64B &lt;Xt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000 | 001 | 11111 | 11 | 00 | Rn | Rt",
        "hex_opcode": "0xF81F7C00",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11",
            "clean": "11"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Dest (First of 8 regs)"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "ld64b",
      "rel_url": "armv8-a/ld64b/",
      "linked_summary": "Loads a 64-byte block of data atomically (Accelerator support).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st64b",
      "architecture": "ARMv8-A",
      "full_name": "Single-copy Atomic 64-byte Store",
      "summary": "Stores a 64-byte block of data atomically.",
      "syntax": "ST64B &lt;Xt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000 | 001 | 11111 | 10 | 00 | Rn | Rt",
        "hex_opcode": "0xF81F7800",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Src (First of 8 regs)"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "st64b",
      "rel_url": "armv8-a/st64b/",
      "linked_summary": "Stores a 64-byte block of data atomically.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st64bv",
      "architecture": "ARMv8-A",
      "full_name": "Single-copy Atomic 64-byte Store with Return",
      "summary": "Stores 64 bytes atomically and returns status (Success/Fail).",
      "syntax": "ST64BV &lt;Ws&gt;, &lt;Xt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000 | 001 | 11111 | 10 | 01 | Rn | Rt",
        "hex_opcode": "0xF81F7800",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status Dest"
        },
        {
          "name": "Xt",
          "desc": "Data Src"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "st64bv",
      "rel_url": "armv8-a/st64bv/",
      "linked_summary": "Stores 64 bytes atomically <a href=\"../../armv8-a/and_6/\">and</a> returns status (Success/Fail).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st64bv0",
      "architecture": "ARMv8-A",
      "full_name": "Single-copy Atomic 64-byte Store with Return (Zero)",
      "summary": "Stores 64 bytes (eliding the first 8 bytes as zero) and returns status.",
      "syntax": "ST64BV0 &lt;Ws&gt;, &lt;Xt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "11111000 | 001 | 11111 | 10 | 10 | Rn | Rt",
        "hex_opcode": "0xF81F7C00",
        "visual_parts": [
          {
            "raw": "11111000",
            "clean": "11111000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "10",
            "clean": "10"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Ws",
          "desc": "Status"
        },
        {
          "name": "Xt",
          "desc": "Data"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "LSE (Atomics)",
      "slug": "st64bv0",
      "rel_url": "armv8-a/st64bv0/",
      "linked_summary": "Stores 64 bytes (eliding the first 8 bytes as <a href=\"../../armv9-a/zero_2/\">zero</a>) <a href=\"../../armv8-a/and_6/\">and</a> returns status.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "dgh",
      "architecture": "ARMv8-A",
      "full_name": "Data Gathering Hint",
      "summary": "Hints that multiple memory accesses should be merged.",
      "syntax": "DGH",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00110 | 11111",
        "hex_opcode": "0xD50320DF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00110",
            "clean": "00110"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "dgh",
      "rel_url": "armv8-a/dgh/",
      "linked_summary": "Hints that multiple memory accesses should be merged.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sb",
      "architecture": "ARMv8-A",
      "full_name": "Speculation Barrier",
      "summary": "Prevents speculative execution across the barrier.",
      "syntax": "SB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11010101 | 000 | 00011 | 0011 | 0000 | 111 | 11111",
        "hex_opcode": "0xD50330FF",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0011",
            "clean": "0011"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "111",
            "clean": "111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base (v8.0+)",
      "slug": "sb_1",
      "rel_url": "armv8-a/sb_1/",
      "linked_summary": "Prevents speculative execution across the barrier.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "tsb",
      "architecture": "ARMv8-A",
      "full_name": "Trace Synchronization Barrier",
      "summary": "Ensures trace generation is complete.",
      "syntax": "TSB CSYNC",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 01001 | 11111",
        "hex_opcode": "0xD503225F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Trace",
      "slug": "tsb_1",
      "rel_url": "armv8-a/tsb_1/",
      "linked_summary": "Ensures trace generation is complete.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "csdb",
      "architecture": "ARMv8-A",
      "full_name": "Consumption of Speculative Data Barrier",
      "summary": "Prevents speculative data consumption.",
      "syntax": "CSDB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 01010 | 11111",
        "hex_opcode": "0xD503229F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base",
      "slug": "csdb_2",
      "rel_url": "armv8-a/csdb_2/",
      "linked_summary": "Prevents speculative data consumption.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfet",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Event with Timeout",
      "summary": "Waits for an event or a timeout (using a counter).",
      "syntax": "WFET &lt;Wn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0001 | 0000 | 000 | Rn",
        "hex_opcode": "0xD5031000",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Timeout"
        }
      ],
      "extension": "Base (v8.7)",
      "slug": "wfet",
      "rel_url": "armv8-a/wfet/",
      "linked_summary": "Waits for an event <a href=\"../../powerisa/or/\">or</a> a timeout (using a counter).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "wfit",
      "architecture": "ARMv8-A",
      "full_name": "Wait For Interrupt with Timeout",
      "summary": "Waits for an interrupt or a timeout.",
      "syntax": "WFIT &lt;Wn&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0001 | 0000 | 001 | Rn",
        "hex_opcode": "0xD5031020",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "001",
            "clean": "001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          }
        ]
      },
      "operands": [
        {
          "name": "Wn",
          "desc": "Timeout"
        }
      ],
      "extension": "Base (v8.7)",
      "slug": "wfit",
      "rel_url": "armv8-a/wfit/",
      "linked_summary": "Waits for an interrupt <a href=\"../../powerisa/or/\">or</a> a timeout.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "bc.cond",
      "architecture": "ARMv8-A",
      "full_name": "Branch Consistent Conditional",
      "summary": "Branch if condition is met, with stronger ordering guarantees.",
      "syntax": "BC.cond &lt;label&gt;",
      "encoding": {
        "format": "Branch",
        "binary_pattern": "01010100 | imm19 | 1 | cond",
        "hex_opcode": "0x54000010",
        "visual_parts": [
          {
            "raw": "01010100",
            "clean": "01010100"
          },
          {
            "raw": "imm19",
            "clean": "imm19"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "cond",
            "clean": "cond"
          }
        ]
      },
      "operands": [
        {
          "name": "label",
          "desc": "Label"
        },
        {
          "name": "cond",
          "desc": "Cond"
        }
      ],
      "extension": "Base (v8.8)",
      "slug": "bc_cond",
      "rel_url": "armv8-a/bc_cond/",
      "linked_summary": "Branch if condition is met, with stronger ordering guarantees.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaprb",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire RCpc Register Byte",
      "summary": "Loads a byte with Release Consistency (process consistent) Acquire semantics.",
      "syntax": "LDAPRB &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "00111000 | 1 | 0 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x38BF C??",
        "visual_parts": [
          {
            "raw": "00111000",
            "clean": "00111000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (RCpc)",
      "slug": "ldaprb",
      "rel_url": "armv8-a/ldaprb/",
      "linked_summary": "Loads a byte with Release Consistency (process consistent) Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldaprh",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire RCpc Register Halfword",
      "summary": "Loads a halfword with RCpc Acquire semantics.",
      "syntax": "LDAPRH &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "01111000 | 1 | 0 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0x78BF C??",
        "visual_parts": [
          {
            "raw": "01111000",
            "clean": "01111000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (RCpc)",
      "slug": "ldaprh",
      "rel_url": "armv8-a/ldaprh/",
      "linked_summary": "Loads a halfword with RCpc Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ldapr",
      "architecture": "ARMv8-A",
      "full_name": "Load-Acquire RCpc Register",
      "summary": "Loads a word with RCpc Acquire semantics.",
      "syntax": "LDAPR &lt;Wt&gt;, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "Load/Store",
        "binary_pattern": "10111000 | 1 | 0 | 1 | 11111 | 11111 | Rn | Rt",
        "hex_opcode": "0xB8BF C??",
        "visual_parts": [
          {
            "raw": "10111000",
            "clean": "10111000"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Wt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "Base (RCpc)",
      "slug": "ldapr",
      "rel_url": "armv8-a/ldapr/",
      "linked_summary": "Loads a word with RCpc Acquire semantics.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pssbb",
      "architecture": "ARMv8-A",
      "full_name": "Physical Speculation Barrier",
      "summary": "Prevents speculation on physical resources.",
      "syntax": "PSSBB",
      "encoding": {
        "format": "System Hint",
        "binary_pattern": "11010101 | 000 | 00011 | 0010 | 00100 | 11111",
        "hex_opcode": "0xD503209F",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00100",
            "clean": "00100"
          },
          {
            "raw": "11111",
            "clean": "11111"
          }
        ]
      },
      "operands": [],
      "extension": "Base (v8.5)",
      "slug": "pssbb_1",
      "rel_url": "armv8-a/pssbb_1/",
      "linked_summary": "Prevents speculation on physical resources.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "trcit",
      "architecture": "ARMv8-A",
      "full_name": "Trace Instrumentation",
      "summary": "Generates a trace packet.",
      "syntax": "TRCIT &lt;Xt&gt;",
      "encoding": {
        "format": "System",
        "binary_pattern": "11010101 | 000 | 00011 | 0001 | 0111 | 011 | Rt",
        "hex_opcode": "0xD5031E00",
        "visual_parts": [
          {
            "raw": "11010101",
            "clean": "11010101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "00011",
            "clean": "00011"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "0111",
            "clean": "0111"
          },
          {
            "raw": "011",
            "clean": "011"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Xt",
          "desc": "Data"
        }
      ],
      "extension": "Trace",
      "slug": "trcit",
      "rel_url": "armv8-a/trcit/",
      "linked_summary": "Generates a trace packet.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld2",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple 2-Element Structures",
      "summary": "Loads two-element structures from memory into two registers (De-interleave).",
      "syntax": "LD2 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C400000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "Dest 1"
        },
        {
          "name": "Vt2",
          "desc": "Dest 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld2",
      "rel_url": "armv8-a/ld2/",
      "linked_summary": "Loads two-element structures from memory into two registers (De-interleave).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st2",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple 2-Element Structures",
      "summary": "Stores two-element structures from two registers to memory (Interleave).",
      "syntax": "ST2 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 0 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C000000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "Src 1"
        },
        {
          "name": "Vt2",
          "desc": "Src 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "st2",
      "rel_url": "armv8-a/st2/",
      "linked_summary": "Stores two-element structures from two registers to memory (Interleave).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld3",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple 3-Element Structures",
      "summary": "Loads three-element structures (e.g., RGB) into three registers.",
      "syntax": "LD3 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt;, &lt;Vt3&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C402000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "R"
        },
        {
          "name": "Vt2",
          "desc": "G"
        },
        {
          "name": "Vt3",
          "desc": "B"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld3",
      "rel_url": "armv8-a/ld3/",
      "linked_summary": "Loads three-element structures (e.g., RGB) into three registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st3",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple 3-Element Structures",
      "summary": "Stores three-element structures from three registers (Interleave RGB).",
      "syntax": "ST3 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt;, &lt;Vt3&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 0 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C002000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "R"
        },
        {
          "name": "Vt2",
          "desc": "G"
        },
        {
          "name": "Vt3",
          "desc": "B"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "st3",
      "rel_url": "armv8-a/st3/",
      "linked_summary": "Stores three-element structures from three registers (Interleave RGB).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld4",
      "architecture": "ARMv8-A",
      "full_name": "Load Multiple 4-Element Structures",
      "summary": "Loads four-element structures (e.g., RGBA) into four registers.",
      "syntax": "LD4 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt;, &lt;Vt3&gt;.&lt;T&gt;, &lt;Vt4&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C404000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "R"
        },
        {
          "name": "Vt2",
          "desc": "G"
        },
        {
          "name": "Vt3",
          "desc": "B"
        },
        {
          "name": "Vt4",
          "desc": "A"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld4",
      "rel_url": "armv8-a/ld4/",
      "linked_summary": "Loads four-element structures (e.g., RGBA) into four registers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "st4",
      "architecture": "ARMv8-A",
      "full_name": "Store Multiple 4-Element Structures",
      "summary": "Stores four-element structures from four registers (Interleave RGBA).",
      "syntax": "ST4 { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt;, &lt;Vt3&gt;.&lt;T&gt;, &lt;Vt4&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001100 | 0 | 0 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0C004000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001100",
            "clean": "001100"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "R"
        },
        {
          "name": "Vt2",
          "desc": "G"
        },
        {
          "name": "Vt3",
          "desc": "B"
        },
        {
          "name": "Vt4",
          "desc": "A"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "st4",
      "rel_url": "armv8-a/st4/",
      "linked_summary": "Stores four-element structures from four registers (Interleave RGBA).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld1r",
      "architecture": "ARMv8-A",
      "full_name": "Load Single Element Replicate",
      "summary": "Loads one element and replicates it to all lanes of the vector.",
      "syntax": "LD1R { &lt;Vt&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001101 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0D40C000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001101",
            "clean": "001101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt",
          "desc": "Dest"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld1r",
      "rel_url": "armv8-a/ld1r/",
      "linked_summary": "Loads one element <a href=\"../../armv8-a/and_6/\">and</a> replicates <a href=\"../../armv8-a/it/\">it</a> to all lanes of the vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ld2r",
      "architecture": "ARMv8-A",
      "full_name": "Load 2-Element Structure Replicate",
      "summary": "Loads 2 elements and replicates them to all lanes.",
      "syntax": "LD2R { &lt;Vt1&gt;.&lt;T&gt;, &lt;Vt2&gt;.&lt;T&gt; }, [&lt;Xn|SP&gt;]",
      "encoding": {
        "format": "SIMD Load/Store",
        "binary_pattern": "0 | Q | 001101 | 0 | 1 | 000000 | 0 | Rn | Rt",
        "hex_opcode": "0x0D60C000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001101",
            "clean": "001101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "000000",
            "clean": "000000"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rt",
            "clean": "Rt"
          }
        ]
      },
      "operands": [
        {
          "name": "Vt1",
          "desc": "Dest 1"
        },
        {
          "name": "Vt2",
          "desc": "Dest 2"
        },
        {
          "name": "Xn",
          "desc": "Base"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ld2r",
      "rel_url": "armv8-a/ld2r/",
      "linked_summary": "Loads 2 elements <a href=\"../../armv8-a/and_6/\">and</a> replicates them to all lanes.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "movi",
      "architecture": "ARMv8-A",
      "full_name": "Move Immediate (Vector)",
      "summary": "Moves an immediate value into every element of a vector.",
      "syntax": "MOVI &lt;Vd&gt;.&lt;T&gt;, #&lt;imm8&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "SIMD Modified Imm",
        "binary_pattern": "0 | Q | 0 | op | 001000 | 000 | imm8 | Rd",
        "hex_opcode": "0x0F000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "op",
            "clean": "op"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "imm8",
          "desc": "Value"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "movi",
      "rel_url": "armv8-a/movi/",
      "linked_summary": "Moves an immediate value into every element of a vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "mvni",
      "architecture": "ARMv8-A",
      "full_name": "Move NOT Immediate (Vector)",
      "summary": "Moves the inverse of an immediate value into every element.",
      "syntax": "MVNI &lt;Vd&gt;.&lt;T&gt;, #&lt;imm8&gt; {, lsl #&lt;shift&gt;}",
      "encoding": {
        "format": "SIMD Modified Imm",
        "binary_pattern": "0 | Q | 1 | op | 001000 | 000 | imm8 | Rd",
        "hex_opcode": "0x2F000400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "op",
            "clean": "op"
          },
          {
            "raw": "001000",
            "clean": "001000"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "imm8",
            "clean": "imm8"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "imm8",
          "desc": "Value"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "mvni",
      "rel_url": "armv8-a/mvni/",
      "linked_summary": "Moves the inverse of an immediate value into every element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ext",
      "architecture": "ARMv8-A",
      "full_name": "Extract Vector",
      "summary": "Extracts a vector from a pair of vectors (Sliding window).",
      "syntax": "EXT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;, #&lt;index&gt;",
      "encoding": {
        "format": "SIMD Extract",
        "binary_pattern": "0 | Q | 101110 | 00 | 0 | Rm | 0 | imm4 | Rn | Rd",
        "hex_opcode": "0x2E000000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm4",
            "clean": "imm4"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Low Src"
        },
        {
          "name": "Vm",
          "desc": "High Src"
        },
        {
          "name": "index",
          "desc": "Byte Offset"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ext_1",
      "rel_url": "armv8-a/ext_1/",
      "linked_summary": "Extracts a vector from a pair of vectors (Sliding window).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "saddl",
      "architecture": "ARMv8-A",
      "full_name": "Signed Add Long",
      "summary": "Adds lower/upper halves of signed vectors, producing wider result (Widening).",
      "syntax": "SADDL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x0E200000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "saddl",
      "rel_url": "armv8-a/saddl/",
      "linked_summary": "Adds lower/upper halves of signed vectors, producing wider result (Widening).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uaddl",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Add Long",
      "summary": "Adds lower/upper halves of unsigned vectors, producing wider result.",
      "syntax": "UADDL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 101110 | size | 1 | 0000 | Rm | 0000 | Rn | Rd",
        "hex_opcode": "0x2E200000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uaddl",
      "rel_url": "armv8-a/uaddl/",
      "linked_summary": "Adds lower/upper halves of unsigned vectors, producing wider result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "saddw",
      "architecture": "ARMv8-A",
      "full_name": "Signed Add Wide",
      "summary": "Adds a wide vector to the lower/upper half of a narrow vector.",
      "syntax": "SADDW &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Td&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 0001 | Rn | Rd",
        "hex_opcode": "0x0E201000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src Wide"
        },
        {
          "name": "Vm",
          "desc": "Src Narrow"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "saddw",
      "rel_url": "armv8-a/saddw/",
      "linked_summary": "Adds a wide vector to the lower/upper half of a narrow vector.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uaddw",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Add Wide",
      "summary": "Adds a wide vector to the lower/upper half of a narrow vector (Unsigned).",
      "syntax": "UADDW &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Td&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 101110 | size | 1 | 0000 | Rm | 0001 | Rn | Rd",
        "hex_opcode": "0x2E201000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src Wide"
        },
        {
          "name": "Vm",
          "desc": "Src Narrow"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uaddw",
      "rel_url": "armv8-a/uaddw/",
      "linked_summary": "Adds a wide vector to the lower/upper half of a narrow vector (Unsigned).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssubl",
      "architecture": "ARMv8-A",
      "full_name": "Signed Subtract Long",
      "summary": "Subtracts signed narrow vectors, producing wider result.",
      "syntax": "SSUBL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 0010 | Rn | Rd",
        "hex_opcode": "0x0E202000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ssubl",
      "rel_url": "armv8-a/ssubl/",
      "linked_summary": "Subtracts signed narrow vectors, producing wider result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usubl",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Subtract Long",
      "summary": "Subtracts unsigned narrow vectors, producing wider result.",
      "syntax": "USUBL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 101110 | size | 1 | 0000 | Rm | 0010 | Rn | Rd",
        "hex_opcode": "0x2E202000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "usubl",
      "rel_url": "armv8-a/usubl/",
      "linked_summary": "Subtracts unsigned narrow vectors, producing wider result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "pmull",
      "architecture": "ARMv8-A",
      "full_name": "Polynomial Multiply Long",
      "summary": "Performs polynomial multiplication over {0,1} producing wide result (Used for GCM).",
      "syntax": "PMULL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 1110 | Rn | Rd",
        "hex_opcode": "0x0E20E000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1110",
            "clean": "1110"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (Crypto/SIMD)",
      "slug": "pmull_1",
      "rel_url": "armv8-a/pmull_1/",
      "linked_summary": "Performs polynomial multiplication over {0,1} producing wide result (Used for GCM).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smull",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply Long",
      "summary": "Multiplies signed narrow vectors, producing wider result.",
      "syntax": "SMULL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 1100 | Rn | Rd",
        "hex_opcode": "0x0E20C000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "smull_1",
      "rel_url": "armv8-a/smull_1/",
      "linked_summary": "Multiplies signed narrow vectors, producing wider result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umull",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply Long",
      "summary": "Multiplies unsigned narrow vectors, producing wider result.",
      "syntax": "UMULL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 101110 | size | 1 | 0000 | Rm | 1100 | Rn | Rd",
        "hex_opcode": "0x2E20C000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1100",
            "clean": "1100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "umull_2",
      "rel_url": "armv8-a/umull_2/",
      "linked_summary": "Multiplies unsigned narrow vectors, producing wider result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "smlal",
      "architecture": "ARMv8-A",
      "full_name": "Signed Multiply-Accumulate Long",
      "summary": "Multiplies signed narrow vectors and adds to wide destination.",
      "syntax": "SMLAL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 001110 | size | 1 | 0000 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x0E208000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "smlal_1",
      "rel_url": "armv8-a/smlal_1/",
      "linked_summary": "Multiplies signed narrow vectors <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to wide destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "umlal",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Multiply-Accumulate Long",
      "summary": "Multiplies unsigned narrow vectors and adds to wide destination.",
      "syntax": "UMLAL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Three Register Diff",
        "binary_pattern": "0 | Q | 101110 | size | 1 | 0000 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x2E208000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "umlal_2",
      "rel_url": "armv8-a/umlal_2/",
      "linked_summary": "Multiplies unsigned narrow vectors <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/adds_5/\">adds</a> to wide destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shll",
      "architecture": "ARMv8-A",
      "full_name": "Shift Left Long",
      "summary": "Shifts narrow vector left, extending to wide result.",
      "syntax": "SHLL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | 1 | 001111 | 0 | imm | 1010 | 01 | Rn | Rd",
        "hex_opcode": "0x2F00A400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "1010",
            "clean": "1010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Wide)"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "shll",
      "rel_url": "armv8-a/shll/",
      "linked_summary": "Shifts narrow vector left, extending to wide result.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "shrn",
      "architecture": "ARMv8-A",
      "full_name": "Shift Right Narrow",
      "summary": "Shifts wide vector right, narrowing to destination (Upper/Lower).",
      "syntax": "SHRN &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 001111 | 0 | imm | 1000 | 01 | Rn | Rd",
        "hex_opcode": "0x0F008400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest (Narrow)"
        },
        {
          "name": "Vn",
          "desc": "Src (Wide)"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "shrn",
      "rel_url": "armv8-a/shrn/",
      "linked_summary": "Shifts wide vector right, narrowing to destination (Upper/Lower).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sqxtn",
      "architecture": "ARMv8-A",
      "full_name": "Signed Saturating Extract Narrow",
      "summary": "Reads wide elements, saturates, and narrows.",
      "syntax": "SQXTN &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 001111 | 0 | size | 10010 | 01 | Rn | Rd",
        "hex_opcode": "0x0F009200",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sqxtn",
      "rel_url": "armv8-a/sqxtn/",
      "linked_summary": "Reads wide elements, saturates, <a href=\"../../armv8-a/and_6/\">and</a> narrows.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "uqxtn",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Saturating Extract Narrow",
      "summary": "Reads wide unsigned elements, saturates, and narrows.",
      "syntax": "UQXTN &lt;Vd&gt;.&lt;Tb&gt;, &lt;Vn&gt;.&lt;Ta&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 101111 | 0 | size | 10010 | 01 | Rn | Rd",
        "hex_opcode": "0x2F009200",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101111",
            "clean": "101111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10010",
            "clean": "10010"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "uqxtn",
      "rel_url": "armv8-a/uqxtn/",
      "linked_summary": "Reads wide unsigned elements, saturates, <a href=\"../../armv8-a/and_6/\">and</a> narrows.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "ssra",
      "architecture": "ARMv8-A",
      "full_name": "Signed Shift Right and Accumulate",
      "summary": "Arithmetic right shift and add to destination.",
      "syntax": "SSRA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 001111 | 0 | imm | 0001 | 01 | Rn | Rd",
        "hex_opcode": "0x0F001400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001111",
            "clean": "001111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "ssra",
      "rel_url": "armv8-a/ssra/",
      "linked_summary": "Arithmetic right shift <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/add_8/\">add</a> to destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "usra",
      "architecture": "ARMv8-A",
      "full_name": "Unsigned Shift Right and Accumulate",
      "summary": "Logical right shift and add to destination.",
      "syntax": "USRA &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 101111 | 0 | imm | 0001 | 01 | Rn | Rd",
        "hex_opcode": "0x2F001400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101111",
            "clean": "101111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest/Acc"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "usra",
      "rel_url": "armv8-a/usra/",
      "linked_summary": "Logical right shift <a href=\"../../armv8-a/and_6/\">and</a> <a href=\"../../armv8-a/add_8/\">add</a> to destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sri",
      "architecture": "ARMv8-A",
      "full_name": "Shift Right and Insert",
      "summary": "Shifts source right and inserts into destination.",
      "syntax": "SRI &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 101111 | 0 | imm | 0100 | 01 | Rn | Rd",
        "hex_opcode": "0x2F004400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101111",
            "clean": "101111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sri",
      "rel_url": "armv8-a/sri/",
      "linked_summary": "Shifts source right <a href=\"../../armv8-a/and_6/\">and</a> inserts into destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sli",
      "architecture": "ARMv8-A",
      "full_name": "Shift Left and Insert",
      "summary": "Shifts source left and inserts into destination.",
      "syntax": "SLI &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, #&lt;shift&gt;",
      "encoding": {
        "format": "SIMD Shift Imm",
        "binary_pattern": "0 | Q | 101111 | 0 | imm | 0101 | 01 | Rn | Rd",
        "hex_opcode": "0x2F005400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101111",
            "clean": "101111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "imm",
            "clean": "imm"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "01",
            "clean": "01"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        },
        {
          "name": "shift",
          "desc": "Imm"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "sli",
      "rel_url": "armv8-a/sli/",
      "linked_summary": "Shifts source left <a href=\"../../armv8-a/and_6/\">and</a> inserts into destination.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "clz",
      "architecture": "ARMv8-A",
      "full_name": "Vector Count Leading Zeros",
      "summary": "Counts leading zeros for each element.",
      "syntax": "CLZ &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | size | 10000 | 01001 | 1 | Rn | Rd",
        "hex_opcode": "0x2E204800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "clz_3",
      "rel_url": "armv8-a/clz_3/",
      "linked_summary": "Counts leading zeros for each element.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "cnt",
      "architecture": "ARMv8-A",
      "full_name": "Vector Population Count",
      "summary": "Counts set bits (population count) per byte.",
      "syntax": "CNT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | 00 | 10000 | 01010 | 1 | Rn | Rd",
        "hex_opcode": "0x0E205800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01010",
            "clean": "01010"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "cnt",
      "rel_url": "armv8-a/cnt/",
      "linked_summary": "Counts set bits (population count) per byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "not",
      "architecture": "ARMv8-A",
      "full_name": "Vector Bitwise NOT",
      "summary": "Inverts all bits. (Alias for MVN).",
      "syntax": "NOT &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 00 | 10000 | 01011 | 1 | Rn | Rd",
        "hex_opcode": "0x2E205800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "not_1",
      "rel_url": "armv8-a/not_1/",
      "linked_summary": "Inverts all bits. (Alias for MVN).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "urecpe",
      "architecture": "ARMv8-A",
      "full_name": "Vector Unsigned Reciprocal Estimate",
      "summary": "Estimates reciprocal for unsigned integers.",
      "syntax": "URECPE &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | size | 10000 | 11100 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20E800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11100",
            "clean": "11100"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "urecpe",
      "rel_url": "armv8-a/urecpe/",
      "linked_summary": "Estimates reciprocal for unsigned integers.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frecpe",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Reciprocal Estimate",
      "summary": "Estimates reciprocal (1/x) for floats.",
      "syntax": "FRECPE &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 10000 | 11101 | 1 | Rn | Rd",
        "hex_opcode": "0x2EA0E800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11101",
            "clean": "11101"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "frecpe",
      "rel_url": "armv8-a/frecpe/",
      "linked_summary": "Estimates reciprocal (1/x) for floats.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frecps",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Reciprocal Step",
      "summary": "Newton-Raphson step for reciprocal refinement.",
      "syntax": "FRECPS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 1 | Rm | 1111 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20FC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "frecps",
      "rel_url": "armv8-a/frecps/",
      "linked_summary": "Newton-Raphson step for reciprocal refinement.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frsqrte",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Reciprocal Sqrt Estimate",
      "summary": "Estimates reciprocal square root (1/sqrt(x)).",
      "syntax": "FRSQRTE &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 10000 | 11111 | 1 | Rn | Rd",
        "hex_opcode": "0x2EA0F800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11111",
            "clean": "11111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "frsqrte",
      "rel_url": "armv8-a/frsqrte/",
      "linked_summary": "Estimates reciprocal square root (1/sqrt(x)).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "frsqrts",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Reciprocal Sqrt Step",
      "summary": "Newton-Raphson step for reciprocal square root refinement.",
      "syntax": "FRSQRTS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | 1 | sz | 1 | Rm | 1111 | 1 | Rn | Rd",
        "hex_opcode": "0x0EA0FC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "frsqrts",
      "rel_url": "armv8-a/frsqrts/",
      "linked_summary": "Newton-Raphson step for reciprocal square root refinement.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtl",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Convert Long",
      "summary": "Converts narrow floats to wide floats (e.g., Half -> Single).",
      "syntax": "FCVTL &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 10000 | 10111 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20B800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "10111",
            "clean": "10111"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fcvtl_1",
      "rel_url": "armv8-a/fcvtl_1/",
      "linked_summary": "Converts narrow floats to wide floats (e.g., Half -> Single).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtn",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Convert Narrow",
      "summary": "Converts wide floats to narrow floats (e.g., Single -> Half).",
      "syntax": "FCVTN &lt;Vd&gt;.&lt;Td&gt;, &lt;Vn&gt;.&lt;Ts&gt;",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | 0 | sz | 10000 | 10110 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20B000",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "10110",
            "clean": "10110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fcvtn_1",
      "rel_url": "armv8-a/fcvtn_1/",
      "linked_summary": "Converts wide floats to narrow floats (e.g., Single -> Half).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzs",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Convert to Signed Integer",
      "summary": "Converts floats to signed integers (Truncate).",
      "syntax": "FCVTZS &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 001110 | 1 | sz | 10000 | 11011 | 1 | Rn | Rd",
        "hex_opcode": "0x0E20D800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11011",
            "clean": "11011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fcvtzs_3",
      "rel_url": "armv8-a/fcvtzs_3/",
      "linked_summary": "Converts floats to signed integers (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fcvtzu",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Convert to Unsigned Integer",
      "summary": "Converts floats to unsigned integers (Truncate).",
      "syntax": "FCVTZU &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt; {, #&lt;fbits&gt;}",
      "encoding": {
        "format": "SIMD Two Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 10000 | 11011 | 1 | Rn | Rd",
        "hex_opcode": "0x2E20D800",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "10000",
            "clean": "10000"
          },
          {
            "raw": "11011",
            "clean": "11011"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fcvtzu_2",
      "rel_url": "armv8-a/fcvtzu_2/",
      "linked_summary": "Converts floats to unsigned integers (Truncate).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "addp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Add Pairwise",
      "summary": "Adds adjacent pairs of elements.",
      "syntax": "ADDP &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 001110 | size | 10111 | Rm | 1000 | Rn | Rd",
        "hex_opcode": "0x0E20BC00",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "001110",
            "clean": "001110"
          },
          {
            "raw": "size",
            "clean": "size"
          },
          {
            "raw": "10111",
            "clean": "10111"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1000",
            "clean": "1000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "addp_1",
      "rel_url": "armv8-a/addp_1/",
      "linked_summary": "Adds adjacent pairs of elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "faddp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Add Pairwise",
      "summary": "Adds adjacent pairs of float elements.",
      "syntax": "FADDP &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 0 | sz | 1 | Rm | 1101 | 0 | Rn | Rd",
        "hex_opcode": "0x2E20D400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1101",
            "clean": "1101"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "faddp",
      "rel_url": "armv8-a/faddp/",
      "linked_summary": "Adds adjacent pairs of float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fmaxp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Max Pairwise",
      "summary": "Max of adjacent float elements.",
      "syntax": "FMAXP &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 0 | sz | 1 | Rm | 1111 | 0 | Rn | Rd",
        "hex_opcode": "0x2E20F400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fmaxp",
      "rel_url": "armv8-a/fmaxp/",
      "linked_summary": "Max of adjacent float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "fminp",
      "architecture": "ARMv8-A",
      "full_name": "Vector Floating-Point Min Pairwise",
      "summary": "Min of adjacent float elements.",
      "syntax": "FMINP &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "SIMD Three Register",
        "binary_pattern": "0 | Q | 101110 | 1 | sz | 1 | Rm | 1111 | 0 | Rn | Rd",
        "hex_opcode": "0x2EA0F400",
        "visual_parts": [
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Q",
            "clean": "Q"
          },
          {
            "raw": "101110",
            "clean": "101110"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "sz",
            "clean": "sz"
          },
          {
            "raw": "1",
            "clean": "1"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "1111",
            "clean": "1111"
          },
          {
            "raw": "0",
            "clean": "0"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src 1"
        },
        {
          "name": "Vm",
          "desc": "Src 2"
        }
      ],
      "extension": "NEON (SIMD)",
      "slug": "fminp",
      "rel_url": "armv8-a/fminp/",
      "linked_summary": "Min of adjacent float elements.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aese",
      "architecture": "ARMv8-A",
      "full_name": "AES Encrypt",
      "summary": "Performs one round of AES encryption.",
      "syntax": "AESE &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00101000 | 01001 | 000 | Rn | Rd",
        "hex_opcode": "0x4E284800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01001",
            "clean": "01001"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Data"
        },
        {
          "name": "Vn",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aese_2",
      "rel_url": "armv8-a/aese_2/",
      "linked_summary": "Performs one round of AES encryption.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesd",
      "architecture": "ARMv8-A",
      "full_name": "AES Decrypt",
      "summary": "Performs one round of AES decryption.",
      "syntax": "AESD &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00101000 | 01011 | 000 | Rn | Rd",
        "hex_opcode": "0x4E285800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01011",
            "clean": "01011"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Data"
        },
        {
          "name": "Vn",
          "desc": "Key"
        }
      ],
      "extension": "Crypto",
      "slug": "aesd_2",
      "rel_url": "armv8-a/aesd_2/",
      "linked_summary": "Performs one round of AES decryption.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesmc",
      "architecture": "ARMv8-A",
      "full_name": "AES Mix Columns",
      "summary": "Performs AES Mix Columns transformation.",
      "syntax": "AESMC &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00101000 | 01101 | 000 | Rn | Rd",
        "hex_opcode": "0x4E286800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01101",
            "clean": "01101"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "aesmc_1",
      "rel_url": "armv8-a/aesmc_1/",
      "linked_summary": "Performs AES Mix Columns transformation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "aesimc",
      "architecture": "ARMv8-A",
      "full_name": "AES Inverse Mix Columns",
      "summary": "Performs AES Inverse Mix Columns transformation.",
      "syntax": "AESIMC &lt;Vd&gt;.&lt;T&gt;, &lt;Vn&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01001110 | 00101000 | 01111 | 000 | Rn | Rd",
        "hex_opcode": "0x4E287800",
        "visual_parts": [
          {
            "raw": "01001110",
            "clean": "01001110"
          },
          {
            "raw": "00101000",
            "clean": "00101000"
          },
          {
            "raw": "01111",
            "clean": "01111"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Vd",
          "desc": "Dest"
        },
        {
          "name": "Vn",
          "desc": "Src"
        }
      ],
      "extension": "Crypto",
      "slug": "aesimc_1",
      "rel_url": "armv8-a/aesimc_1/",
      "linked_summary": "Performs AES Inverse Mix Columns transformation.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1c",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Choose",
      "summary": "SHA1 hash update (Choose function).",
      "syntax": "SHA1C &lt;Qd&gt;, &lt;Sn&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 000 | Rm | 0000 | 00 | Rn | Rd",
        "hex_opcode": "0x5E000000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0000",
            "clean": "0000"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Sn",
          "desc": "Hash"
        },
        {
          "name": "Vm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1c_2",
      "rel_url": "armv8-a/sha1c_2/",
      "linked_summary": "SHA1 hash update (Choose function).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1m",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Majority",
      "summary": "SHA1 hash update (Majority function).",
      "syntax": "SHA1M &lt;Qd&gt;, &lt;Sn&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 000 | Rm | 0010 | 00 | Rn | Rd",
        "hex_opcode": "0x5E002000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0010",
            "clean": "0010"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Sn",
          "desc": "Hash"
        },
        {
          "name": "Vm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1m_1",
      "rel_url": "armv8-a/sha1m_1/",
      "linked_summary": "SHA1 hash update (Majority function).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha1p",
      "architecture": "ARMv8-A",
      "full_name": "SHA1 Parity",
      "summary": "SHA1 hash update (Parity function).",
      "syntax": "SHA1P &lt;Qd&gt;, &lt;Sn&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 000 | Rm | 0001 | 00 | Rn | Rd",
        "hex_opcode": "0x5E001000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0001",
            "clean": "0001"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Sn",
          "desc": "Hash"
        },
        {
          "name": "Vm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha1p_1",
      "rel_url": "armv8-a/sha1p_1/",
      "linked_summary": "SHA1 hash update (Parity function).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 1",
      "summary": "SHA256 hash update (part 1).",
      "syntax": "SHA256H &lt;Qd&gt;, &lt;Qn&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 000 | Rm | 0100 | 00 | Rn | Rd",
        "hex_opcode": "0x5E004000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0100",
            "clean": "0100"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Vm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h_2",
      "rel_url": "armv8-a/sha256h_2/",
      "linked_summary": "SHA256 hash update (part 1).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "sha256h2",
      "architecture": "ARMv8-A",
      "full_name": "SHA256 Hash Part 2",
      "summary": "SHA256 hash update (part 2).",
      "syntax": "SHA256H2 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Vm&gt;.&lt;T&gt;",
      "encoding": {
        "format": "Crypto",
        "binary_pattern": "01011110 | 000 | Rm | 0101 | 00 | Rn | Rd",
        "hex_opcode": "0x5E005000",
        "visual_parts": [
          {
            "raw": "01011110",
            "clean": "01011110"
          },
          {
            "raw": "000",
            "clean": "000"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "0101",
            "clean": "0101"
          },
          {
            "raw": "00",
            "clean": "00"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Qd",
          "desc": "State"
        },
        {
          "name": "Qn",
          "desc": "Hash"
        },
        {
          "name": "Vm",
          "desc": "Data"
        }
      ],
      "extension": "Crypto",
      "slug": "sha256h2_2",
      "rel_url": "armv8-a/sha256h2_2/",
      "linked_summary": "SHA256 hash update (part 2).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32b",
      "architecture": "ARMv8-A",
      "full_name": "CRC32 Byte",
      "summary": "Updates CRC32 checksum with a byte.",
      "syntax": "CRC32B &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 010000 | Rn | Rd",
        "hex_opcode": "0x1AC04000",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "010000",
            "clean": "010000"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Accumulator"
        },
        {
          "name": "Wm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32b_1",
      "rel_url": "armv8-a/crc32b_1/",
      "linked_summary": "Updates CRC32 checksum with a byte.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32w",
      "architecture": "ARMv8-A",
      "full_name": "CRC32 Word",
      "summary": "Updates CRC32 checksum with a word.",
      "syntax": "CRC32W &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 010010 | Rn | Rd",
        "hex_opcode": "0x1AC04800",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "010010",
            "clean": "010010"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Accumulator"
        },
        {
          "name": "Wm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32w_1",
      "rel_url": "armv8-a/crc32w_1/",
      "linked_summary": "Updates CRC32 checksum with a word.",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32x",
      "architecture": "ARMv8-A",
      "full_name": "CRC32 Doubleword",
      "summary": "Updates CRC32 checksum with a doubleword (64-bit).",
      "syntax": "CRC32X &lt;Wd&gt;, &lt;Wn&gt;, &lt;Xm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "10011010 | 110 | Rm | 010011 | Rn | Rd",
        "hex_opcode": "0x9AC04C00",
        "visual_parts": [
          {
            "raw": "10011010",
            "clean": "10011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "010011",
            "clean": "010011"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Accumulator"
        },
        {
          "name": "Xm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32x",
      "rel_url": "armv8-a/crc32x/",
      "linked_summary": "Updates CRC32 checksum with a doubleword (64-<a href=\"../../armv8-a/bit/\">bit</a>).",
      "linked_pseudocode": ""
    },
    {
      "mnemonic": "crc32cb",
      "architecture": "ARMv8-A",
      "full_name": "CRC32C Byte",
      "summary": "Updates CRC32C (Castagnoli) checksum with a byte.",
      "syntax": "CRC32CB &lt;Wd&gt;, &lt;Wn&gt;, &lt;Wm&gt;",
      "encoding": {
        "format": "Data Processing",
        "binary_pattern": "00011010 | 110 | Rm | 010100 | Rn | Rd",
        "hex_opcode": "0x1AC05000",
        "visual_parts": [
          {
            "raw": "00011010",
            "clean": "00011010"
          },
          {
            "raw": "110",
            "clean": "110"
          },
          {
            "raw": "Rm",
            "clean": "Rm"
          },
          {
            "raw": "010100",
            "clean": "010100"
          },
          {
            "raw": "Rn",
            "clean": "Rn"
          },
          {
            "raw": "Rd",
            "clean": "Rd"
          }
        ]
      },
      "operands": [
        {
          "name": "Wd",
          "desc": "Dest"
        },
        {
          "name": "Wn",
          "desc": "Acc"
        },
        {
          "name": "Wm",
          "desc": "Data"
        }
      ],
      "extension": "CRC",
      "slug": "crc32cb",
      "rel_url": "armv8-a/crc32cb/",
      "linked_summary": "Updates CRC32C (Castagnoli) checksum with a byte.",
      "linked_pseudocode": ""
    }
  ]
}