inst u_bit_field: rggen::rggen_bit_field #(
  WIDTH:          <%= width %>,
  INITIAL_VALUE:  <%= initial_value %>,
  HW_SET:         true,
  HW_SET_WIDTH:   1
)(
  i_clk:        <%= clock %>,
  i_rst:        <%= reset %>,
  bit_field_if: <%= bit_field_if %>,
  i_hw_set:     <%= set_signal %>,
  o_value:      <%= value_out[loop_variables] %>
);
