
---------- Begin Simulation Statistics ----------
final_tick                                27535245000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    680                       # Simulator instruction rate (inst/s)
host_mem_usage                               10169456                       # Number of bytes of host memory used
host_op_rate                                      696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24605.93                       # Real time elapsed on the host
host_tick_rate                                 827424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16741440                       # Number of instructions simulated
sim_ops                                      17122977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020360                       # Number of seconds simulated
sim_ticks                                 20359530625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.047663                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  812972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               829160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1025                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7036                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            845150                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7788                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1327                       # Number of indirect misses.
system.cpu.branchPred.lookups                  915159                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27892                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1137                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5627387                       # Number of instructions committed
system.cpu.committedOps                       5711440                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147117                       # CPI: cycles per instruction
system.cpu.discardedOps                         17017                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3131142                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            163801                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1537386                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5417198                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317751                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      971                       # number of quiesce instructions executed
system.cpu.numCycles                         17710045                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       971                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3949940     69.16%     69.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3054      0.05%     69.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                 182401      3.19%     72.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1576045     27.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5711440                       # Class of committed instruction
system.cpu.quiesceCycles                     14865204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12292847                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2335                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464110                       # Transaction distribution
system.membus.trans_dist::ReadResp             473263                       # Transaction distribution
system.membus.trans_dist::WriteReq             271157                       # Transaction distribution
system.membus.trans_dist::WriteResp            271157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          613                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8665                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       725517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        725517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1453954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1473516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2949791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       542528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       542528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47108360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2196170                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001069                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032680                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2193822     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    2348      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2196170                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3682955367                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19778124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24826718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3970500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16410495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2829986675                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44131750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       941677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       941677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2948314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     46946304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4974717375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3978332139                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2539885000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3218935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2414201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5633136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3218935                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2414201                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5633136                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3218935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5633136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2414201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11266272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2414201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5633136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8047337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2414201                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       830078                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3244279                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2414201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8047337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       830078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11291616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       262400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       262400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1451034                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       894478                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       894478    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       894478                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2075944875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    272620823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9656804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    282277627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9656804                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6446318                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16103122                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    282277627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16103122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    298380749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47513600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47120384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3218935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1516118253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    814390484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2333727672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    865893440                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1448520624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2314414063                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3218935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2382011692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2262911108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4648141735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9556998                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       804734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10361732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4023668                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3218935                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7242603                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13580667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4023668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17604335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12476516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3218935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15695450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3218935                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6437869                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9656804                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15695450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6437869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3218935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25352254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       542592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       544192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       542592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       542592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8478                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8503                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26650516                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78587                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26729103                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26650516                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26650516                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26650516                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78587                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26729103                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29701232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16833216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             263019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3218935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3227383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1448520624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       830078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3039756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458836775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1945821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9656804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       804734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    814390484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            826797843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1945821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3218935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12884187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       804734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2262911108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       830078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3039756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2285634618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000446878000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464084                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14980894280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27161629280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32284.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58534.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               263019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    797                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.866591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.011763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.288312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1257      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1034      2.10%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          714      1.45%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          749      1.52%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          936      1.90%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          678      1.37%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          677      1.37%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          938      1.90%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42369     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1633.929577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    757.547154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            29     10.21%     10.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     23.24%     33.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.35%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.35%     34.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     64.08%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.35%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     926.137324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    769.004536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    285.768245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10      3.52%      3.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.35%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.82%      6.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.06%      7.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.70%      8.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.35%      8.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.06%      9.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     10.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.35%     10.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.35%     11.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.35%     11.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      7.04%     18.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          231     81.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29697792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16833472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29701232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16833216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       826.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    826.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20359565625                       # Total gap between requests
system.mem_ctrls.avgGap                      28000.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29488704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3165495.373496607877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3227382.851317575667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1448398027.594508886337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 830078.075535201584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3039755.736019086093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2008690.708703408483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9656804.158273663372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 804733.679856138653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 814340188.159421324730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58965720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60093300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26982375140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18262650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41932470                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16615950940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3553924500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1258648125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352852420875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57583.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58456.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58555.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68915.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43363.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26843216.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1156876.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   4916594.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1361985.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10699352350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1101441000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8560287650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1942                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9568612.770340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2499255.421233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          971    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1827375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11974125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18244122000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9291123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2800446                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2800446                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2800446                       # number of overall hits
system.cpu.icache.overall_hits::total         2800446                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8478                       # number of overall misses
system.cpu.icache.overall_misses::total          8478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    371303750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371303750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    371303750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371303750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2808924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2808924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2808924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2808924                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43796.148856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43796.148856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43796.148856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43796.148856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    358381875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    358381875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    358381875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    358381875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42271.983369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42271.983369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42271.983369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42271.983369                       # average overall mshr miss latency
system.cpu.icache.replacements                   8286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2800446                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2800446                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    371303750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371303750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2808924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2808924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43796.148856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43796.148856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    358381875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    358381875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42271.983369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42271.983369                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.854867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2944690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8286                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            355.381366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.854867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5626325                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5626325                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       298295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           298295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       298295                       # number of overall hits
system.cpu.dcache.overall_hits::total          298295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1279                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1279                       # number of overall misses
system.cpu.dcache.overall_misses::total          1279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97226125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97226125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97226125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97226125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       299574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       299574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       299574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       299574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76017.298671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76017.298671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76017.298671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76017.298671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.dcache.writebacks::total               613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74753500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74753500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74753500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21515000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21515000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003311                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75356.350806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75356.350806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75356.350806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75356.350806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.666667                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.666667                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       183186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          183186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55781375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55781375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       183915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       183915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76517.661180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76517.661180                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21515000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21515000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76529.585799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76529.585799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41444750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41444750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       115659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       115659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75354.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75354.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7582433000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7582433000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.075578                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.075578                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       114230                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       114230                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       611287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       611287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7301970742                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7301970742                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11945.241338                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11945.241338                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.468645                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.240481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.468645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7003424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7003424                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27535245000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27535453750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    680                       # Simulator instruction rate (inst/s)
host_mem_usage                               10169456                       # Number of bytes of host memory used
host_op_rate                                      696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24606.02                       # Real time elapsed on the host
host_tick_rate                                 827429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16741449                       # Number of instructions simulated
sim_ops                                      17122992                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020360                       # Number of seconds simulated
sim_ticks                                 20359739375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.047310                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  812973                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               829164                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1026                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7038                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            845151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7788                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1328                       # Number of indirect misses.
system.cpu.branchPred.lookups                  915166                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27895                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1137                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5627396                       # Number of instructions committed
system.cpu.committedOps                       5711455                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147171                       # CPI: cycles per instruction
system.cpu.discardedOps                         17022                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3131158                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            163802                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1537388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5417475                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317746                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      971                       # number of quiesce instructions executed
system.cpu.numCycles                         17710379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       971                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3949948     69.16%     69.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3054      0.05%     69.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                 182407      3.19%     72.41% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1576045     27.59%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5711455                       # Class of committed instruction
system.cpu.quiesceCycles                     14865204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12292904                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         2335                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1469795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464110                       # Transaction distribution
system.membus.trans_dist::ReadResp             473266                       # Transaction distribution
system.membus.trans_dist::WriteReq             271157                       # Transaction distribution
system.membus.trans_dist::WriteResp            271157                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8666                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           8478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       725517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        725517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        25243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        25243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1453960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1473522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1451034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2949799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       542592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       542592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47108680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2196172                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001069                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032680                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2193824     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    2348      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2196172                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3682968992                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19778124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            24828093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3970500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16421995                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2829986675                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44136750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       532480                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       941677                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       941677                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2948314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     46946304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4974717375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          730                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3978332139                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2539885000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3218902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2414176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      5633078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3218902                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2414176                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5633078                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3218902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5633078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      2414176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11266156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2414176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5633078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8047254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2414176                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       830070                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3244246                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2414176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8047254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       830070                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11291500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463117                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       262400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       262400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1451034                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46432944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       894478                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       894478    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       894478                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2075944875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    272618028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9656705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    282274733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0      9656705                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6446251                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     16102957                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    282274733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     16102957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    298377690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47513600                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29491200                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47120384                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       921600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3218902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1516102708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    814382134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2333703744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    865884561                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1448505772                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2314390333                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3218902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2381987269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2262887906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4648094077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9556900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       804725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10361626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4023627                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3218902                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7242529                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13580527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4023627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17604155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     12476388                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3218902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     15695289                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3218902                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6437803                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9656705                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     15695289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6437803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3218902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     25351994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       542592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       544192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       542592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       542592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         8478                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         8503                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26650243                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78586                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26728829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26650243                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26650243                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26650243                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78586                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26728829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29491200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29701360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16833344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       460800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             263021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3218902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3227350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1448505772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       830070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3046011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458828104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1952088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9656705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       804725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    814382134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            826795652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1952088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3218902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12884055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       804725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2262887906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       830070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3046011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2285623757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000446878000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263021                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263021                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     56                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16419                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14980912280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27161699780                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32284.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58534.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       391                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               263021                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  409949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    797                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.866591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   868.011763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.288312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1257      2.55%      2.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1034      2.10%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          714      1.45%      6.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          749      1.52%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          936      1.90%      9.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          678      1.37%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          677      1.37%     12.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          938      1.90%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42369     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1633.929577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    757.547154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            29     10.21%     10.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     23.24%     33.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.35%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.35%     34.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     64.08%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.35%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     926.137324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    769.004536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    285.768245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10      3.52%      3.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.35%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      2.82%      6.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.06%      7.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.70%      8.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.35%      8.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.06%      9.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     10.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.35%     10.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.35%     11.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.35%     11.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           20      7.04%     18.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          231     81.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29697920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16833472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29701360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16833344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1458.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       826.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    826.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20359950625                       # Total gap between requests
system.mem_ctrls.avgGap                      28001.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29488704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16579584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3165462.917424992658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3227349.760708810296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1448383177.056263208389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 830069.564679778647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3046011.486578766257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2008670.113440486835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9656705.146305439994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 804725.428858786589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 814331838.665788412094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       460800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          621                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58965720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60093300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26982375140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18262650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42002970                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16615950940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3553924500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1258648125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352852420875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57583.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58456.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58555.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68915.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43346.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26756764.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1156876.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   4916594.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1361985.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10699387100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1101450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8560452650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1942                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9568612.770340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2499255.421233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          971    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1827375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11974125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             971                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18244330750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9291123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2800460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2800460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2800460                       # number of overall hits
system.cpu.icache.overall_hits::total         2800460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8478                       # number of overall misses
system.cpu.icache.overall_misses::total          8478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    371346875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371346875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    371346875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371346875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2808938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2808938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2808938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2808938                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43801.235551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43801.235551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43801.235551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43801.235551                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         8478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    358423375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    358423375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    358423375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    358423375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42276.878391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42276.878391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42276.878391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42276.878391                       # average overall mshr miss latency
system.cpu.icache.replacements                   8287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2800460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2800460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    371346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2808938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2808938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43801.235551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43801.235551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    358423375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    358423375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42276.878391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42276.878391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.854889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5965726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            682.733577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.854889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5626354                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5626354                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       298300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           298300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       298300                       # number of overall hits
system.cpu.dcache.overall_hits::total          298300                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1281                       # number of overall misses
system.cpu.dcache.overall_misses::total          1281                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97364250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97364250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97364250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97364250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       299581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       299581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       299581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       299581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76006.440281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76006.440281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76006.440281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76006.440281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9750                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74888625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74888625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74888625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74888625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21515000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21515000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003318                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75340.669014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75340.669014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75340.669014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75340.669014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.666667                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.666667                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    994                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       183191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          183191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       183922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       183922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76497.264022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76497.264022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          993                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51869125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51869125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21515000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21515000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76503.134218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76503.134218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21666.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       115109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41444750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41444750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       115659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       115659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75354.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75354.090909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8757                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72846.518987                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       725517                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7582433000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7582433000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10451.075578                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10451.075578                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       114230                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       114230                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       611287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       611287                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7301970742                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7301970742                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11945.241338                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11945.241338                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.468589                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              302702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1506                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            200.997344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.468589                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7003454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7003454                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27535453750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
