EESchema Schematic File Version 2
LIBS:WARG
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ZeroPilot-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 17
Title "Overall Strcture"
Date "2017-05-14"
Rev ""
Comp "WARG"
Comment1 "Author: Stephen Cholvat"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 8050 1550 950  1300
U 591E6415
F0 "PWM 1-12" 60
F1 "PWM_1-12.sch" 60
F2 "PWM_5V" I L 8050 2500 60 
F3 "SW_5V" I L 8050 2700 60 
F4 "PWM[1..12]" I L 8050 1950 60 
F5 "SEL[1..12]" I L 8050 2200 60 
F6 "OC[1..12]" I L 8050 1750 60 
$EndSheet
$Sheet
S 2300 1400 1050 2000
U 5917F3C3
F0 "POWER" 60
F1 "POWER.sch" 60
F2 "PG_EXT" O R 3350 1650 60 
F3 "PG_INT" O R 3350 1850 60 
F4 "5V_INT" O R 3350 2500 60 
F5 "5V_EXT" O R 3350 2700 60 
F6 "3V3" O R 3350 2900 60 
F7 "VBATT" O R 3350 3150 60 
$EndSheet
$Sheet
S 3950 3700 1750 2700
U 5918F046
F0 "Sheet5918F045" 60
F1 "STM32F7 IO.sch" 60
F2 "PPM" I L 3950 3900 60 
F3 "OC[1..12]" O R 5700 3900 60 
F4 "TRACED" I R 5700 4300 60 
F5 "SWDIO" B R 5700 4400 60 
F6 "SWCLK" I R 5700 4500 60 
F7 "TDI" I R 5700 4600 60 
F8 "TDO" I R 5700 4700 60 
F9 "TRACECLK" I R 5700 4200 60 
F10 "NRST" I R 5700 4800 60 
F11 "I2C2_SDA" B R 5700 5300 60 
F12 "I2C2_SCL" B R 5700 5400 60 
F13 "SPI5_MISO" B L 3950 5300 60 
F14 "SPI5_MOSI" B L 3950 5400 60 
F15 "SPI5_SCK" B L 3950 5500 60 
F16 "USART2_TX" O L 3950 4200 60 
F17 "USART2_RX" I L 3950 4300 60 
F18 "SPI1_SCK" B L 3950 4800 60 
F19 "SPI1_MISO" B L 3950 4600 60 
F20 "SPI1_MOSI" B L 3950 4700 60 
F21 "I2C4_SCL" B R 5700 5950 60 
F22 "I2C4_SDA" B R 5700 5850 60 
F23 "UART7_TX" O L 3950 4400 60 
F24 "UART7_RX" I L 3950 4500 60 
F25 "SPI4_SCK" B L 3950 5150 60 
F26 "SPI4_MISO" B L 3950 4950 60 
F27 "SPI4_MOSI" B L 3950 5050 60 
F28 "USART1_RX" I L 3950 4000 60 
F29 "USART1_TX" O L 3950 4100 60 
F30 "USART3_TX" O L 3950 3800 60 
$EndSheet
$Sheet
S 4800 650  1750 1700
U 5919369D
F0 "Safety Switch/PPM Controller" 60
F1 "STM32F0 RELAY.sch" 60
F2 "VDD" I L 4800 900 60 
F3 "PPM" I L 4800 1100 60 
F4 "PWM[1..12]" O R 6550 950 60 
F5 "SEL[1..12]" O R 6550 1350 60 
F6 "I2CSCL" B L 4800 2000 60 
F7 "I2CSDA" B L 4800 2100 60 
F8 "NRST" I R 6550 1850 60 
F9 "SWDIO" B R 6550 1950 60 
F10 "SWCLK" B R 6550 2050 60 
F11 "REC_UART_TX" O L 4800 1600 60 
F12 "REC_UART_RX" I L 4800 1700 60 
F13 "REC_UART_CK" O L 4800 1800 60 
F14 "DBG_UART_RX" I L 4800 1300 60 
F15 "DBG_UART_TX" O L 4800 1400 60 
$EndSheet
Wire Wire Line
	3350 2500 8050 2500
Wire Wire Line
	8050 2700 3350 2700
Wire Wire Line
	4800 900  4250 900 
Wire Bus Line
	6550 950  7600 950 
Wire Bus Line
	7600 950  7600 1950
Wire Bus Line
	7600 1950 8050 1950
Wire Bus Line
	6550 1350 7450 1350
Wire Bus Line
	7450 1350 7450 2200
Wire Bus Line
	7450 2200 8050 2200
Wire Wire Line
	3350 2900 4250 2900
Wire Wire Line
	4250 2900 4250 900 
$EndSCHEMATC
