==27696== Cachegrind, a cache and branch-prediction profiler
==27696== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27696== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27696== Command: ./mser .
==27696== 
--27696-- warning: L3 cache found, using its data for the LL simulation.
--27696-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27696-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27696== 
==27696== Process terminating with default action of signal 15 (SIGTERM)
==27696==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27696==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27696== 
==27696== I   refs:      1,841,916,993
==27696== I1  misses:            2,549
==27696== LLi misses:            1,310
==27696== I1  miss rate:          0.00%
==27696== LLi miss rate:          0.00%
==27696== 
==27696== D   refs:        768,739,070  (520,497,087 rd   + 248,241,983 wr)
==27696== D1  misses:        4,778,371  (  3,087,100 rd   +   1,691,271 wr)
==27696== LLd misses:        1,572,064  (    405,001 rd   +   1,167,063 wr)
==27696== D1  miss rate:           0.6% (        0.6%     +         0.7%  )
==27696== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==27696== 
==27696== LL refs:           4,780,920  (  3,089,649 rd   +   1,691,271 wr)
==27696== LL misses:         1,573,374  (    406,311 rd   +   1,167,063 wr)
==27696== LL miss rate:            0.1% (        0.0%     +         0.5%  )
