
Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f34  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08007138  08007138  00017138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007534  08007534  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007534  08007534  00017534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800753c  0800753c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800753c  0800753c  0001753c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007540  08007540  00017540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007544  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001d4  08007718  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08007718  00020494  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c564  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002052  00000000  00000000  0002c7a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009c8  00000000  00000000  0002e800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000077c  00000000  00000000  0002f1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028585  00000000  00000000  0002f944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d811  00000000  00000000  00057ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f88c4  00000000  00000000  000656da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000369c  00000000  00000000  0015dfa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0016163c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800711c 	.word	0x0800711c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	0800711c 	.word	0x0800711c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	0000      	movs	r0, r0
	...

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b094      	sub	sp, #80	; 0x50
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 fd9e 	bl	8001136 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f8db 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 fa6f 	bl	8000ae0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000602:	f000 fa4f 	bl	8000aa4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000606:	f000 f93d 	bl	8000884 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800060a:	f000 fa1b 	bl	8000a44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	float lv;
	char vin[50];
	uint8_t Buffer_Src[] = { 0, 3, 4, 5, 6, 10, 12, 13 };
 800060e:	4a5e      	ldr	r2, [pc, #376]	; (8000788 <main+0x198>)
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000618:	e883 0003 	stmia.w	r3, {r0, r1}
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {

		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, 8);
 800061c:	2208      	movs	r2, #8
 800061e:	495b      	ldr	r1, [pc, #364]	; (800078c <main+0x19c>)
 8000620:	485b      	ldr	r0, [pc, #364]	; (8000790 <main+0x1a0>)
 8000622:	f000 fe4d 	bl	80012c0 <HAL_ADC_Start_DMA>
		for (int i = 0; i < 8; i++) {
 8000626:	2300      	movs	r3, #0
 8000628:	64fb      	str	r3, [r7, #76]	; 0x4c
 800062a:	e091      	b.n	8000750 <main+0x160>
			//sprintf(vin[i], "%d", adc_val[i]);
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 800062c:	bf00      	nop
 800062e:	4b59      	ldr	r3, [pc, #356]	; (8000794 <main+0x1a4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	69db      	ldr	r3, [r3, #28]
 8000634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000638:	2b40      	cmp	r3, #64	; 0x40
 800063a:	d1f8      	bne.n	800062e <main+0x3e>
			}
			HAL_UART_Transmit(&huart3, (uint8_t*) "CH_", 3, 100);
 800063c:	2364      	movs	r3, #100	; 0x64
 800063e:	2203      	movs	r2, #3
 8000640:	4955      	ldr	r1, [pc, #340]	; (8000798 <main+0x1a8>)
 8000642:	4854      	ldr	r0, [pc, #336]	; (8000794 <main+0x1a4>)
 8000644:	f003 fafe 	bl	8003c44 <HAL_UART_Transmit>
			sprintf(ch, "%d", Buffer_Src[i]);
 8000648:	f107 020c 	add.w	r2, r7, #12
 800064c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800064e:	4413      	add	r3, r2
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	461a      	mov	r2, r3
 8000654:	463b      	mov	r3, r7
 8000656:	4951      	ldr	r1, [pc, #324]	; (800079c <main+0x1ac>)
 8000658:	4618      	mov	r0, r3
 800065a:	f004 fc7b 	bl	8004f54 <siprintf>
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 800065e:	bf00      	nop
 8000660:	4b4c      	ldr	r3, [pc, #304]	; (8000794 <main+0x1a4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800066a:	2b40      	cmp	r3, #64	; 0x40
 800066c:	d1f8      	bne.n	8000660 <main+0x70>
			}
			HAL_UART_Transmit(&huart3, (uint8_t*) ch, strlen(ch), 100);
 800066e:	463b      	mov	r3, r7
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fe35 	bl	80002e0 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	4639      	mov	r1, r7
 800067c:	2364      	movs	r3, #100	; 0x64
 800067e:	4845      	ldr	r0, [pc, #276]	; (8000794 <main+0x1a4>)
 8000680:	f003 fae0 	bl	8003c44 <HAL_UART_Transmit>
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 8000684:	bf00      	nop
 8000686:	4b43      	ldr	r3, [pc, #268]	; (8000794 <main+0x1a4>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	69db      	ldr	r3, [r3, #28]
 800068c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000690:	2b40      	cmp	r3, #64	; 0x40
 8000692:	d1f8      	bne.n	8000686 <main+0x96>
			}
			HAL_UART_Transmit(&huart3, (uint8_t*) " = ", 3, 100);
 8000694:	2364      	movs	r3, #100	; 0x64
 8000696:	2203      	movs	r2, #3
 8000698:	4941      	ldr	r1, [pc, #260]	; (80007a0 <main+0x1b0>)
 800069a:	483e      	ldr	r0, [pc, #248]	; (8000794 <main+0x1a4>)
 800069c:	f003 fad2 	bl	8003c44 <HAL_UART_Transmit>
//			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
//			}
//			HAL_UART_Transmit(&huart3, (uint8_t*) vin[i], strlen(vin[i]), 100);
			displayHEX(adc_val[i]);
 80006a0:	4a3a      	ldr	r2, [pc, #232]	; (800078c <main+0x19c>)
 80006a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80006a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 fa93 	bl	8000bd4 <displayHEX>
			lv = (float)adc_val[i] * (3.3/4095);
 80006ae:	4a37      	ldr	r2, [pc, #220]	; (800078c <main+0x19c>)
 80006b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80006b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006b6:	ee07 3a90 	vmov	s15, r3
 80006ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006c2:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 8000780 <main+0x190>
 80006c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006ce:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			sprintf (vin,"%.2f",lv);
 80006d2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80006d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80006da:	f107 0014 	add.w	r0, r7, #20
 80006de:	ec53 2b17 	vmov	r2, r3, d7
 80006e2:	4930      	ldr	r1, [pc, #192]	; (80007a4 <main+0x1b4>)
 80006e4:	f004 fc36 	bl	8004f54 <siprintf>
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 80006e8:	bf00      	nop
 80006ea:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <main+0x1a4>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	69db      	ldr	r3, [r3, #28]
 80006f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006f4:	2b40      	cmp	r3, #64	; 0x40
 80006f6:	d1f8      	bne.n	80006ea <main+0xfa>
						}
			HAL_UART_Transmit(&huart3, (uint8_t *) "\tVin = ", 7, 100);
 80006f8:	2364      	movs	r3, #100	; 0x64
 80006fa:	2207      	movs	r2, #7
 80006fc:	492a      	ldr	r1, [pc, #168]	; (80007a8 <main+0x1b8>)
 80006fe:	4825      	ldr	r0, [pc, #148]	; (8000794 <main+0x1a4>)
 8000700:	f003 faa0 	bl	8003c44 <HAL_UART_Transmit>
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 8000704:	bf00      	nop
 8000706:	4b23      	ldr	r3, [pc, #140]	; (8000794 <main+0x1a4>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	69db      	ldr	r3, [r3, #28]
 800070c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000710:	2b40      	cmp	r3, #64	; 0x40
 8000712:	d1f8      	bne.n	8000706 <main+0x116>
						}
			HAL_UART_Transmit(&huart3, (uint8_t *) vin, strlen(vin), 100);
 8000714:	f107 0314 	add.w	r3, r7, #20
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff fde1 	bl	80002e0 <strlen>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	f107 0114 	add.w	r1, r7, #20
 8000726:	2364      	movs	r3, #100	; 0x64
 8000728:	481a      	ldr	r0, [pc, #104]	; (8000794 <main+0x1a4>)
 800072a:	f003 fa8b 	bl	8003c44 <HAL_UART_Transmit>
			while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 800072e:	bf00      	nop
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <main+0x1a4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800073a:	2b40      	cmp	r3, #64	; 0x40
 800073c:	d1f8      	bne.n	8000730 <main+0x140>
			}
			HAL_UART_Transmit(&huart3, (uint8_t*) "\n", 1, 100);
 800073e:	2364      	movs	r3, #100	; 0x64
 8000740:	2201      	movs	r2, #1
 8000742:	491a      	ldr	r1, [pc, #104]	; (80007ac <main+0x1bc>)
 8000744:	4813      	ldr	r0, [pc, #76]	; (8000794 <main+0x1a4>)
 8000746:	f003 fa7d 	bl	8003c44 <HAL_UART_Transmit>
		for (int i = 0; i < 8; i++) {
 800074a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800074c:	3301      	adds	r3, #1
 800074e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000752:	2b07      	cmp	r3, #7
 8000754:	f77f af6a 	ble.w	800062c <main+0x3c>
		}
		while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 8000758:	bf00      	nop
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <main+0x1a4>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	69db      	ldr	r3, [r3, #28]
 8000760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000764:	2b40      	cmp	r3, #64	; 0x40
 8000766:	d1f8      	bne.n	800075a <main+0x16a>
		}
		HAL_UART_Transmit(&huart3,
 8000768:	2364      	movs	r3, #100	; 0x64
 800076a:	2233      	movs	r2, #51	; 0x33
 800076c:	4910      	ldr	r1, [pc, #64]	; (80007b0 <main+0x1c0>)
 800076e:	4809      	ldr	r0, [pc, #36]	; (8000794 <main+0x1a4>)
 8000770:	f003 fa68 	bl	8003c44 <HAL_UART_Transmit>
				(uint8_t*) "--------------------------------------------------\n",
				51, 100);
		HAL_Delay(500);
 8000774:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000778:	f000 fd3a 	bl	80011f0 <HAL_Delay>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, 8);
 800077c:	e74e      	b.n	800061c <main+0x2c>
 800077e:	bf00      	nop
 8000780:	e734d9b4 	.word	0xe734d9b4
 8000784:	3f4a680c 	.word	0x3f4a680c
 8000788:	0800718c 	.word	0x0800718c
 800078c:	20000320 	.word	0x20000320
 8000790:	200001f0 	.word	0x200001f0
 8000794:	20000298 	.word	0x20000298
 8000798:	08007138 	.word	0x08007138
 800079c:	0800713c 	.word	0x0800713c
 80007a0:	08007140 	.word	0x08007140
 80007a4:	08007144 	.word	0x08007144
 80007a8:	0800714c 	.word	0x0800714c
 80007ac:	08007154 	.word	0x08007154
 80007b0:	08007158 	.word	0x08007158

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b094      	sub	sp, #80	; 0x50
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	2234      	movs	r2, #52	; 0x34
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f004 fc29 	bl	800501a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	f107 0308 	add.w	r3, r7, #8
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d8:	4b28      	ldr	r3, [pc, #160]	; (800087c <SystemClock_Config+0xc8>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007dc:	4a27      	ldr	r2, [pc, #156]	; (800087c <SystemClock_Config+0xc8>)
 80007de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e2:	6413      	str	r3, [r2, #64]	; 0x40
 80007e4:	4b25      	ldr	r3, [pc, #148]	; (800087c <SystemClock_Config+0xc8>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007f0:	4b23      	ldr	r3, [pc, #140]	; (8000880 <SystemClock_Config+0xcc>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007f8:	4a21      	ldr	r2, [pc, #132]	; (8000880 <SystemClock_Config+0xcc>)
 80007fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007fe:	6013      	str	r3, [r2, #0]
 8000800:	4b1f      	ldr	r3, [pc, #124]	; (8000880 <SystemClock_Config+0xcc>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000808:	603b      	str	r3, [r7, #0]
 800080a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800080c:	2302      	movs	r3, #2
 800080e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000810:	2301      	movs	r3, #1
 8000812:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000814:	2310      	movs	r3, #16
 8000816:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000818:	2302      	movs	r3, #2
 800081a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800081c:	2300      	movs	r3, #0
 800081e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000820:	2308      	movs	r3, #8
 8000822:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000824:	2360      	movs	r3, #96	; 0x60
 8000826:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8000828:	2306      	movs	r3, #6
 800082a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800082c:	2302      	movs	r3, #2
 800082e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000830:	2302      	movs	r3, #2
 8000832:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	4618      	mov	r0, r3
 800083a:	f002 f8f9 	bl	8002a30 <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000844:	f000 fa2a 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084c:	2302      	movs	r3, #2
 800084e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000850:	2380      	movs	r3, #128	; 0x80
 8000852:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800085c:	f107 0308 	add.w	r3, r7, #8
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f002 fb92 	bl	8002f8c <HAL_RCC_ClockConfig>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800086e:	f000 fa15 	bl	8000c9c <Error_Handler>
  }
}
 8000872:	bf00      	nop
 8000874:	3750      	adds	r7, #80	; 0x50
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800
 8000880:	40007000 	.word	0x40007000

08000884 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08c      	sub	sp, #48	; 0x30
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088a:	f107 0320 	add.w	r3, r7, #32
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000898:	463b      	mov	r3, r7
 800089a:	2220      	movs	r2, #32
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f004 fbbb 	bl	800501a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008a4:	4b63      	ldr	r3, [pc, #396]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008a6:	4a64      	ldr	r2, [pc, #400]	; (8000a38 <MX_ADC1_Init+0x1b4>)
 80008a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008aa:	4b62      	ldr	r3, [pc, #392]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008b0:	4b60      	ldr	r3, [pc, #384]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008b6:	4b5f      	ldr	r3, [pc, #380]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008bc:	4b5d      	ldr	r3, [pc, #372]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008be:	2200      	movs	r2, #0
 80008c0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008c2:	4b5c      	ldr	r3, [pc, #368]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ca:	4b5a      	ldr	r3, [pc, #360]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008d0:	4b58      	ldr	r3, [pc, #352]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008d2:	4a5a      	ldr	r2, [pc, #360]	; (8000a3c <MX_ADC1_Init+0x1b8>)
 80008d4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008d6:	4b57      	ldr	r3, [pc, #348]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008d8:	2200      	movs	r2, #0
 80008da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80008dc:	4b55      	ldr	r3, [pc, #340]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008de:	2208      	movs	r2, #8
 80008e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008e2:	4b54      	ldr	r3, [pc, #336]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008ea:	4b52      	ldr	r3, [pc, #328]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f0:	4850      	ldr	r0, [pc, #320]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80008f2:	f000 fca1 	bl	8001238 <HAL_ADC_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80008fc:	f000 f9ce 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000904:	2301      	movs	r3, #1
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800090c:	f107 0320 	add.w	r3, r7, #32
 8000910:	4619      	mov	r1, r3
 8000912:	4848      	ldr	r0, [pc, #288]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 8000914:	f000 fdd8 	bl	80014c8 <HAL_ADC_ConfigChannel>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800091e:	f000 f9bd 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000922:	2303      	movs	r3, #3
 8000924:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000926:	2302      	movs	r3, #2
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092a:	f107 0320 	add.w	r3, r7, #32
 800092e:	4619      	mov	r1, r3
 8000930:	4840      	ldr	r0, [pc, #256]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 8000932:	f000 fdc9 	bl	80014c8 <HAL_ADC_ConfigChannel>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 800093c:	f000 f9ae 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000940:	2304      	movs	r3, #4
 8000942:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000944:	2303      	movs	r3, #3
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4619      	mov	r1, r3
 800094e:	4839      	ldr	r0, [pc, #228]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 8000950:	f000 fdba 	bl	80014c8 <HAL_ADC_ConfigChannel>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800095a:	f000 f99f 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800095e:	2305      	movs	r3, #5
 8000960:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000962:	2304      	movs	r3, #4
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000966:	f107 0320 	add.w	r3, r7, #32
 800096a:	4619      	mov	r1, r3
 800096c:	4831      	ldr	r0, [pc, #196]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 800096e:	f000 fdab 	bl	80014c8 <HAL_ADC_ConfigChannel>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000978:	f000 f990 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800097c:	2306      	movs	r3, #6
 800097e:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000980:	2305      	movs	r3, #5
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000984:	f107 0320 	add.w	r3, r7, #32
 8000988:	4619      	mov	r1, r3
 800098a:	482a      	ldr	r0, [pc, #168]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 800098c:	f000 fd9c 	bl	80014c8 <HAL_ADC_ConfigChannel>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000996:	f000 f981 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800099a:	230a      	movs	r3, #10
 800099c:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800099e:	2306      	movs	r3, #6
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a2:	f107 0320 	add.w	r3, r7, #32
 80009a6:	4619      	mov	r1, r3
 80009a8:	4822      	ldr	r0, [pc, #136]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80009aa:	f000 fd8d 	bl	80014c8 <HAL_ADC_ConfigChannel>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80009b4:	f000 f972 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80009b8:	230c      	movs	r3, #12
 80009ba:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80009bc:	2307      	movs	r3, #7
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c0:	f107 0320 	add.w	r3, r7, #32
 80009c4:	4619      	mov	r1, r3
 80009c6:	481b      	ldr	r0, [pc, #108]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80009c8:	f000 fd7e 	bl	80014c8 <HAL_ADC_ConfigChannel>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80009d2:	f000 f963 	bl	8000c9c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80009d6:	230d      	movs	r3, #13
 80009d8:	623b      	str	r3, [r7, #32]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009da:	2308      	movs	r3, #8
 80009dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009de:	f107 0320 	add.w	r3, r7, #32
 80009e2:	4619      	mov	r1, r3
 80009e4:	4813      	ldr	r0, [pc, #76]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 80009e6:	f000 fd6f 	bl	80014c8 <HAL_ADC_ConfigChannel>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80009f0:	f000 f954 	bl	8000c9c <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 80009fc:	2301      	movs	r3, #1
 80009fe:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a00:	2300      	movs	r3, #0
 8000a02:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <MX_ADC1_Init+0x1bc>)
 8000a0a:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_ADC1_Init+0x1b0>)
 8000a1e:	f001 f825 	bl	8001a6c <HAL_ADCEx_InjectedConfigChannel>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8000a28:	f000 f938 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	3730      	adds	r7, #48	; 0x30
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200001f0 	.word	0x200001f0
 8000a38:	40012000 	.word	0x40012000
 8000a3c:	0f000001 	.word	0x0f000001
 8000a40:	000f0001 	.word	0x000f0001

08000a44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a48:	4b14      	ldr	r3, [pc, #80]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a4a:	4a15      	ldr	r2, [pc, #84]	; (8000aa0 <MX_USART3_UART_Init+0x5c>)
 8000a4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a56:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a7a:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_USART3_UART_Init+0x58>)
 8000a88:	f003 f88e 	bl	8003ba8 <HAL_UART_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000a92:	f000 f903 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000298 	.word	0x20000298
 8000aa0:	40004800 	.word	0x40004800

08000aa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <MX_DMA_Init+0x38>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a0b      	ldr	r2, [pc, #44]	; (8000adc <MX_DMA_Init+0x38>)
 8000ab0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <MX_DMA_Init+0x38>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	2038      	movs	r0, #56	; 0x38
 8000ac8:	f001 fa3d 	bl	8001f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000acc:	2038      	movs	r0, #56	; 0x38
 8000ace:	f001 fa56 	bl	8001f7e <HAL_NVIC_EnableIRQ>

}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800

08000ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
 8000af4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af6:	4b23      	ldr	r3, [pc, #140]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a22      	ldr	r2, [pc, #136]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000afc:	f043 0304 	orr.w	r3, r3, #4
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b20      	ldr	r3, [pc, #128]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0304 	and.w	r3, r3, #4
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	4b1d      	ldr	r3, [pc, #116]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a1c      	ldr	r2, [pc, #112]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a16      	ldr	r2, [pc, #88]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b42:	4a10      	ldr	r2, [pc, #64]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	6313      	str	r3, [r2, #48]	; 0x30
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <MX_GPIO_Init+0xa4>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2180      	movs	r1, #128	; 0x80
 8000b5a:	480b      	ldr	r0, [pc, #44]	; (8000b88 <MX_GPIO_Init+0xa8>)
 8000b5c:	f001 ff4e 	bl	80029fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b60:	2380      	movs	r3, #128	; 0x80
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	4804      	ldr	r0, [pc, #16]	; (8000b88 <MX_GPIO_Init+0xa8>)
 8000b78:	f001 fd94 	bl	80026a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3728      	adds	r7, #40	; 0x28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40023800 	.word	0x40023800
 8000b88:	40020400 	.word	0x40020400

08000b8c <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000b94:	2201      	movs	r2, #1
 8000b96:	2180      	movs	r1, #128	; 0x80
 8000b98:	4804      	ldr	r0, [pc, #16]	; (8000bac <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000b9a:	f001 ff2f 	bl	80029fc <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000b9e:	20c8      	movs	r0, #200	; 0xc8
 8000ba0:	f000 fb26 	bl	80011f0 <HAL_Delay>
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40020400 	.word	0x40020400

08000bb0 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2180      	movs	r1, #128	; 0x80
 8000bbc:	4804      	ldr	r0, [pc, #16]	; (8000bd0 <HAL_ADC_ConvCpltCallback+0x20>)
 8000bbe:	f001 ff1d 	bl	80029fc <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000bc2:	20c8      	movs	r0, #200	; 0xc8
 8000bc4:	f000 fb14 	bl	80011f0 <HAL_Delay>
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40020400 	.word	0x40020400

08000bd4 <displayHEX>:

void displayHEX(uint32_t num) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b09e      	sub	sp, #120	; 0x78
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	char op[50];
	char op2[50] = "";
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	f107 0310 	add.w	r3, r7, #16
 8000be4:	222e      	movs	r2, #46	; 0x2e
 8000be6:	2100      	movs	r1, #0
 8000be8:	4618      	mov	r0, r3
 8000bea:	f004 fa16 	bl	800501a <memset>
	sprintf(op, "%x", num);
 8000bee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	4925      	ldr	r1, [pc, #148]	; (8000c8c <displayHEX+0xb8>)
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f004 f9ac 	bl	8004f54 <siprintf>
	strcat(op2, "0x");
 8000bfc:	f107 030c 	add.w	r3, r7, #12
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fb6d 	bl	80002e0 <strlen>
 8000c06:	4603      	mov	r3, r0
 8000c08:	461a      	mov	r2, r3
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	4413      	add	r3, r2
 8000c10:	4a1f      	ldr	r2, [pc, #124]	; (8000c90 <displayHEX+0xbc>)
 8000c12:	8811      	ldrh	r1, [r2, #0]
 8000c14:	7892      	ldrb	r2, [r2, #2]
 8000c16:	8019      	strh	r1, [r3, #0]
 8000c18:	709a      	strb	r2, [r3, #2]
	for (int i = 0; i < 8 - strlen(op); i++) {
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	677b      	str	r3, [r7, #116]	; 0x74
 8000c1e:	e011      	b.n	8000c44 <displayHEX+0x70>
		strcat(op2, "0");
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fb5b 	bl	80002e0 <strlen>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	f107 030c 	add.w	r3, r7, #12
 8000c32:	4413      	add	r3, r2
 8000c34:	4917      	ldr	r1, [pc, #92]	; (8000c94 <displayHEX+0xc0>)
 8000c36:	461a      	mov	r2, r3
 8000c38:	460b      	mov	r3, r1
 8000c3a:	881b      	ldrh	r3, [r3, #0]
 8000c3c:	8013      	strh	r3, [r2, #0]
	for (int i = 0; i < 8 - strlen(op); i++) {
 8000c3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000c40:	3301      	adds	r3, #1
 8000c42:	677b      	str	r3, [r7, #116]	; 0x74
 8000c44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fb49 	bl	80002e0 <strlen>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	f1c3 0208 	rsb	r2, r3, #8
 8000c54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d8e2      	bhi.n	8000c20 <displayHEX+0x4c>
	}
	strcat(op2, op);
 8000c5a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	4611      	mov	r1, r2
 8000c64:	4618      	mov	r0, r3
 8000c66:	f004 f9e0 	bl	800502a <strcat>
	HAL_UART_Transmit(&huart3, (uint8_t*) op2, strlen(op2), 100);
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fb36 	bl	80002e0 <strlen>
 8000c74:	4603      	mov	r3, r0
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	f107 010c 	add.w	r1, r7, #12
 8000c7c:	2364      	movs	r3, #100	; 0x64
 8000c7e:	4806      	ldr	r0, [pc, #24]	; (8000c98 <displayHEX+0xc4>)
 8000c80:	f002 ffe0 	bl	8003c44 <HAL_UART_Transmit>
}
 8000c84:	bf00      	nop
 8000c86:	3778      	adds	r7, #120	; 0x78
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	08007194 	.word	0x08007194
 8000c90:	08007198 	.word	0x08007198
 8000c94:	0800719c 	.word	0x0800719c
 8000c98:	20000298 	.word	0x20000298

08000c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ca4:	e7fe      	b.n	8000ca4 <Error_Handler+0x8>
	...

08000ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000cae:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <HAL_MspInit+0x44>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <HAL_MspInit+0x44>)
 8000cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <HAL_MspInit+0x44>)
 8000cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <HAL_MspInit+0x44>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cca:	4a08      	ldr	r2, [pc, #32]	; (8000cec <HAL_MspInit+0x44>)
 8000ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_MspInit+0x44>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cda:	603b      	str	r3, [r7, #0]
 8000cdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000cde:	2005      	movs	r0, #5
 8000ce0:	f001 f926 	bl	8001f30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40023800 	.word	0x40023800

08000cf0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08a      	sub	sp, #40	; 0x28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a39      	ldr	r2, [pc, #228]	; (8000df4 <HAL_ADC_MspInit+0x104>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d16b      	bne.n	8000dea <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d12:	4b39      	ldr	r3, [pc, #228]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d16:	4a38      	ldr	r2, [pc, #224]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d1e:	4b36      	ldr	r3, [pc, #216]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2a:	4b33      	ldr	r3, [pc, #204]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	4a32      	ldr	r2, [pc, #200]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d30:	f043 0304 	orr.w	r3, r3, #4
 8000d34:	6313      	str	r3, [r2, #48]	; 0x30
 8000d36:	4b30      	ldr	r3, [pc, #192]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	f003 0304 	and.w	r3, r3, #4
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d42:	4b2d      	ldr	r3, [pc, #180]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a2c      	ldr	r2, [pc, #176]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b2a      	ldr	r3, [pc, #168]	; (8000df8 <HAL_ADC_MspInit+0x108>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000d5a:	230d      	movs	r3, #13
 8000d5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4823      	ldr	r0, [pc, #140]	; (8000dfc <HAL_ADC_MspInit+0x10c>)
 8000d6e:	f001 fc99 	bl	80026a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000d72:	2379      	movs	r3, #121	; 0x79
 8000d74:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d76:	2303      	movs	r3, #3
 8000d78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4619      	mov	r1, r3
 8000d84:	481e      	ldr	r0, [pc, #120]	; (8000e00 <HAL_ADC_MspInit+0x110>)
 8000d86:	f001 fc8d 	bl	80026a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000d8a:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000d8c:	4a1e      	ldr	r2, [pc, #120]	; (8000e08 <HAL_ADC_MspInit+0x118>)
 8000d8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d96:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d9c:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000da2:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000da8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000daa:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000dac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000db0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000db4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000db8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000dbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dc0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dce:	480d      	ldr	r0, [pc, #52]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000dd0:	f001 f8f0 	bl	8001fb4 <HAL_DMA_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8000dda:	f7ff ff5f 	bl	8000c9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a08      	ldr	r2, [pc, #32]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000de2:	639a      	str	r2, [r3, #56]	; 0x38
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <HAL_ADC_MspInit+0x114>)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000dea:	bf00      	nop
 8000dec:	3728      	adds	r7, #40	; 0x28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40012000 	.word	0x40012000
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	40020800 	.word	0x40020800
 8000e00:	40020000 	.word	0x40020000
 8000e04:	20000238 	.word	0x20000238
 8000e08:	40026410 	.word	0x40026410

08000e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b0ae      	sub	sp, #184	; 0xb8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	2290      	movs	r2, #144	; 0x90
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f004 f8f4 	bl	800501a <memset>
  if(huart->Instance==USART3)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a22      	ldr	r2, [pc, #136]	; (8000ec0 <HAL_UART_MspInit+0xb4>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d13c      	bne.n	8000eb6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e40:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f002 fa84 	bl	8003358 <HAL_RCCEx_PeriphCLKConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e56:	f7ff ff21 	bl	8000c9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	4a19      	ldr	r2, [pc, #100]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e64:	6413      	str	r3, [r2, #64]	; 0x40
 8000e66:	4b17      	ldr	r3, [pc, #92]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e72:	4b14      	ldr	r3, [pc, #80]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	4a13      	ldr	r2, [pc, #76]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e78:	f043 0308 	orr.w	r3, r3, #8
 8000e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7e:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <HAL_UART_MspInit+0xb8>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ea4:	2307      	movs	r3, #7
 8000ea6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eaa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <HAL_UART_MspInit+0xbc>)
 8000eb2:	f001 fbf7 	bl	80026a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000eb6:	bf00      	nop
 8000eb8:	37b8      	adds	r7, #184	; 0xb8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40004800 	.word	0x40004800
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40020c00 	.word	0x40020c00

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000ed0:	e7fe      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <HardFault_Handler+0x4>

08000ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <MemManage_Handler+0x4>

08000ede <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <BusFault_Handler+0x4>

08000ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <UsageFault_Handler+0x4>

08000eea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f18:	f000 f94a 	bl	80011b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <DMA2_Stream0_IRQHandler+0x10>)
 8000f26:	f001 f953 	bl	80021d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000238 	.word	0x20000238

08000f34 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
	return 1;
 8000f38:	2301      	movs	r3, #1
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <_kill>:

int _kill(int pid, int sig) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 8000f4e:	f004 f8c5 	bl	80050dc <__errno>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2216      	movs	r2, #22
 8000f56:	601a      	str	r2, [r3, #0]
	return -1;
 8000f58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <_exit>:

void _exit(int status) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ffe7 	bl	8000f44 <_kill>
	while (1) {
 8000f76:	e7fe      	b.n	8000f76 <_exit+0x12>

08000f78 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	e00a      	b.n	8000fa0 <_read+0x28>
		*ptr++ = __io_getchar();
 8000f8a:	f3af 8000 	nop.w
 8000f8e:	4601      	mov	r1, r0
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	1c5a      	adds	r2, r3, #1
 8000f94:	60ba      	str	r2, [r7, #8]
 8000f96:	b2ca      	uxtb	r2, r1
 8000f98:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	dbf0      	blt.n	8000f8a <_read+0x12>
	}

	return len;
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b086      	sub	sp, #24
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	e009      	b.n	8000fd8 <_write+0x26>
		__io_putchar(*ptr++);
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	60ba      	str	r2, [r7, #8]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	dbf1      	blt.n	8000fc4 <_write+0x12>
	}
	return len;
 8000fe0:	687b      	ldr	r3, [r7, #4]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <_close>:

int _close(int file) {
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_fstat>:

int _fstat(int file, struct stat *st) {
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001012:	605a      	str	r2, [r3, #4]
	return 0;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <_isatty>:

int _isatty(int file) {
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 800102a:	2301      	movs	r3, #1
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 800105c:	4a14      	ldr	r2, [pc, #80]	; (80010b0 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <_sbrk+0x64>)
 8001072:	4a12      	ldr	r2, [pc, #72]	; (80010bc <_sbrk+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	429a      	cmp	r2, r3
 8001082:	d207      	bcs.n	8001094 <_sbrk+0x40>
		errno = ENOMEM;
 8001084:	f004 f82a 	bl	80050dc <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	220c      	movs	r2, #12
 800108c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e009      	b.n	80010a8 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <_sbrk+0x64>)
 80010a4:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80010a6:	68fb      	ldr	r3, [r7, #12]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20080000 	.word	0x20080000
 80010b4:	00000400 	.word	0x00000400
 80010b8:	20000340 	.word	0x20000340
 80010bc:	20000498 	.word	0x20000498

080010c0 <SystemInit>:
 *         Initialize the Embedded Flash Interface, the PLL and update the 
 *         SystemFrequency variable.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <SystemInit+0x20>)
 80010c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ca:	4a05      	ldr	r2, [pc, #20]	; (80010e0 <SystemInit+0x20>)
 80010cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800111c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010e8:	480d      	ldr	r0, [pc, #52]	; (8001120 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010ea:	490e      	ldr	r1, [pc, #56]	; (8001124 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010ec:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a0b      	ldr	r2, [pc, #44]	; (800112c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001100:	4c0b      	ldr	r4, [pc, #44]	; (8001130 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800110e:	f7ff ffd7 	bl	80010c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001112:	f003 ffe9 	bl	80050e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001116:	f7ff fa6b 	bl	80005f0 <main>
  bx  lr    
 800111a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800111c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001124:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001128:	08007544 	.word	0x08007544
  ldr r2, =_sbss
 800112c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001130:	20000494 	.word	0x20000494

08001134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC_IRQHandler>

08001136 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113a:	2003      	movs	r0, #3
 800113c:	f000 fef8 	bl	8001f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001140:	2000      	movs	r0, #0
 8001142:	f000 f805 	bl	8001150 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001146:	f7ff fdaf 	bl	8000ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800114a:	2300      	movs	r3, #0
}
 800114c:	4618      	mov	r0, r3
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <HAL_InitTick+0x54>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <HAL_InitTick+0x58>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001166:	fbb3 f3f1 	udiv	r3, r3, r1
 800116a:	fbb2 f3f3 	udiv	r3, r2, r3
 800116e:	4618      	mov	r0, r3
 8001170:	f000 ff13 	bl	8001f9a <HAL_SYSTICK_Config>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e00e      	b.n	800119c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b0f      	cmp	r3, #15
 8001182:	d80a      	bhi.n	800119a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001184:	2200      	movs	r2, #0
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f000 fedb 	bl	8001f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001190:	4a06      	ldr	r2, [pc, #24]	; (80011ac <HAL_InitTick+0x5c>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001196:	2300      	movs	r3, #0
 8001198:	e000      	b.n	800119c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
}
 800119c:	4618      	mov	r0, r3
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000008 	.word	0x20000008
 80011ac:	20000004 	.word	0x20000004

080011b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <HAL_IncTick+0x20>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_IncTick+0x24>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4413      	add	r3, r2
 80011c0:	4a04      	ldr	r2, [pc, #16]	; (80011d4 <HAL_IncTick+0x24>)
 80011c2:	6013      	str	r3, [r2, #0]
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	20000008 	.word	0x20000008
 80011d4:	20000344 	.word	0x20000344

080011d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  return uwTick;
 80011dc:	4b03      	ldr	r3, [pc, #12]	; (80011ec <HAL_GetTick+0x14>)
 80011de:	681b      	ldr	r3, [r3, #0]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	20000344 	.word	0x20000344

080011f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011f8:	f7ff ffee 	bl	80011d8 <HAL_GetTick>
 80011fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001208:	d005      	beq.n	8001216 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800120a:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <HAL_Delay+0x44>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	461a      	mov	r2, r3
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4413      	add	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001216:	bf00      	nop
 8001218:	f7ff ffde 	bl	80011d8 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	429a      	cmp	r2, r3
 8001226:	d8f7      	bhi.n	8001218 <HAL_Delay+0x28>
  {
  }
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000008 	.word	0x20000008

08001238 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e031      	b.n	80012b2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	2b00      	cmp	r3, #0
 8001254:	d109      	bne.n	800126a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff fd4a 	bl	8000cf0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	f003 0310 	and.w	r3, r3, #16
 8001272:	2b00      	cmp	r3, #0
 8001274:	d116      	bne.n	80012a4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_ADC_Init+0x84>)
 800127c:	4013      	ands	r3, r2
 800127e:	f043 0202 	orr.w	r2, r3, #2
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f000 fa74 	bl	8001774 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	f023 0303 	bic.w	r3, r3, #3
 800129a:	f043 0201 	orr.w	r2, r3, #1
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	641a      	str	r2, [r3, #64]	; 0x40
 80012a2:	e001      	b.n	80012a8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	ffffeefd 	.word	0xffffeefd

080012c0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d101      	bne.n	80012de <HAL_ADC_Start_DMA+0x1e>
 80012da:	2302      	movs	r3, #2
 80012dc:	e0d4      	b.n	8001488 <HAL_ADC_Start_DMA+0x1c8>
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d018      	beq.n	8001326 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f042 0201 	orr.w	r2, r2, #1
 8001302:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001304:	4b62      	ldr	r3, [pc, #392]	; (8001490 <HAL_ADC_Start_DMA+0x1d0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a62      	ldr	r2, [pc, #392]	; (8001494 <HAL_ADC_Start_DMA+0x1d4>)
 800130a:	fba2 2303 	umull	r2, r3, r2, r3
 800130e:	0c9a      	lsrs	r2, r3, #18
 8001310:	4613      	mov	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001318:	e002      	b.n	8001320 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	3b01      	subs	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1f9      	bne.n	800131a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	f040 809c 	bne.w	800146e <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800133a:	4b57      	ldr	r3, [pc, #348]	; (8001498 <HAL_ADC_Start_DMA+0x1d8>)
 800133c:	4013      	ands	r3, r2
 800133e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001350:	2b00      	cmp	r3, #0
 8001352:	d007      	beq.n	8001364 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800135c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001368:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800136c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001370:	d106      	bne.n	8001380 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	f023 0206 	bic.w	r2, r3, #6
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	645a      	str	r2, [r3, #68]	; 0x44
 800137e:	e002      	b.n	8001386 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2200      	movs	r2, #0
 8001384:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001392:	4a42      	ldr	r2, [pc, #264]	; (800149c <HAL_ADC_Start_DMA+0x1dc>)
 8001394:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800139a:	4a41      	ldr	r2, [pc, #260]	; (80014a0 <HAL_ADC_Start_DMA+0x1e0>)
 800139c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013a2:	4a40      	ldr	r2, [pc, #256]	; (80014a4 <HAL_ADC_Start_DMA+0x1e4>)
 80013a4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80013be:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013ce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	334c      	adds	r3, #76	; 0x4c
 80013da:	4619      	mov	r1, r3
 80013dc:	68ba      	ldr	r2, [r7, #8]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f000 fe96 	bl	8002110 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80013e4:	4b30      	ldr	r3, [pc, #192]	; (80014a8 <HAL_ADC_Start_DMA+0x1e8>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f003 031f 	and.w	r3, r3, #31
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d10f      	bne.n	8001410 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d143      	bne.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	e03a      	b.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a25      	ldr	r2, [pc, #148]	; (80014ac <HAL_ADC_Start_DMA+0x1ec>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d10e      	bne.n	8001438 <HAL_ADC_Start_DMA+0x178>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d107      	bne.n	8001438 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	689a      	ldr	r2, [r3, #8]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001436:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <HAL_ADC_Start_DMA+0x1e8>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 0310 	and.w	r3, r3, #16
 8001440:	2b00      	cmp	r3, #0
 8001442:	d120      	bne.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a19      	ldr	r2, [pc, #100]	; (80014b0 <HAL_ADC_Start_DMA+0x1f0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d11b      	bne.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d114      	bne.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689a      	ldr	r2, [r3, #8]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	e00b      	b.n	8001486 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f043 0210 	orr.w	r2, r3, #16
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f043 0201 	orr.w	r2, r3, #1
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000000 	.word	0x20000000
 8001494:	431bde83 	.word	0x431bde83
 8001498:	fffff8fe 	.word	0xfffff8fe
 800149c:	08001969 	.word	0x08001969
 80014a0:	08001a23 	.word	0x08001a23
 80014a4:	08001a3f 	.word	0x08001a3f
 80014a8:	40012300 	.word	0x40012300
 80014ac:	40012000 	.word	0x40012000
 80014b0:	40012200 	.word	0x40012200

080014b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d101      	bne.n	80014e4 <HAL_ADC_ConfigChannel+0x1c>
 80014e0:	2302      	movs	r3, #2
 80014e2:	e136      	b.n	8001752 <HAL_ADC_ConfigChannel+0x28a>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2201      	movs	r2, #1
 80014e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b09      	cmp	r3, #9
 80014f2:	d93a      	bls.n	800156a <HAL_ADC_ConfigChannel+0xa2>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80014fc:	d035      	beq.n	800156a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68d9      	ldr	r1, [r3, #12]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	b29b      	uxth	r3, r3
 800150a:	461a      	mov	r2, r3
 800150c:	4613      	mov	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	3b1e      	subs	r3, #30
 8001514:	2207      	movs	r2, #7
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43da      	mvns	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	400a      	ands	r2, r1
 8001522:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a8d      	ldr	r2, [pc, #564]	; (8001760 <HAL_ADC_ConfigChannel+0x298>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10a      	bne.n	8001544 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68d9      	ldr	r1, [r3, #12]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	061a      	lsls	r2, r3, #24
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001542:	e035      	b.n	80015b0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	68d9      	ldr	r1, [r3, #12]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	689a      	ldr	r2, [r3, #8]
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	4618      	mov	r0, r3
 8001556:	4603      	mov	r3, r0
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4403      	add	r3, r0
 800155c:	3b1e      	subs	r3, #30
 800155e:	409a      	lsls	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	430a      	orrs	r2, r1
 8001566:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001568:	e022      	b.n	80015b0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	6919      	ldr	r1, [r3, #16]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	b29b      	uxth	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	2207      	movs	r2, #7
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43da      	mvns	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	400a      	ands	r2, r1
 800158c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6919      	ldr	r1, [r3, #16]
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	b29b      	uxth	r3, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	4603      	mov	r3, r0
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4403      	add	r3, r0
 80015a6:	409a      	lsls	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	430a      	orrs	r2, r1
 80015ae:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d824      	bhi.n	8001602 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	3b05      	subs	r3, #5
 80015ca:	221f      	movs	r2, #31
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	43da      	mvns	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	400a      	ands	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	4618      	mov	r0, r3
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	3b05      	subs	r3, #5
 80015f4:	fa00 f203 	lsl.w	r2, r0, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	635a      	str	r2, [r3, #52]	; 0x34
 8001600:	e04c      	b.n	800169c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b0c      	cmp	r3, #12
 8001608:	d824      	bhi.n	8001654 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	3b23      	subs	r3, #35	; 0x23
 800161c:	221f      	movs	r2, #31
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43da      	mvns	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	400a      	ands	r2, r1
 800162a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	b29b      	uxth	r3, r3
 8001638:	4618      	mov	r0, r3
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	3b23      	subs	r3, #35	; 0x23
 8001646:	fa00 f203 	lsl.w	r2, r0, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	430a      	orrs	r2, r1
 8001650:	631a      	str	r2, [r3, #48]	; 0x30
 8001652:	e023      	b.n	800169c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	3b41      	subs	r3, #65	; 0x41
 8001666:	221f      	movs	r2, #31
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	43da      	mvns	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	400a      	ands	r2, r1
 8001674:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	b29b      	uxth	r3, r3
 8001682:	4618      	mov	r0, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3b41      	subs	r3, #65	; 0x41
 8001690:	fa00 f203 	lsl.w	r2, r0, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a30      	ldr	r2, [pc, #192]	; (8001764 <HAL_ADC_ConfigChannel+0x29c>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d10a      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1f4>
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016ae:	d105      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80016b0:	4b2d      	ldr	r3, [pc, #180]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4a2c      	ldr	r2, [pc, #176]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016b6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80016ba:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a28      	ldr	r2, [pc, #160]	; (8001764 <HAL_ADC_ConfigChannel+0x29c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10f      	bne.n	80016e6 <HAL_ADC_ConfigChannel+0x21e>
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b12      	cmp	r3, #18
 80016cc:	d10b      	bne.n	80016e6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80016ce:	4b26      	ldr	r3, [pc, #152]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4a25      	ldr	r2, [pc, #148]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80016d8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80016da:	4b23      	ldr	r3, [pc, #140]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	4a22      	ldr	r2, [pc, #136]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 80016e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016e4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a1e      	ldr	r2, [pc, #120]	; (8001764 <HAL_ADC_ConfigChannel+0x29c>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d12b      	bne.n	8001748 <HAL_ADC_ConfigChannel+0x280>
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a1a      	ldr	r2, [pc, #104]	; (8001760 <HAL_ADC_ConfigChannel+0x298>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d003      	beq.n	8001702 <HAL_ADC_ConfigChannel+0x23a>
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b11      	cmp	r3, #17
 8001700:	d122      	bne.n	8001748 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4a18      	ldr	r2, [pc, #96]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 8001708:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800170c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800170e:	4b16      	ldr	r3, [pc, #88]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	4a15      	ldr	r2, [pc, #84]	; (8001768 <HAL_ADC_ConfigChannel+0x2a0>)
 8001714:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001718:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a10      	ldr	r2, [pc, #64]	; (8001760 <HAL_ADC_ConfigChannel+0x298>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d111      	bne.n	8001748 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001724:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_ADC_ConfigChannel+0x2a4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_ADC_ConfigChannel+0x2a8>)
 800172a:	fba2 2303 	umull	r2, r3, r2, r3
 800172e:	0c9a      	lsrs	r2, r3, #18
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800173a:	e002      	b.n	8001742 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	3b01      	subs	r3, #1
 8001740:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f9      	bne.n	800173c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	10000012 	.word	0x10000012
 8001764:	40012000 	.word	0x40012000
 8001768:	40012300 	.word	0x40012300
 800176c:	20000000 	.word	0x20000000
 8001770:	431bde83 	.word	0x431bde83

08001774 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800177c:	4b78      	ldr	r3, [pc, #480]	; (8001960 <ADC_Init+0x1ec>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	4a77      	ldr	r2, [pc, #476]	; (8001960 <ADC_Init+0x1ec>)
 8001782:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001786:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001788:	4b75      	ldr	r3, [pc, #468]	; (8001960 <ADC_Init+0x1ec>)
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4973      	ldr	r1, [pc, #460]	; (8001960 <ADC_Init+0x1ec>)
 8001792:	4313      	orrs	r3, r2
 8001794:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6859      	ldr	r1, [r3, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	021a      	lsls	r2, r3, #8
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	430a      	orrs	r2, r1
 80017b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80017c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6859      	ldr	r1, [r3, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	430a      	orrs	r2, r1
 80017da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6899      	ldr	r1, [r3, #8]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	430a      	orrs	r2, r1
 80017fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001802:	4a58      	ldr	r2, [pc, #352]	; (8001964 <ADC_Init+0x1f0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d022      	beq.n	800184e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001816:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6899      	ldr	r1, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	430a      	orrs	r2, r1
 8001828:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001838:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6899      	ldr	r1, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	430a      	orrs	r2, r1
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	e00f      	b.n	800186e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800185c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800186c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0202 	bic.w	r2, r2, #2
 800187c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6899      	ldr	r1, [r3, #8]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	005a      	lsls	r2, r3, #1
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d01b      	beq.n	80018d4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80018ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6859      	ldr	r1, [r3, #4]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c6:	3b01      	subs	r3, #1
 80018c8:	035a      	lsls	r2, r3, #13
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	e007      	b.n	80018e4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80018f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	3b01      	subs	r3, #1
 8001900:	051a      	lsls	r2, r3, #20
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001918:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6899      	ldr	r1, [r3, #8]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001926:	025a      	lsls	r2, r3, #9
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	430a      	orrs	r2, r1
 800192e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800193e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6899      	ldr	r1, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	029a      	lsls	r2, r3, #10
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	430a      	orrs	r2, r1
 8001952:	609a      	str	r2, [r3, #8]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40012300 	.word	0x40012300
 8001964:	0f000001 	.word	0x0f000001

08001968 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001974:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800197e:	2b00      	cmp	r3, #0
 8001980:	d13c      	bne.n	80019fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d12b      	bne.n	80019f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d127      	bne.n	80019f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d006      	beq.n	80019c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d119      	bne.n	80019f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 0220 	bic.w	r2, r2, #32
 80019ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d105      	bne.n	80019f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ec:	f043 0201 	orr.w	r2, r3, #1
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019f4:	68f8      	ldr	r0, [r7, #12]
 80019f6:	f7ff f8db 	bl	8000bb0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80019fa:	e00e      	b.n	8001a1a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001a08:	68f8      	ldr	r0, [r7, #12]
 8001a0a:	f7ff fd53 	bl	80014b4 <HAL_ADC_ErrorCallback>
}
 8001a0e:	e004      	b.n	8001a1a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	4798      	blx	r3
}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b084      	sub	sp, #16
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	f7ff f8ab 	bl	8000b8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a36:	bf00      	nop
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b084      	sub	sp, #16
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2240      	movs	r2, #64	; 0x40
 8001a50:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f043 0204 	orr.w	r2, r3, #4
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7ff fd28 	bl	80014b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d101      	bne.n	8001a84 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8001a80:	2302      	movs	r3, #2
 8001a82:	e174      	b.n	8001d6e <HAL_ADCEx_InjectedConfigChannel+0x302>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2201      	movs	r2, #1
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b09      	cmp	r3, #9
 8001a92:	d925      	bls.n	8001ae0 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68d9      	ldr	r1, [r3, #12]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3b1e      	subs	r3, #30
 8001aaa:	2207      	movs	r2, #7
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43da      	mvns	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	400a      	ands	r2, r1
 8001ab8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68d9      	ldr	r1, [r3, #12]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	4618      	mov	r0, r3
 8001acc:	4603      	mov	r3, r0
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	4403      	add	r3, r0
 8001ad2:	3b1e      	subs	r3, #30
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	e022      	b.n	8001b26 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6919      	ldr	r1, [r3, #16]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	461a      	mov	r2, r3
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	2207      	movs	r2, #7
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	400a      	ands	r2, r1
 8001b02:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6919      	ldr	r1, [r3, #16]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	689a      	ldr	r2, [r3, #8]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	4618      	mov	r0, r3
 8001b16:	4603      	mov	r3, r0
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4403      	add	r3, r0
 8001b1c:	409a      	lsls	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	430a      	orrs	r2, r1
 8001b24:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001b34:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	3b01      	subs	r3, #1
 8001b42:	051a      	lsls	r2, r3, #20
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	3303      	adds	r3, #3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	461a      	mov	r2, r3
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43da      	mvns	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	400a      	ands	r2, r1
 8001b7c:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	3303      	adds	r3, #3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a70      	ldr	r2, [pc, #448]	; (8001d7c <HAL_ADCEx_InjectedConfigChannel+0x310>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d022      	beq.n	8001c04 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001bcc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6899      	ldr	r1, [r3, #8]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	699a      	ldr	r2, [r3, #24]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001bee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6899      	ldr	r1, [r3, #8]
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	69da      	ldr	r2, [r3, #28]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	e00f      	b.n	8001c24 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001c12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689a      	ldr	r2, [r3, #8]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001c22:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	7d5b      	ldrb	r3, [r3, #21]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	e007      	b.n	8001c4e <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c4c:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	7d1b      	ldrb	r3, [r3, #20]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d008      	beq.n	8001c68 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	e007      	b.n	8001c78 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c76:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	2b03      	cmp	r3, #3
 8001c7e:	d02a      	beq.n	8001cd6 <HAL_ADCEx_InjectedConfigChannel+0x26a>
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d83a      	bhi.n	8001cfa <HAL_ADCEx_InjectedConfigChannel+0x28e>
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d002      	beq.n	8001c8e <HAL_ADCEx_InjectedConfigChannel+0x222>
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d012      	beq.n	8001cb2 <HAL_ADCEx_InjectedConfigChannel+0x246>
 8001c8c:	e035      	b.n	8001cfa <HAL_ADCEx_InjectedConfigChannel+0x28e>
  {
    case 1:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6959      	ldr	r1, [r3, #20]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b39      	ldr	r3, [pc, #228]	; (8001d80 <HAL_ADCEx_InjectedConfigChannel+0x314>)
 8001c9a:	400b      	ands	r3, r1
 8001c9c:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6959      	ldr	r1, [r3, #20]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	615a      	str	r2, [r3, #20]
      break;
 8001cb0:	e035      	b.n	8001d1e <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    case 2:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6999      	ldr	r1, [r3, #24]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b30      	ldr	r3, [pc, #192]	; (8001d80 <HAL_ADCEx_InjectedConfigChannel+0x314>)
 8001cbe:	400b      	ands	r3, r1
 8001cc0:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6999      	ldr	r1, [r3, #24]
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	619a      	str	r2, [r3, #24]
      break;
 8001cd4:	e023      	b.n	8001d1e <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    case 3:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	69d9      	ldr	r1, [r3, #28]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b27      	ldr	r3, [pc, #156]	; (8001d80 <HAL_ADCEx_InjectedConfigChannel+0x314>)
 8001ce2:	400b      	ands	r3, r1
 8001ce4:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	69d9      	ldr	r1, [r3, #28]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	61da      	str	r2, [r3, #28]
      break;
 8001cf8:	e011      	b.n	8001d1e <HAL_ADCEx_InjectedConfigChannel+0x2b2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6a19      	ldr	r1, [r3, #32]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b1e      	ldr	r3, [pc, #120]	; (8001d80 <HAL_ADCEx_InjectedConfigChannel+0x314>)
 8001d06:	400b      	ands	r3, r1
 8001d08:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6a19      	ldr	r1, [r3, #32]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	621a      	str	r2, [r3, #32]
      break;
 8001d1c:	bf00      	nop
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d109      	bne.n	8001d3c <HAL_ADCEx_InjectedConfigChannel+0x2d0>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b12      	cmp	r3, #18
 8001d2e:	d105      	bne.n	8001d3c <HAL_ADCEx_InjectedConfigChannel+0x2d0>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001d30:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	4a14      	ldr	r2, [pc, #80]	; (8001d88 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8001d36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d3a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a10      	ldr	r2, [pc, #64]	; (8001d84 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d10e      	bne.n	8001d64 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a10      	ldr	r2, [pc, #64]	; (8001d8c <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d003      	beq.n	8001d58 <HAL_ADCEx_InjectedConfigChannel+0x2ec>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b11      	cmp	r3, #17
 8001d56:	d105      	bne.n	8001d64 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001d58:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 8001d5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d62:	6053      	str	r3, [r2, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	000f0001 	.word	0x000f0001
 8001d80:	fffff000 	.word	0xfffff000
 8001d84:	40012000 	.word	0x40012000
 8001d88:	40012300 	.word	0x40012300
 8001d8c:	10000012 	.word	0x10000012

08001d90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001da0:	4b0b      	ldr	r3, [pc, #44]	; (8001dd0 <__NVIC_SetPriorityGrouping+0x40>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dac:	4013      	ands	r3, r2
 8001dae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dbe:	4a04      	ldr	r2, [pc, #16]	; (8001dd0 <__NVIC_SetPriorityGrouping+0x40>)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	60d3      	str	r3, [r2, #12]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00
 8001dd4:	05fa0000 	.word	0x05fa0000

08001dd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ddc:	4b04      	ldr	r3, [pc, #16]	; (8001df0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	0a1b      	lsrs	r3, r3, #8
 8001de2:	f003 0307 	and.w	r3, r3, #7
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	db0b      	blt.n	8001e1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	f003 021f 	and.w	r2, r3, #31
 8001e0c:	4907      	ldr	r1, [pc, #28]	; (8001e2c <__NVIC_EnableIRQ+0x38>)
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e12:	095b      	lsrs	r3, r3, #5
 8001e14:	2001      	movs	r0, #1
 8001e16:	fa00 f202 	lsl.w	r2, r0, r2
 8001e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000e100 	.word	0xe000e100

08001e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	db0a      	blt.n	8001e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	490c      	ldr	r1, [pc, #48]	; (8001e7c <__NVIC_SetPriority+0x4c>)
 8001e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4e:	0112      	lsls	r2, r2, #4
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	440b      	add	r3, r1
 8001e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e58:	e00a      	b.n	8001e70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	4908      	ldr	r1, [pc, #32]	; (8001e80 <__NVIC_SetPriority+0x50>)
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	3b04      	subs	r3, #4
 8001e68:	0112      	lsls	r2, r2, #4
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	440b      	add	r3, r1
 8001e6e:	761a      	strb	r2, [r3, #24]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	e000e100 	.word	0xe000e100
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	f1c3 0307 	rsb	r3, r3, #7
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	bf28      	it	cs
 8001ea2:	2304      	movcs	r3, #4
 8001ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	2b06      	cmp	r3, #6
 8001eac:	d902      	bls.n	8001eb4 <NVIC_EncodePriority+0x30>
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3b03      	subs	r3, #3
 8001eb2:	e000      	b.n	8001eb6 <NVIC_EncodePriority+0x32>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43da      	mvns	r2, r3
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed6:	43d9      	mvns	r1, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001edc:	4313      	orrs	r3, r2
         );
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3724      	adds	r7, #36	; 0x24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
	...

08001eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001efc:	d301      	bcc.n	8001f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efe:	2301      	movs	r3, #1
 8001f00:	e00f      	b.n	8001f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f02:	4a0a      	ldr	r2, [pc, #40]	; (8001f2c <SysTick_Config+0x40>)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f0a:	210f      	movs	r1, #15
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	f7ff ff8e 	bl	8001e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f14:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <SysTick_Config+0x40>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f1a:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <SysTick_Config+0x40>)
 8001f1c:	2207      	movs	r2, #7
 8001f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	e000e010 	.word	0xe000e010

08001f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff ff29 	bl	8001d90 <__NVIC_SetPriorityGrouping>
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b086      	sub	sp, #24
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
 8001f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f58:	f7ff ff3e 	bl	8001dd8 <__NVIC_GetPriorityGrouping>
 8001f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	68b9      	ldr	r1, [r7, #8]
 8001f62:	6978      	ldr	r0, [r7, #20]
 8001f64:	f7ff ff8e 	bl	8001e84 <NVIC_EncodePriority>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f6e:	4611      	mov	r1, r2
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff ff5d 	bl	8001e30 <__NVIC_SetPriority>
}
 8001f76:	bf00      	nop
 8001f78:	3718      	adds	r7, #24
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	4603      	mov	r3, r0
 8001f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff ff31 	bl	8001df4 <__NVIC_EnableIRQ>
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b082      	sub	sp, #8
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff ffa2 	bl	8001eec <SysTick_Config>
 8001fa8:	4603      	mov	r3, r0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001fc0:	f7ff f90a 	bl	80011d8 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e099      	b.n	8002104 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0201 	bic.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ff0:	e00f      	b.n	8002012 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ff2:	f7ff f8f1 	bl	80011d8 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b05      	cmp	r3, #5
 8001ffe:	d908      	bls.n	8002012 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2220      	movs	r2, #32
 8002004:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2203      	movs	r2, #3
 800200a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e078      	b.n	8002104 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1e8      	bne.n	8001ff2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	4b38      	ldr	r3, [pc, #224]	; (800210c <HAL_DMA_Init+0x158>)
 800202c:	4013      	ands	r3, r2
 800202e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800203e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800204a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002056:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	4313      	orrs	r3, r2
 8002062:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002068:	2b04      	cmp	r3, #4
 800206a:	d107      	bne.n	800207c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002074:	4313      	orrs	r3, r2
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4313      	orrs	r3, r2
 800207a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	f023 0307 	bic.w	r3, r3, #7
 8002092:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	4313      	orrs	r3, r2
 800209c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d117      	bne.n	80020d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00e      	beq.n	80020d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 fa77 	bl	80025ac <DMA_CheckFifoParam>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d008      	beq.n	80020d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2240      	movs	r2, #64	; 0x40
 80020c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80020d2:	2301      	movs	r3, #1
 80020d4:	e016      	b.n	8002104 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f000 fa2e 	bl	8002540 <DMA_CalcBaseAndBitshift>
 80020e4:	4603      	mov	r3, r0
 80020e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ec:	223f      	movs	r2, #63	; 0x3f
 80020ee:	409a      	lsls	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	e010803f 	.word	0xe010803f

08002110 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002126:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_DMA_Start_IT+0x26>
 8002132:	2302      	movs	r3, #2
 8002134:	e048      	b.n	80021c8 <HAL_DMA_Start_IT+0xb8>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b01      	cmp	r3, #1
 8002148:	d137      	bne.n	80021ba <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2202      	movs	r2, #2
 800214e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	68b9      	ldr	r1, [r7, #8]
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f000 f9c0 	bl	80024e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002168:	223f      	movs	r2, #63	; 0x3f
 800216a:	409a      	lsls	r2, r3
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0216 	orr.w	r2, r2, #22
 800217e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	695a      	ldr	r2, [r3, #20]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800218e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002194:	2b00      	cmp	r3, #0
 8002196:	d007      	beq.n	80021a8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 0208 	orr.w	r2, r2, #8
 80021a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0201 	orr.w	r2, r2, #1
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e005      	b.n	80021c6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80021c2:	2302      	movs	r3, #2
 80021c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80021dc:	4b8e      	ldr	r3, [pc, #568]	; (8002418 <HAL_DMA_IRQHandler+0x248>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a8e      	ldr	r2, [pc, #568]	; (800241c <HAL_DMA_IRQHandler+0x24c>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	0a9b      	lsrs	r3, r3, #10
 80021e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fa:	2208      	movs	r2, #8
 80021fc:	409a      	lsls	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d01a      	beq.n	800223c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f022 0204 	bic.w	r2, r2, #4
 8002222:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002228:	2208      	movs	r2, #8
 800222a:	409a      	lsls	r2, r3
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002240:	2201      	movs	r2, #1
 8002242:	409a      	lsls	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	4013      	ands	r3, r2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d012      	beq.n	8002272 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00b      	beq.n	8002272 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225e:	2201      	movs	r2, #1
 8002260:	409a      	lsls	r2, r3
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800226a:	f043 0202 	orr.w	r2, r3, #2
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002276:	2204      	movs	r2, #4
 8002278:	409a      	lsls	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4013      	ands	r3, r2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d012      	beq.n	80022a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d00b      	beq.n	80022a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002294:	2204      	movs	r2, #4
 8002296:	409a      	lsls	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a0:	f043 0204 	orr.w	r2, r3, #4
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ac:	2210      	movs	r2, #16
 80022ae:	409a      	lsls	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4013      	ands	r3, r2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d043      	beq.n	8002340 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d03c      	beq.n	8002340 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ca:	2210      	movs	r2, #16
 80022cc:	409a      	lsls	r2, r3
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d018      	beq.n	8002312 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d108      	bne.n	8002300 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d024      	beq.n	8002340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	4798      	blx	r3
 80022fe:	e01f      	b.n	8002340 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002304:	2b00      	cmp	r3, #0
 8002306:	d01b      	beq.n	8002340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	4798      	blx	r3
 8002310:	e016      	b.n	8002340 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d107      	bne.n	8002330 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0208 	bic.w	r2, r2, #8
 800232e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002344:	2220      	movs	r2, #32
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 808f 	beq.w	8002470 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	2b00      	cmp	r3, #0
 800235e:	f000 8087 	beq.w	8002470 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002366:	2220      	movs	r2, #32
 8002368:	409a      	lsls	r2, r3
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b05      	cmp	r3, #5
 8002378:	d136      	bne.n	80023e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0216 	bic.w	r2, r2, #22
 8002388:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	695a      	ldr	r2, [r3, #20]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002398:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d103      	bne.n	80023aa <HAL_DMA_IRQHandler+0x1da>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d007      	beq.n	80023ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0208 	bic.w	r2, r2, #8
 80023b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023be:	223f      	movs	r2, #63	; 0x3f
 80023c0:	409a      	lsls	r2, r3
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d07e      	beq.n	80024dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	4798      	blx	r3
        }
        return;
 80023e6:	e079      	b.n	80024dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d01d      	beq.n	8002432 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10d      	bne.n	8002420 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	2b00      	cmp	r3, #0
 800240a:	d031      	beq.n	8002470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
 8002414:	e02c      	b.n	8002470 <HAL_DMA_IRQHandler+0x2a0>
 8002416:	bf00      	nop
 8002418:	20000000 	.word	0x20000000
 800241c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002424:	2b00      	cmp	r3, #0
 8002426:	d023      	beq.n	8002470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	4798      	blx	r3
 8002430:	e01e      	b.n	8002470 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243c:	2b00      	cmp	r3, #0
 800243e:	d10f      	bne.n	8002460 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 0210 	bic.w	r2, r2, #16
 800244e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002474:	2b00      	cmp	r3, #0
 8002476:	d032      	beq.n	80024de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d022      	beq.n	80024ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2205      	movs	r2, #5
 8002488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0201 	bic.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	3301      	adds	r3, #1
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d307      	bcc.n	80024b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1f2      	bne.n	800249c <HAL_DMA_IRQHandler+0x2cc>
 80024b6:	e000      	b.n	80024ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d005      	beq.n	80024de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	4798      	blx	r3
 80024da:	e000      	b.n	80024de <HAL_DMA_IRQHandler+0x30e>
        return;
 80024dc:	bf00      	nop
    }
  }
}
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
 80024f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002500:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2b40      	cmp	r3, #64	; 0x40
 8002510:	d108      	bne.n	8002524 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002522:	e007      	b.n	8002534 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	60da      	str	r2, [r3, #12]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	3b10      	subs	r3, #16
 8002550:	4a13      	ldr	r2, [pc, #76]	; (80025a0 <DMA_CalcBaseAndBitshift+0x60>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	091b      	lsrs	r3, r3, #4
 8002558:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <DMA_CalcBaseAndBitshift+0x64>)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4413      	add	r3, r2
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	461a      	mov	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b03      	cmp	r3, #3
 800256c:	d908      	bls.n	8002580 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	461a      	mov	r2, r3
 8002574:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <DMA_CalcBaseAndBitshift+0x68>)
 8002576:	4013      	ands	r3, r2
 8002578:	1d1a      	adds	r2, r3, #4
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	659a      	str	r2, [r3, #88]	; 0x58
 800257e:	e006      	b.n	800258e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <DMA_CalcBaseAndBitshift+0x68>)
 8002588:	4013      	ands	r3, r2
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002592:	4618      	mov	r0, r3
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	aaaaaaab 	.word	0xaaaaaaab
 80025a4:	080071b8 	.word	0x080071b8
 80025a8:	fffffc00 	.word	0xfffffc00

080025ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d11f      	bne.n	8002606 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	d856      	bhi.n	800267a <DMA_CheckFifoParam+0xce>
 80025cc:	a201      	add	r2, pc, #4	; (adr r2, 80025d4 <DMA_CheckFifoParam+0x28>)
 80025ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d2:	bf00      	nop
 80025d4:	080025e5 	.word	0x080025e5
 80025d8:	080025f7 	.word	0x080025f7
 80025dc:	080025e5 	.word	0x080025e5
 80025e0:	0800267b 	.word	0x0800267b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d046      	beq.n	800267e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f4:	e043      	b.n	800267e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025fe:	d140      	bne.n	8002682 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002604:	e03d      	b.n	8002682 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800260e:	d121      	bne.n	8002654 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b03      	cmp	r3, #3
 8002614:	d837      	bhi.n	8002686 <DMA_CheckFifoParam+0xda>
 8002616:	a201      	add	r2, pc, #4	; (adr r2, 800261c <DMA_CheckFifoParam+0x70>)
 8002618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800261c:	0800262d 	.word	0x0800262d
 8002620:	08002633 	.word	0x08002633
 8002624:	0800262d 	.word	0x0800262d
 8002628:	08002645 	.word	0x08002645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
      break;
 8002630:	e030      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d025      	beq.n	800268a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002642:	e022      	b.n	800268a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800264c:	d11f      	bne.n	800268e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002652:	e01c      	b.n	800268e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b02      	cmp	r3, #2
 8002658:	d903      	bls.n	8002662 <DMA_CheckFifoParam+0xb6>
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	2b03      	cmp	r3, #3
 800265e:	d003      	beq.n	8002668 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002660:	e018      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
      break;
 8002666:	e015      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00e      	beq.n	8002692 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
      break;
 8002678:	e00b      	b.n	8002692 <DMA_CheckFifoParam+0xe6>
      break;
 800267a:	bf00      	nop
 800267c:	e00a      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 800267e:	bf00      	nop
 8002680:	e008      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002682:	bf00      	nop
 8002684:	e006      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002686:	bf00      	nop
 8002688:	e004      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 800268a:	bf00      	nop
 800268c:	e002      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;   
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002692:	bf00      	nop
    }
  } 
  
  return status; 
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop

080026a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	e175      	b.n	80029b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80026c4:	2201      	movs	r2, #1
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	429a      	cmp	r2, r3
 80026de:	f040 8164 	bne.w	80029aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 0303 	and.w	r3, r3, #3
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d005      	beq.n	80026fa <HAL_GPIO_Init+0x56>
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d130      	bne.n	800275c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	2203      	movs	r2, #3
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4313      	orrs	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002730:	2201      	movs	r2, #1
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	091b      	lsrs	r3, r3, #4
 8002746:	f003 0201 	and.w	r2, r3, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b03      	cmp	r3, #3
 8002766:	d017      	beq.n	8002798 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	2203      	movs	r2, #3
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d123      	bne.n	80027ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	08da      	lsrs	r2, r3, #3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3208      	adds	r2, #8
 80027ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	220f      	movs	r2, #15
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	08da      	lsrs	r2, r3, #3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3208      	adds	r2, #8
 80027e6:	69b9      	ldr	r1, [r7, #24]
 80027e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	2203      	movs	r2, #3
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0203 	and.w	r2, r3, #3
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 80be 	beq.w	80029aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282e:	4b66      	ldr	r3, [pc, #408]	; (80029c8 <HAL_GPIO_Init+0x324>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	4a65      	ldr	r2, [pc, #404]	; (80029c8 <HAL_GPIO_Init+0x324>)
 8002834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002838:	6453      	str	r3, [r2, #68]	; 0x44
 800283a:	4b63      	ldr	r3, [pc, #396]	; (80029c8 <HAL_GPIO_Init+0x324>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002846:	4a61      	ldr	r2, [pc, #388]	; (80029cc <HAL_GPIO_Init+0x328>)
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	089b      	lsrs	r3, r3, #2
 800284c:	3302      	adds	r3, #2
 800284e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	220f      	movs	r2, #15
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43db      	mvns	r3, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4013      	ands	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a58      	ldr	r2, [pc, #352]	; (80029d0 <HAL_GPIO_Init+0x32c>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d037      	beq.n	80028e2 <HAL_GPIO_Init+0x23e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a57      	ldr	r2, [pc, #348]	; (80029d4 <HAL_GPIO_Init+0x330>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d031      	beq.n	80028de <HAL_GPIO_Init+0x23a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a56      	ldr	r2, [pc, #344]	; (80029d8 <HAL_GPIO_Init+0x334>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d02b      	beq.n	80028da <HAL_GPIO_Init+0x236>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a55      	ldr	r2, [pc, #340]	; (80029dc <HAL_GPIO_Init+0x338>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d025      	beq.n	80028d6 <HAL_GPIO_Init+0x232>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a54      	ldr	r2, [pc, #336]	; (80029e0 <HAL_GPIO_Init+0x33c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d01f      	beq.n	80028d2 <HAL_GPIO_Init+0x22e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a53      	ldr	r2, [pc, #332]	; (80029e4 <HAL_GPIO_Init+0x340>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d019      	beq.n	80028ce <HAL_GPIO_Init+0x22a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a52      	ldr	r2, [pc, #328]	; (80029e8 <HAL_GPIO_Init+0x344>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d013      	beq.n	80028ca <HAL_GPIO_Init+0x226>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a51      	ldr	r2, [pc, #324]	; (80029ec <HAL_GPIO_Init+0x348>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00d      	beq.n	80028c6 <HAL_GPIO_Init+0x222>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a50      	ldr	r2, [pc, #320]	; (80029f0 <HAL_GPIO_Init+0x34c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <HAL_GPIO_Init+0x21e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a4f      	ldr	r2, [pc, #316]	; (80029f4 <HAL_GPIO_Init+0x350>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d101      	bne.n	80028be <HAL_GPIO_Init+0x21a>
 80028ba:	2309      	movs	r3, #9
 80028bc:	e012      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028be:	230a      	movs	r3, #10
 80028c0:	e010      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028c2:	2308      	movs	r3, #8
 80028c4:	e00e      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028c6:	2307      	movs	r3, #7
 80028c8:	e00c      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028ca:	2306      	movs	r3, #6
 80028cc:	e00a      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028ce:	2305      	movs	r3, #5
 80028d0:	e008      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028d2:	2304      	movs	r3, #4
 80028d4:	e006      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028d6:	2303      	movs	r3, #3
 80028d8:	e004      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028da:	2302      	movs	r3, #2
 80028dc:	e002      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <HAL_GPIO_Init+0x240>
 80028e2:	2300      	movs	r3, #0
 80028e4:	69fa      	ldr	r2, [r7, #28]
 80028e6:	f002 0203 	and.w	r2, r2, #3
 80028ea:	0092      	lsls	r2, r2, #2
 80028ec:	4093      	lsls	r3, r2
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80028f4:	4935      	ldr	r1, [pc, #212]	; (80029cc <HAL_GPIO_Init+0x328>)
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	089b      	lsrs	r3, r3, #2
 80028fa:	3302      	adds	r3, #2
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002902:	4b3d      	ldr	r3, [pc, #244]	; (80029f8 <HAL_GPIO_Init+0x354>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	43db      	mvns	r3, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4013      	ands	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4313      	orrs	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002926:	4a34      	ldr	r2, [pc, #208]	; (80029f8 <HAL_GPIO_Init+0x354>)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800292c:	4b32      	ldr	r3, [pc, #200]	; (80029f8 <HAL_GPIO_Init+0x354>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	43db      	mvns	r3, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4013      	ands	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002950:	4a29      	ldr	r2, [pc, #164]	; (80029f8 <HAL_GPIO_Init+0x354>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002956:	4b28      	ldr	r3, [pc, #160]	; (80029f8 <HAL_GPIO_Init+0x354>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	43db      	mvns	r3, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4013      	ands	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800297a:	4a1f      	ldr	r2, [pc, #124]	; (80029f8 <HAL_GPIO_Init+0x354>)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <HAL_GPIO_Init+0x354>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	43db      	mvns	r3, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4013      	ands	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029a4:	4a14      	ldr	r2, [pc, #80]	; (80029f8 <HAL_GPIO_Init+0x354>)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3301      	adds	r3, #1
 80029ae:	61fb      	str	r3, [r7, #28]
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	2b0f      	cmp	r3, #15
 80029b4:	f67f ae86 	bls.w	80026c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	3724      	adds	r7, #36	; 0x24
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40013800 	.word	0x40013800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40020800 	.word	0x40020800
 80029dc:	40020c00 	.word	0x40020c00
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40021400 	.word	0x40021400
 80029e8:	40021800 	.word	0x40021800
 80029ec:	40021c00 	.word	0x40021c00
 80029f0:	40022000 	.word	0x40022000
 80029f4:	40022400 	.word	0x40022400
 80029f8:	40013c00 	.word	0x40013c00

080029fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	807b      	strh	r3, [r7, #2]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a0c:	787b      	ldrb	r3, [r7, #1]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a12:	887a      	ldrh	r2, [r7, #2]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002a18:	e003      	b.n	8002a22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a1a:	887b      	ldrh	r3, [r7, #2]
 8002a1c:	041a      	lsls	r2, r3, #16
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	619a      	str	r2, [r3, #24]
}
 8002a22:	bf00      	nop
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e29b      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8087 	beq.w	8002b62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a54:	4b96      	ldr	r3, [pc, #600]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 030c 	and.w	r3, r3, #12
 8002a5c:	2b04      	cmp	r3, #4
 8002a5e:	d00c      	beq.n	8002a7a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a60:	4b93      	ldr	r3, [pc, #588]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d112      	bne.n	8002a92 <HAL_RCC_OscConfig+0x62>
 8002a6c:	4b90      	ldr	r3, [pc, #576]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a78:	d10b      	bne.n	8002a92 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7a:	4b8d      	ldr	r3, [pc, #564]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d06c      	beq.n	8002b60 <HAL_RCC_OscConfig+0x130>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d168      	bne.n	8002b60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e275      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9a:	d106      	bne.n	8002aaa <HAL_RCC_OscConfig+0x7a>
 8002a9c:	4b84      	ldr	r3, [pc, #528]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a83      	ldr	r2, [pc, #524]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa6:	6013      	str	r3, [r2, #0]
 8002aa8:	e02e      	b.n	8002b08 <HAL_RCC_OscConfig+0xd8>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d10c      	bne.n	8002acc <HAL_RCC_OscConfig+0x9c>
 8002ab2:	4b7f      	ldr	r3, [pc, #508]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a7e      	ldr	r2, [pc, #504]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ab8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	4b7c      	ldr	r3, [pc, #496]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a7b      	ldr	r2, [pc, #492]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ac4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	e01d      	b.n	8002b08 <HAL_RCC_OscConfig+0xd8>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0xc0>
 8002ad6:	4b76      	ldr	r3, [pc, #472]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a75      	ldr	r2, [pc, #468]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	4b73      	ldr	r3, [pc, #460]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a72      	ldr	r2, [pc, #456]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	e00b      	b.n	8002b08 <HAL_RCC_OscConfig+0xd8>
 8002af0:	4b6f      	ldr	r3, [pc, #444]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a6e      	ldr	r2, [pc, #440]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002afa:	6013      	str	r3, [r2, #0]
 8002afc:	4b6c      	ldr	r3, [pc, #432]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a6b      	ldr	r2, [pc, #428]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d013      	beq.n	8002b38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b10:	f7fe fb62 	bl	80011d8 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b18:	f7fe fb5e 	bl	80011d8 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b64      	cmp	r3, #100	; 0x64
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e229      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b2a:	4b61      	ldr	r3, [pc, #388]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0f0      	beq.n	8002b18 <HAL_RCC_OscConfig+0xe8>
 8002b36:	e014      	b.n	8002b62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b38:	f7fe fb4e 	bl	80011d8 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b40:	f7fe fb4a 	bl	80011d8 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b64      	cmp	r3, #100	; 0x64
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e215      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b52:	4b57      	ldr	r3, [pc, #348]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x110>
 8002b5e:	e000      	b.n	8002b62 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d069      	beq.n	8002c42 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b6e:	4b50      	ldr	r3, [pc, #320]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 030c 	and.w	r3, r3, #12
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00b      	beq.n	8002b92 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b7a:	4b4d      	ldr	r3, [pc, #308]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 030c 	and.w	r3, r3, #12
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d11c      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x190>
 8002b86:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d116      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b92:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d005      	beq.n	8002baa <HAL_RCC_OscConfig+0x17a>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d001      	beq.n	8002baa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e1e9      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002baa:	4b41      	ldr	r3, [pc, #260]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	493d      	ldr	r1, [pc, #244]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bbe:	e040      	b.n	8002c42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d023      	beq.n	8002c10 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bc8:	4b39      	ldr	r3, [pc, #228]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a38      	ldr	r2, [pc, #224]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bce:	f043 0301 	orr.w	r3, r3, #1
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fb00 	bl	80011d8 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bdc:	f7fe fafc 	bl	80011d8 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1c7      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bee:	4b30      	ldr	r3, [pc, #192]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d0f0      	beq.n	8002bdc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bfa:	4b2d      	ldr	r3, [pc, #180]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4929      	ldr	r1, [pc, #164]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	600b      	str	r3, [r1, #0]
 8002c0e:	e018      	b.n	8002c42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c10:	4b27      	ldr	r3, [pc, #156]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a26      	ldr	r2, [pc, #152]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c16:	f023 0301 	bic.w	r3, r3, #1
 8002c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7fe fadc 	bl	80011d8 <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c24:	f7fe fad8 	bl	80011d8 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e1a3      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c36:	4b1e      	ldr	r3, [pc, #120]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1f0      	bne.n	8002c24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0308 	and.w	r3, r3, #8
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d038      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d019      	beq.n	8002c8a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c56:	4b16      	ldr	r3, [pc, #88]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5a:	4a15      	ldr	r2, [pc, #84]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c62:	f7fe fab9 	bl	80011d8 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6a:	f7fe fab5 	bl	80011d8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e180      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c80:	f003 0302 	and.w	r3, r3, #2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d0f0      	beq.n	8002c6a <HAL_RCC_OscConfig+0x23a>
 8002c88:	e01a      	b.n	8002cc0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c8a:	4b09      	ldr	r3, [pc, #36]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c8e:	4a08      	ldr	r2, [pc, #32]	; (8002cb0 <HAL_RCC_OscConfig+0x280>)
 8002c90:	f023 0301 	bic.w	r3, r3, #1
 8002c94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c96:	f7fe fa9f 	bl	80011d8 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c9c:	e00a      	b.n	8002cb4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c9e:	f7fe fa9b 	bl	80011d8 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d903      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e166      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
 8002cb0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb4:	4b92      	ldr	r3, [pc, #584]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1ee      	bne.n	8002c9e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 80a4 	beq.w	8002e16 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cce:	4b8c      	ldr	r3, [pc, #560]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10d      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cda:	4b89      	ldr	r3, [pc, #548]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	4a88      	ldr	r2, [pc, #544]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce6:	4b86      	ldr	r3, [pc, #536]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf6:	4b83      	ldr	r3, [pc, #524]	; (8002f04 <HAL_RCC_OscConfig+0x4d4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d118      	bne.n	8002d34 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d02:	4b80      	ldr	r3, [pc, #512]	; (8002f04 <HAL_RCC_OscConfig+0x4d4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a7f      	ldr	r2, [pc, #508]	; (8002f04 <HAL_RCC_OscConfig+0x4d4>)
 8002d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d0e:	f7fe fa63 	bl	80011d8 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d16:	f7fe fa5f 	bl	80011d8 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b64      	cmp	r3, #100	; 0x64
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e12a      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d28:	4b76      	ldr	r3, [pc, #472]	; (8002f04 <HAL_RCC_OscConfig+0x4d4>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f0      	beq.n	8002d16 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d106      	bne.n	8002d4a <HAL_RCC_OscConfig+0x31a>
 8002d3c:	4b70      	ldr	r3, [pc, #448]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d40:	4a6f      	ldr	r2, [pc, #444]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d42:	f043 0301 	orr.w	r3, r3, #1
 8002d46:	6713      	str	r3, [r2, #112]	; 0x70
 8002d48:	e02d      	b.n	8002da6 <HAL_RCC_OscConfig+0x376>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10c      	bne.n	8002d6c <HAL_RCC_OscConfig+0x33c>
 8002d52:	4b6b      	ldr	r3, [pc, #428]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d56:	4a6a      	ldr	r2, [pc, #424]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5e:	4b68      	ldr	r3, [pc, #416]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d62:	4a67      	ldr	r2, [pc, #412]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d64:	f023 0304 	bic.w	r3, r3, #4
 8002d68:	6713      	str	r3, [r2, #112]	; 0x70
 8002d6a:	e01c      	b.n	8002da6 <HAL_RCC_OscConfig+0x376>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b05      	cmp	r3, #5
 8002d72:	d10c      	bne.n	8002d8e <HAL_RCC_OscConfig+0x35e>
 8002d74:	4b62      	ldr	r3, [pc, #392]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	4a61      	ldr	r2, [pc, #388]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d7a:	f043 0304 	orr.w	r3, r3, #4
 8002d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d80:	4b5f      	ldr	r3, [pc, #380]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d84:	4a5e      	ldr	r2, [pc, #376]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d86:	f043 0301 	orr.w	r3, r3, #1
 8002d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8c:	e00b      	b.n	8002da6 <HAL_RCC_OscConfig+0x376>
 8002d8e:	4b5c      	ldr	r3, [pc, #368]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d92:	4a5b      	ldr	r2, [pc, #364]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d94:	f023 0301 	bic.w	r3, r3, #1
 8002d98:	6713      	str	r3, [r2, #112]	; 0x70
 8002d9a:	4b59      	ldr	r3, [pc, #356]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9e:	4a58      	ldr	r2, [pc, #352]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002da0:	f023 0304 	bic.w	r3, r3, #4
 8002da4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d015      	beq.n	8002dda <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dae:	f7fe fa13 	bl	80011d8 <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db4:	e00a      	b.n	8002dcc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db6:	f7fe fa0f 	bl	80011d8 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e0d8      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dcc:	4b4c      	ldr	r3, [pc, #304]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ee      	beq.n	8002db6 <HAL_RCC_OscConfig+0x386>
 8002dd8:	e014      	b.n	8002e04 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dda:	f7fe f9fd 	bl	80011d8 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de0:	e00a      	b.n	8002df8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002de2:	f7fe f9f9 	bl	80011d8 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e0c2      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df8:	4b41      	ldr	r3, [pc, #260]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1ee      	bne.n	8002de2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e04:	7dfb      	ldrb	r3, [r7, #23]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d105      	bne.n	8002e16 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e0a:	4b3d      	ldr	r3, [pc, #244]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	4a3c      	ldr	r2, [pc, #240]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 80ae 	beq.w	8002f7c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e20:	4b37      	ldr	r3, [pc, #220]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f003 030c 	and.w	r3, r3, #12
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d06d      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d14b      	bne.n	8002ecc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e34:	4b32      	ldr	r3, [pc, #200]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a31      	ldr	r2, [pc, #196]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7fe f9ca 	bl	80011d8 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e48:	f7fe f9c6 	bl	80011d8 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e091      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5a:	4b29      	ldr	r3, [pc, #164]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69da      	ldr	r2, [r3, #28]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	019b      	lsls	r3, r3, #6
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	085b      	lsrs	r3, r3, #1
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	041b      	lsls	r3, r3, #16
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e88:	061b      	lsls	r3, r3, #24
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	071b      	lsls	r3, r3, #28
 8002e92:	491b      	ldr	r1, [pc, #108]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e98:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a18      	ldr	r2, [pc, #96]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ea2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7fe f998 	bl	80011d8 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eac:	f7fe f994 	bl	80011d8 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e05f      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0f0      	beq.n	8002eac <HAL_RCC_OscConfig+0x47c>
 8002eca:	e057      	b.n	8002f7c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a0b      	ldr	r2, [pc, #44]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ed2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ed6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe f97e 	bl	80011d8 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee0:	f7fe f97a 	bl	80011d8 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e045      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef2:	4b03      	ldr	r3, [pc, #12]	; (8002f00 <HAL_RCC_OscConfig+0x4d0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f0      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x4b0>
 8002efe:	e03d      	b.n	8002f7c <HAL_RCC_OscConfig+0x54c>
 8002f00:	40023800 	.word	0x40023800
 8002f04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f08:	4b1f      	ldr	r3, [pc, #124]	; (8002f88 <HAL_RCC_OscConfig+0x558>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d030      	beq.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d129      	bne.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d122      	bne.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f38:	4013      	ands	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f3e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d119      	bne.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4e:	085b      	lsrs	r3, r3, #1
 8002f50:	3b01      	subs	r3, #1
 8002f52:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d10f      	bne.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d107      	bne.n	8002f78 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d001      	beq.n	8002f7c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800

08002f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0d0      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b6a      	ldr	r3, [pc, #424]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 030f 	and.w	r3, r3, #15
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d910      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b67      	ldr	r3, [pc, #412]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f023 020f 	bic.w	r2, r3, #15
 8002fba:	4965      	ldr	r1, [pc, #404]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc2:	4b63      	ldr	r3, [pc, #396]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 030f 	and.w	r3, r3, #15
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d001      	beq.n	8002fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e0b8      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d020      	beq.n	8003022 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d005      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fec:	4b59      	ldr	r3, [pc, #356]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	4a58      	ldr	r2, [pc, #352]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8002ff2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ff6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003004:	4b53      	ldr	r3, [pc, #332]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	4a52      	ldr	r2, [pc, #328]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 800300a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800300e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003010:	4b50      	ldr	r3, [pc, #320]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	494d      	ldr	r1, [pc, #308]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d040      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d107      	bne.n	8003046 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	4b47      	ldr	r3, [pc, #284]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d115      	bne.n	800306e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e07f      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2b02      	cmp	r3, #2
 800304c:	d107      	bne.n	800305e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304e:	4b41      	ldr	r3, [pc, #260]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e073      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800305e:	4b3d      	ldr	r3, [pc, #244]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e06b      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306e:	4b39      	ldr	r3, [pc, #228]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f023 0203 	bic.w	r2, r3, #3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	4936      	ldr	r1, [pc, #216]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 800307c:	4313      	orrs	r3, r2
 800307e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003080:	f7fe f8aa 	bl	80011d8 <HAL_GetTick>
 8003084:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003086:	e00a      	b.n	800309e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003088:	f7fe f8a6 	bl	80011d8 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	f241 3288 	movw	r2, #5000	; 0x1388
 8003096:	4293      	cmp	r3, r2
 8003098:	d901      	bls.n	800309e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e053      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309e:	4b2d      	ldr	r3, [pc, #180]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 020c 	and.w	r2, r3, #12
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d1eb      	bne.n	8003088 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b0:	4b27      	ldr	r3, [pc, #156]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d210      	bcs.n	80030e0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030be:	4b24      	ldr	r3, [pc, #144]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f023 020f 	bic.w	r2, r3, #15
 80030c6:	4922      	ldr	r1, [pc, #136]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ce:	4b20      	ldr	r3, [pc, #128]	; (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e032      	b.n	8003146 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d008      	beq.n	80030fe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030ec:	4b19      	ldr	r3, [pc, #100]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	4916      	ldr	r1, [pc, #88]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d009      	beq.n	800311e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800310a:	4b12      	ldr	r3, [pc, #72]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	490e      	ldr	r1, [pc, #56]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800311e:	f000 f821 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 8003122:	4602      	mov	r2, r0
 8003124:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	490a      	ldr	r1, [pc, #40]	; (8003158 <HAL_RCC_ClockConfig+0x1cc>)
 8003130:	5ccb      	ldrb	r3, [r1, r3]
 8003132:	fa22 f303 	lsr.w	r3, r2, r3
 8003136:	4a09      	ldr	r2, [pc, #36]	; (800315c <HAL_RCC_ClockConfig+0x1d0>)
 8003138:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800313a:	4b09      	ldr	r3, [pc, #36]	; (8003160 <HAL_RCC_ClockConfig+0x1d4>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe f806 	bl	8001150 <HAL_InitTick>

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40023c00 	.word	0x40023c00
 8003154:	40023800 	.word	0x40023800
 8003158:	080071a0 	.word	0x080071a0
 800315c:	20000000 	.word	0x20000000
 8003160:	20000004 	.word	0x20000004

08003164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003164:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003168:	b090      	sub	sp, #64	; 0x40
 800316a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800316c:	2300      	movs	r3, #0
 800316e:	637b      	str	r3, [r7, #52]	; 0x34
 8003170:	2300      	movs	r3, #0
 8003172:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003174:	2300      	movs	r3, #0
 8003176:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800317c:	4b59      	ldr	r3, [pc, #356]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 030c 	and.w	r3, r3, #12
 8003184:	2b08      	cmp	r3, #8
 8003186:	d00d      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003188:	2b08      	cmp	r3, #8
 800318a:	f200 80a1 	bhi.w	80032d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <HAL_RCC_GetSysClockFreq+0x34>
 8003192:	2b04      	cmp	r3, #4
 8003194:	d003      	beq.n	800319e <HAL_RCC_GetSysClockFreq+0x3a>
 8003196:	e09b      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003198:	4b53      	ldr	r3, [pc, #332]	; (80032e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800319a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800319c:	e09b      	b.n	80032d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800319e:	4b53      	ldr	r3, [pc, #332]	; (80032ec <HAL_RCC_GetSysClockFreq+0x188>)
 80031a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031a2:	e098      	b.n	80032d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031a4:	4b4f      	ldr	r3, [pc, #316]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031ac:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031ae:	4b4d      	ldr	r3, [pc, #308]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d028      	beq.n	800320c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ba:	4b4a      	ldr	r3, [pc, #296]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	099b      	lsrs	r3, r3, #6
 80031c0:	2200      	movs	r2, #0
 80031c2:	623b      	str	r3, [r7, #32]
 80031c4:	627a      	str	r2, [r7, #36]	; 0x24
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80031cc:	2100      	movs	r1, #0
 80031ce:	4b47      	ldr	r3, [pc, #284]	; (80032ec <HAL_RCC_GetSysClockFreq+0x188>)
 80031d0:	fb03 f201 	mul.w	r2, r3, r1
 80031d4:	2300      	movs	r3, #0
 80031d6:	fb00 f303 	mul.w	r3, r0, r3
 80031da:	4413      	add	r3, r2
 80031dc:	4a43      	ldr	r2, [pc, #268]	; (80032ec <HAL_RCC_GetSysClockFreq+0x188>)
 80031de:	fba0 1202 	umull	r1, r2, r0, r2
 80031e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031e4:	460a      	mov	r2, r1
 80031e6:	62ba      	str	r2, [r7, #40]	; 0x28
 80031e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031ea:	4413      	add	r3, r2
 80031ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031f0:	2200      	movs	r2, #0
 80031f2:	61bb      	str	r3, [r7, #24]
 80031f4:	61fa      	str	r2, [r7, #28]
 80031f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80031fe:	f7fd f877 	bl	80002f0 <__aeabi_uldivmod>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	4613      	mov	r3, r2
 8003208:	63fb      	str	r3, [r7, #60]	; 0x3c
 800320a:	e053      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800320c:	4b35      	ldr	r3, [pc, #212]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	2200      	movs	r2, #0
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	617a      	str	r2, [r7, #20]
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800321e:	f04f 0b00 	mov.w	fp, #0
 8003222:	4652      	mov	r2, sl
 8003224:	465b      	mov	r3, fp
 8003226:	f04f 0000 	mov.w	r0, #0
 800322a:	f04f 0100 	mov.w	r1, #0
 800322e:	0159      	lsls	r1, r3, #5
 8003230:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003234:	0150      	lsls	r0, r2, #5
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	ebb2 080a 	subs.w	r8, r2, sl
 800323e:	eb63 090b 	sbc.w	r9, r3, fp
 8003242:	f04f 0200 	mov.w	r2, #0
 8003246:	f04f 0300 	mov.w	r3, #0
 800324a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800324e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003252:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003256:	ebb2 0408 	subs.w	r4, r2, r8
 800325a:	eb63 0509 	sbc.w	r5, r3, r9
 800325e:	f04f 0200 	mov.w	r2, #0
 8003262:	f04f 0300 	mov.w	r3, #0
 8003266:	00eb      	lsls	r3, r5, #3
 8003268:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800326c:	00e2      	lsls	r2, r4, #3
 800326e:	4614      	mov	r4, r2
 8003270:	461d      	mov	r5, r3
 8003272:	eb14 030a 	adds.w	r3, r4, sl
 8003276:	603b      	str	r3, [r7, #0]
 8003278:	eb45 030b 	adc.w	r3, r5, fp
 800327c:	607b      	str	r3, [r7, #4]
 800327e:	f04f 0200 	mov.w	r2, #0
 8003282:	f04f 0300 	mov.w	r3, #0
 8003286:	e9d7 4500 	ldrd	r4, r5, [r7]
 800328a:	4629      	mov	r1, r5
 800328c:	028b      	lsls	r3, r1, #10
 800328e:	4621      	mov	r1, r4
 8003290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003294:	4621      	mov	r1, r4
 8003296:	028a      	lsls	r2, r1, #10
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800329e:	2200      	movs	r2, #0
 80032a0:	60bb      	str	r3, [r7, #8]
 80032a2:	60fa      	str	r2, [r7, #12]
 80032a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032a8:	f7fd f822 	bl	80002f0 <__aeabi_uldivmod>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4613      	mov	r3, r2
 80032b2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	0c1b      	lsrs	r3, r3, #16
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	3301      	adds	r3, #1
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80032c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80032ce:	e002      	b.n	80032d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032d0:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80032d2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80032d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3740      	adds	r7, #64	; 0x40
 80032dc:	46bd      	mov	sp, r7
 80032de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032e2:	bf00      	nop
 80032e4:	40023800 	.word	0x40023800
 80032e8:	00f42400 	.word	0x00f42400
 80032ec:	017d7840 	.word	0x017d7840

080032f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032f4:	4b03      	ldr	r3, [pc, #12]	; (8003304 <HAL_RCC_GetHCLKFreq+0x14>)
 80032f6:	681b      	ldr	r3, [r3, #0]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	20000000 	.word	0x20000000

08003308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800330c:	f7ff fff0 	bl	80032f0 <HAL_RCC_GetHCLKFreq>
 8003310:	4602      	mov	r2, r0
 8003312:	4b05      	ldr	r3, [pc, #20]	; (8003328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	0a9b      	lsrs	r3, r3, #10
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	4903      	ldr	r1, [pc, #12]	; (800332c <HAL_RCC_GetPCLK1Freq+0x24>)
 800331e:	5ccb      	ldrb	r3, [r1, r3]
 8003320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40023800 	.word	0x40023800
 800332c:	080071b0 	.word	0x080071b0

08003330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003334:	f7ff ffdc 	bl	80032f0 <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	0b5b      	lsrs	r3, r3, #13
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4903      	ldr	r1, [pc, #12]	; (8003354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40023800 	.word	0x40023800
 8003354:	080071b0 	.word	0x080071b0

08003358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800336c:	2300      	movs	r3, #0
 800336e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003370:	2300      	movs	r3, #0
 8003372:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	d012      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003380:	4b69      	ldr	r3, [pc, #420]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4a68      	ldr	r2, [pc, #416]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003386:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800338a:	6093      	str	r3, [r2, #8]
 800338c:	4b66      	ldr	r3, [pc, #408]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003394:	4964      	ldr	r1, [pc, #400]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003396:	4313      	orrs	r3, r2
 8003398:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80033a2:	2301      	movs	r3, #1
 80033a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d017      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033b2:	4b5d      	ldr	r3, [pc, #372]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c0:	4959      	ldr	r1, [pc, #356]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033d0:	d101      	bne.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80033d2:	2301      	movs	r3, #1
 80033d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d101      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80033de:	2301      	movs	r3, #1
 80033e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d017      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033ee:	4b4e      	ldr	r3, [pc, #312]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	494a      	ldr	r1, [pc, #296]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003408:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800340c:	d101      	bne.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800340e:	2301      	movs	r3, #1
 8003410:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800341a:	2301      	movs	r3, #1
 800341c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800342a:	2301      	movs	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0320 	and.w	r3, r3, #32
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 808b 	beq.w	8003552 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800343c:	4b3a      	ldr	r3, [pc, #232]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	4a39      	ldr	r2, [pc, #228]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003446:	6413      	str	r3, [r2, #64]	; 0x40
 8003448:	4b37      	ldr	r3, [pc, #220]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003450:	60bb      	str	r3, [r7, #8]
 8003452:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003454:	4b35      	ldr	r3, [pc, #212]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a34      	ldr	r2, [pc, #208]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800345a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800345e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003460:	f7fd feba 	bl	80011d8 <HAL_GetTick>
 8003464:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003466:	e008      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003468:	f7fd feb6 	bl	80011d8 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	; 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e38f      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800347a:	4b2c      	ldr	r3, [pc, #176]	; (800352c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003486:	4b28      	ldr	r3, [pc, #160]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800348e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d035      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d02e      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034a4:	4b20      	ldr	r3, [pc, #128]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b2:	4a1d      	ldr	r2, [pc, #116]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034ba:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034be:	4a1a      	ldr	r2, [pc, #104]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80034c6:	4a18      	ldr	r2, [pc, #96]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80034cc:	4b16      	ldr	r3, [pc, #88]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d0:	f003 0301 	and.w	r3, r3, #1
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d114      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d8:	f7fd fe7e 	bl	80011d8 <HAL_GetTick>
 80034dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034de:	e00a      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e0:	f7fd fe7a 	bl	80011d8 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e351      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f6:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0ee      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800350a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800350e:	d111      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003510:	4b05      	ldr	r3, [pc, #20]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800351c:	4b04      	ldr	r3, [pc, #16]	; (8003530 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800351e:	400b      	ands	r3, r1
 8003520:	4901      	ldr	r1, [pc, #4]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003522:	4313      	orrs	r3, r2
 8003524:	608b      	str	r3, [r1, #8]
 8003526:	e00b      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003528:	40023800 	.word	0x40023800
 800352c:	40007000 	.word	0x40007000
 8003530:	0ffffcff 	.word	0x0ffffcff
 8003534:	4bac      	ldr	r3, [pc, #688]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	4aab      	ldr	r2, [pc, #684]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800353e:	6093      	str	r3, [r2, #8]
 8003540:	4ba9      	ldr	r3, [pc, #676]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003542:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003548:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800354c:	49a6      	ldr	r1, [pc, #664]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800354e:	4313      	orrs	r3, r2
 8003550:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b00      	cmp	r3, #0
 800355c:	d010      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800355e:	4ba2      	ldr	r3, [pc, #648]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003560:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003564:	4aa0      	ldr	r2, [pc, #640]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003566:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800356a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800356e:	4b9e      	ldr	r3, [pc, #632]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003570:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	499b      	ldr	r1, [pc, #620]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800358c:	4b96      	ldr	r3, [pc, #600]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003592:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800359a:	4993      	ldr	r1, [pc, #588]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035ae:	4b8e      	ldr	r3, [pc, #568]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035bc:	498a      	ldr	r1, [pc, #552]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035d0:	4b85      	ldr	r3, [pc, #532]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035de:	4982      	ldr	r1, [pc, #520]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035f2:	4b7d      	ldr	r3, [pc, #500]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003600:	4979      	ldr	r1, [pc, #484]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003614:	4b74      	ldr	r3, [pc, #464]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	f023 0203 	bic.w	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	4971      	ldr	r1, [pc, #452]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003636:	4b6c      	ldr	r3, [pc, #432]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363c:	f023 020c 	bic.w	r2, r3, #12
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003644:	4968      	ldr	r1, [pc, #416]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003658:	4b63      	ldr	r3, [pc, #396]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003666:	4960      	ldr	r1, [pc, #384]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003668:	4313      	orrs	r3, r2
 800366a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800367a:	4b5b      	ldr	r3, [pc, #364]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003680:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003688:	4957      	ldr	r1, [pc, #348]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800368a:	4313      	orrs	r3, r2
 800368c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00a      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800369c:	4b52      	ldr	r3, [pc, #328]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036aa:	494f      	ldr	r1, [pc, #316]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00a      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80036be:	4b4a      	ldr	r3, [pc, #296]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036cc:	4946      	ldr	r1, [pc, #280]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00a      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80036e0:	4b41      	ldr	r3, [pc, #260]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ee:	493e      	ldr	r1, [pc, #248]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00a      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003702:	4b39      	ldr	r3, [pc, #228]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003708:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003710:	4935      	ldr	r1, [pc, #212]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003712:	4313      	orrs	r3, r2
 8003714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003724:	4b30      	ldr	r3, [pc, #192]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003732:	492d      	ldr	r1, [pc, #180]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003734:	4313      	orrs	r3, r2
 8003736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d011      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003746:	4b28      	ldr	r3, [pc, #160]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003754:	4924      	ldr	r1, [pc, #144]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003756:	4313      	orrs	r3, r2
 8003758:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003760:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003764:	d101      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003766:	2301      	movs	r3, #1
 8003768:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003776:	2301      	movs	r3, #1
 8003778:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003786:	4b18      	ldr	r3, [pc, #96]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003794:	4914      	ldr	r1, [pc, #80]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037a8:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037b8:	490b      	ldr	r1, [pc, #44]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00f      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80037cc:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037d2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037dc:	4902      	ldr	r1, [pc, #8]	; (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80037e4:	e002      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x494>
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00b      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037f8:	4b8a      	ldr	r3, [pc, #552]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003808:	4986      	ldr	r1, [pc, #536]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00b      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800381c:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800381e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003822:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800382c:	497d      	ldr	r1, [pc, #500]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d006      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 80d6 	beq.w	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003848:	4b76      	ldr	r3, [pc, #472]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a75      	ldr	r2, [pc, #468]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800384e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003854:	f7fd fcc0 	bl	80011d8 <HAL_GetTick>
 8003858:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800385c:	f7fd fcbc 	bl	80011d8 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b64      	cmp	r3, #100	; 0x64
 8003868:	d901      	bls.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e195      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800386e:	4b6d      	ldr	r3, [pc, #436]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d021      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800388a:	2b00      	cmp	r3, #0
 800388c:	d11d      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800388e:	4b65      	ldr	r3, [pc, #404]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003894:	0c1b      	lsrs	r3, r3, #16
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800389c:	4b61      	ldr	r3, [pc, #388]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800389e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a2:	0e1b      	lsrs	r3, r3, #24
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	019a      	lsls	r2, r3, #6
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	041b      	lsls	r3, r3, #16
 80038b4:	431a      	orrs	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	061b      	lsls	r3, r3, #24
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	071b      	lsls	r3, r3, #28
 80038c2:	4958      	ldr	r1, [pc, #352]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038de:	d00a      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d02e      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038f4:	d129      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038f6:	4b4b      	ldr	r3, [pc, #300]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038fc:	0c1b      	lsrs	r3, r3, #16
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003904:	4b47      	ldr	r3, [pc, #284]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800390a:	0f1b      	lsrs	r3, r3, #28
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	019a      	lsls	r2, r3, #6
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	041b      	lsls	r3, r3, #16
 800391c:	431a      	orrs	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	061b      	lsls	r3, r3, #24
 8003924:	431a      	orrs	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	071b      	lsls	r3, r3, #28
 800392a:	493e      	ldr	r1, [pc, #248]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003932:	4b3c      	ldr	r3, [pc, #240]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003934:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003938:	f023 021f 	bic.w	r2, r3, #31
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	3b01      	subs	r3, #1
 8003942:	4938      	ldr	r1, [pc, #224]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d01d      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003956:	4b33      	ldr	r3, [pc, #204]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003958:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395c:	0e1b      	lsrs	r3, r3, #24
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003964:	4b2f      	ldr	r3, [pc, #188]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003966:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800396a:	0f1b      	lsrs	r3, r3, #28
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	019a      	lsls	r2, r3, #6
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	041b      	lsls	r3, r3, #16
 800397e:	431a      	orrs	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	061b      	lsls	r3, r3, #24
 8003984:	431a      	orrs	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	071b      	lsls	r3, r3, #28
 800398a:	4926      	ldr	r1, [pc, #152]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d011      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	019a      	lsls	r2, r3, #6
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	041b      	lsls	r3, r3, #16
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	061b      	lsls	r3, r3, #24
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	071b      	lsls	r3, r3, #28
 80039ba:	491a      	ldr	r1, [pc, #104]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039c2:	4b18      	ldr	r3, [pc, #96]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a17      	ldr	r2, [pc, #92]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039ce:	f7fd fc03 	bl	80011d8 <HAL_GetTick>
 80039d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039d4:	e008      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039d6:	f7fd fbff 	bl	80011d8 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b64      	cmp	r3, #100	; 0x64
 80039e2:	d901      	bls.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e0d8      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039e8:	4b0e      	ldr	r3, [pc, #56]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0f0      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	f040 80ce 	bne.w	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80039fc:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a08:	f7fd fbe6 	bl	80011d8 <HAL_GetTick>
 8003a0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a0e:	e00b      	b.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a10:	f7fd fbe2 	bl	80011d8 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	; 0x64
 8003a1c:	d904      	bls.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e0bb      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a22:	bf00      	nop
 8003a24:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a28:	4b5e      	ldr	r3, [pc, #376]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a34:	d0ec      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d02e      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d12a      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a5e:	4b51      	ldr	r3, [pc, #324]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a64:	0c1b      	lsrs	r3, r3, #16
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a6c:	4b4d      	ldr	r3, [pc, #308]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a72:	0f1b      	lsrs	r3, r3, #28
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	019a      	lsls	r2, r3, #6
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	041b      	lsls	r3, r3, #16
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	061b      	lsls	r3, r3, #24
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	071b      	lsls	r3, r3, #28
 8003a92:	4944      	ldr	r1, [pc, #272]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a9a:	4b42      	ldr	r3, [pc, #264]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aa0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	021b      	lsls	r3, r3, #8
 8003aac:	493d      	ldr	r1, [pc, #244]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d022      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ac4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ac8:	d11d      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003aca:	4b36      	ldr	r3, [pc, #216]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad0:	0e1b      	lsrs	r3, r3, #24
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ad8:	4b32      	ldr	r3, [pc, #200]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ade:	0f1b      	lsrs	r3, r3, #28
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	019a      	lsls	r2, r3, #6
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	041b      	lsls	r3, r3, #16
 8003af2:	431a      	orrs	r2, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	061b      	lsls	r3, r3, #24
 8003af8:	431a      	orrs	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	071b      	lsls	r3, r3, #28
 8003afe:	4929      	ldr	r1, [pc, #164]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d028      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b12:	4b24      	ldr	r3, [pc, #144]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b18:	0e1b      	lsrs	r3, r3, #24
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b20:	4b20      	ldr	r3, [pc, #128]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	0c1b      	lsrs	r3, r3, #16
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	019a      	lsls	r2, r3, #6
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	041b      	lsls	r3, r3, #16
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	061b      	lsls	r3, r3, #24
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	071b      	lsls	r3, r3, #28
 8003b46:	4917      	ldr	r1, [pc, #92]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b4e:	4b15      	ldr	r3, [pc, #84]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	4911      	ldr	r1, [pc, #68]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b64:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a0e      	ldr	r2, [pc, #56]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b70:	f7fd fb32 	bl	80011d8 <HAL_GetTick>
 8003b74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b78:	f7fd fb2e 	bl	80011d8 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e007      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b8a:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b96:	d1ef      	bne.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3720      	adds	r7, #32
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40023800 	.word	0x40023800

08003ba8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e040      	b.n	8003c3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d106      	bne.n	8003bd0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7fd f91e 	bl	8000e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2224      	movs	r2, #36	; 0x24
 8003bd4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0201 	bic.w	r2, r2, #1
 8003be4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f8b0 	bl	8003d4c <UART_SetConfig>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e022      	b.n	8003c3c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fb08 	bl	8004214 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f042 0201 	orr.w	r2, r2, #1
 8003c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fb8f 	bl	8004358 <UART_CheckIdleState>
 8003c3a:	4603      	mov	r3, r0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3708      	adds	r7, #8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08a      	sub	sp, #40	; 0x28
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c58:	2b20      	cmp	r3, #32
 8003c5a:	d171      	bne.n	8003d40 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <HAL_UART_Transmit+0x24>
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d101      	bne.n	8003c6c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e06a      	b.n	8003d42 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2221      	movs	r2, #33	; 0x21
 8003c78:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c7a:	f7fd faad 	bl	80011d8 <HAL_GetTick>
 8003c7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	88fa      	ldrh	r2, [r7, #6]
 8003c84:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	88fa      	ldrh	r2, [r7, #6]
 8003c8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c98:	d108      	bne.n	8003cac <HAL_UART_Transmit+0x68>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d104      	bne.n	8003cac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	e003      	b.n	8003cb4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cb4:	e02c      	b.n	8003d10 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2180      	movs	r1, #128	; 0x80
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 fb96 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e038      	b.n	8003d42 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10b      	bne.n	8003cee <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ce4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	3302      	adds	r3, #2
 8003cea:	61bb      	str	r3, [r7, #24]
 8003cec:	e007      	b.n	8003cfe <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	781a      	ldrb	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1cc      	bne.n	8003cb6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	2200      	movs	r2, #0
 8003d24:	2140      	movs	r1, #64	; 0x40
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 fb63 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e005      	b.n	8003d42 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	e000      	b.n	8003d42 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003d40:	2302      	movs	r3, #2
  }
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3720      	adds	r7, #32
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
	...

08003d4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b088      	sub	sp, #32
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d54:	2300      	movs	r3, #0
 8003d56:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	69db      	ldr	r3, [r3, #28]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	4ba6      	ldr	r3, [pc, #664]	; (8004010 <UART_SetConfig+0x2c4>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6812      	ldr	r2, [r2, #0]
 8003d7e:	6979      	ldr	r1, [r7, #20]
 8003d80:	430b      	orrs	r3, r1
 8003d82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a94      	ldr	r2, [pc, #592]	; (8004014 <UART_SetConfig+0x2c8>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d120      	bne.n	8003e0a <UART_SetConfig+0xbe>
 8003dc8:	4b93      	ldr	r3, [pc, #588]	; (8004018 <UART_SetConfig+0x2cc>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dce:	f003 0303 	and.w	r3, r3, #3
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d816      	bhi.n	8003e04 <UART_SetConfig+0xb8>
 8003dd6:	a201      	add	r2, pc, #4	; (adr r2, 8003ddc <UART_SetConfig+0x90>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003ded 	.word	0x08003ded
 8003de0:	08003df9 	.word	0x08003df9
 8003de4:	08003df3 	.word	0x08003df3
 8003de8:	08003dff 	.word	0x08003dff
 8003dec:	2301      	movs	r3, #1
 8003dee:	77fb      	strb	r3, [r7, #31]
 8003df0:	e150      	b.n	8004094 <UART_SetConfig+0x348>
 8003df2:	2302      	movs	r3, #2
 8003df4:	77fb      	strb	r3, [r7, #31]
 8003df6:	e14d      	b.n	8004094 <UART_SetConfig+0x348>
 8003df8:	2304      	movs	r3, #4
 8003dfa:	77fb      	strb	r3, [r7, #31]
 8003dfc:	e14a      	b.n	8004094 <UART_SetConfig+0x348>
 8003dfe:	2308      	movs	r3, #8
 8003e00:	77fb      	strb	r3, [r7, #31]
 8003e02:	e147      	b.n	8004094 <UART_SetConfig+0x348>
 8003e04:	2310      	movs	r3, #16
 8003e06:	77fb      	strb	r3, [r7, #31]
 8003e08:	e144      	b.n	8004094 <UART_SetConfig+0x348>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a83      	ldr	r2, [pc, #524]	; (800401c <UART_SetConfig+0x2d0>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d132      	bne.n	8003e7a <UART_SetConfig+0x12e>
 8003e14:	4b80      	ldr	r3, [pc, #512]	; (8004018 <UART_SetConfig+0x2cc>)
 8003e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1a:	f003 030c 	and.w	r3, r3, #12
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	d828      	bhi.n	8003e74 <UART_SetConfig+0x128>
 8003e22:	a201      	add	r2, pc, #4	; (adr r2, 8003e28 <UART_SetConfig+0xdc>)
 8003e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e28:	08003e5d 	.word	0x08003e5d
 8003e2c:	08003e75 	.word	0x08003e75
 8003e30:	08003e75 	.word	0x08003e75
 8003e34:	08003e75 	.word	0x08003e75
 8003e38:	08003e69 	.word	0x08003e69
 8003e3c:	08003e75 	.word	0x08003e75
 8003e40:	08003e75 	.word	0x08003e75
 8003e44:	08003e75 	.word	0x08003e75
 8003e48:	08003e63 	.word	0x08003e63
 8003e4c:	08003e75 	.word	0x08003e75
 8003e50:	08003e75 	.word	0x08003e75
 8003e54:	08003e75 	.word	0x08003e75
 8003e58:	08003e6f 	.word	0x08003e6f
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
 8003e60:	e118      	b.n	8004094 <UART_SetConfig+0x348>
 8003e62:	2302      	movs	r3, #2
 8003e64:	77fb      	strb	r3, [r7, #31]
 8003e66:	e115      	b.n	8004094 <UART_SetConfig+0x348>
 8003e68:	2304      	movs	r3, #4
 8003e6a:	77fb      	strb	r3, [r7, #31]
 8003e6c:	e112      	b.n	8004094 <UART_SetConfig+0x348>
 8003e6e:	2308      	movs	r3, #8
 8003e70:	77fb      	strb	r3, [r7, #31]
 8003e72:	e10f      	b.n	8004094 <UART_SetConfig+0x348>
 8003e74:	2310      	movs	r3, #16
 8003e76:	77fb      	strb	r3, [r7, #31]
 8003e78:	e10c      	b.n	8004094 <UART_SetConfig+0x348>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a68      	ldr	r2, [pc, #416]	; (8004020 <UART_SetConfig+0x2d4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d120      	bne.n	8003ec6 <UART_SetConfig+0x17a>
 8003e84:	4b64      	ldr	r3, [pc, #400]	; (8004018 <UART_SetConfig+0x2cc>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e8e:	2b30      	cmp	r3, #48	; 0x30
 8003e90:	d013      	beq.n	8003eba <UART_SetConfig+0x16e>
 8003e92:	2b30      	cmp	r3, #48	; 0x30
 8003e94:	d814      	bhi.n	8003ec0 <UART_SetConfig+0x174>
 8003e96:	2b20      	cmp	r3, #32
 8003e98:	d009      	beq.n	8003eae <UART_SetConfig+0x162>
 8003e9a:	2b20      	cmp	r3, #32
 8003e9c:	d810      	bhi.n	8003ec0 <UART_SetConfig+0x174>
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <UART_SetConfig+0x15c>
 8003ea2:	2b10      	cmp	r3, #16
 8003ea4:	d006      	beq.n	8003eb4 <UART_SetConfig+0x168>
 8003ea6:	e00b      	b.n	8003ec0 <UART_SetConfig+0x174>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	77fb      	strb	r3, [r7, #31]
 8003eac:	e0f2      	b.n	8004094 <UART_SetConfig+0x348>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	77fb      	strb	r3, [r7, #31]
 8003eb2:	e0ef      	b.n	8004094 <UART_SetConfig+0x348>
 8003eb4:	2304      	movs	r3, #4
 8003eb6:	77fb      	strb	r3, [r7, #31]
 8003eb8:	e0ec      	b.n	8004094 <UART_SetConfig+0x348>
 8003eba:	2308      	movs	r3, #8
 8003ebc:	77fb      	strb	r3, [r7, #31]
 8003ebe:	e0e9      	b.n	8004094 <UART_SetConfig+0x348>
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	e0e6      	b.n	8004094 <UART_SetConfig+0x348>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a56      	ldr	r2, [pc, #344]	; (8004024 <UART_SetConfig+0x2d8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d120      	bne.n	8003f12 <UART_SetConfig+0x1c6>
 8003ed0:	4b51      	ldr	r3, [pc, #324]	; (8004018 <UART_SetConfig+0x2cc>)
 8003ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eda:	2bc0      	cmp	r3, #192	; 0xc0
 8003edc:	d013      	beq.n	8003f06 <UART_SetConfig+0x1ba>
 8003ede:	2bc0      	cmp	r3, #192	; 0xc0
 8003ee0:	d814      	bhi.n	8003f0c <UART_SetConfig+0x1c0>
 8003ee2:	2b80      	cmp	r3, #128	; 0x80
 8003ee4:	d009      	beq.n	8003efa <UART_SetConfig+0x1ae>
 8003ee6:	2b80      	cmp	r3, #128	; 0x80
 8003ee8:	d810      	bhi.n	8003f0c <UART_SetConfig+0x1c0>
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <UART_SetConfig+0x1a8>
 8003eee:	2b40      	cmp	r3, #64	; 0x40
 8003ef0:	d006      	beq.n	8003f00 <UART_SetConfig+0x1b4>
 8003ef2:	e00b      	b.n	8003f0c <UART_SetConfig+0x1c0>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	77fb      	strb	r3, [r7, #31]
 8003ef8:	e0cc      	b.n	8004094 <UART_SetConfig+0x348>
 8003efa:	2302      	movs	r3, #2
 8003efc:	77fb      	strb	r3, [r7, #31]
 8003efe:	e0c9      	b.n	8004094 <UART_SetConfig+0x348>
 8003f00:	2304      	movs	r3, #4
 8003f02:	77fb      	strb	r3, [r7, #31]
 8003f04:	e0c6      	b.n	8004094 <UART_SetConfig+0x348>
 8003f06:	2308      	movs	r3, #8
 8003f08:	77fb      	strb	r3, [r7, #31]
 8003f0a:	e0c3      	b.n	8004094 <UART_SetConfig+0x348>
 8003f0c:	2310      	movs	r3, #16
 8003f0e:	77fb      	strb	r3, [r7, #31]
 8003f10:	e0c0      	b.n	8004094 <UART_SetConfig+0x348>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a44      	ldr	r2, [pc, #272]	; (8004028 <UART_SetConfig+0x2dc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d125      	bne.n	8003f68 <UART_SetConfig+0x21c>
 8003f1c:	4b3e      	ldr	r3, [pc, #248]	; (8004018 <UART_SetConfig+0x2cc>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f2a:	d017      	beq.n	8003f5c <UART_SetConfig+0x210>
 8003f2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f30:	d817      	bhi.n	8003f62 <UART_SetConfig+0x216>
 8003f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f36:	d00b      	beq.n	8003f50 <UART_SetConfig+0x204>
 8003f38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f3c:	d811      	bhi.n	8003f62 <UART_SetConfig+0x216>
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <UART_SetConfig+0x1fe>
 8003f42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f46:	d006      	beq.n	8003f56 <UART_SetConfig+0x20a>
 8003f48:	e00b      	b.n	8003f62 <UART_SetConfig+0x216>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	77fb      	strb	r3, [r7, #31]
 8003f4e:	e0a1      	b.n	8004094 <UART_SetConfig+0x348>
 8003f50:	2302      	movs	r3, #2
 8003f52:	77fb      	strb	r3, [r7, #31]
 8003f54:	e09e      	b.n	8004094 <UART_SetConfig+0x348>
 8003f56:	2304      	movs	r3, #4
 8003f58:	77fb      	strb	r3, [r7, #31]
 8003f5a:	e09b      	b.n	8004094 <UART_SetConfig+0x348>
 8003f5c:	2308      	movs	r3, #8
 8003f5e:	77fb      	strb	r3, [r7, #31]
 8003f60:	e098      	b.n	8004094 <UART_SetConfig+0x348>
 8003f62:	2310      	movs	r3, #16
 8003f64:	77fb      	strb	r3, [r7, #31]
 8003f66:	e095      	b.n	8004094 <UART_SetConfig+0x348>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a2f      	ldr	r2, [pc, #188]	; (800402c <UART_SetConfig+0x2e0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d125      	bne.n	8003fbe <UART_SetConfig+0x272>
 8003f72:	4b29      	ldr	r3, [pc, #164]	; (8004018 <UART_SetConfig+0x2cc>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f80:	d017      	beq.n	8003fb2 <UART_SetConfig+0x266>
 8003f82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f86:	d817      	bhi.n	8003fb8 <UART_SetConfig+0x26c>
 8003f88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f8c:	d00b      	beq.n	8003fa6 <UART_SetConfig+0x25a>
 8003f8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f92:	d811      	bhi.n	8003fb8 <UART_SetConfig+0x26c>
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <UART_SetConfig+0x254>
 8003f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f9c:	d006      	beq.n	8003fac <UART_SetConfig+0x260>
 8003f9e:	e00b      	b.n	8003fb8 <UART_SetConfig+0x26c>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	77fb      	strb	r3, [r7, #31]
 8003fa4:	e076      	b.n	8004094 <UART_SetConfig+0x348>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	77fb      	strb	r3, [r7, #31]
 8003faa:	e073      	b.n	8004094 <UART_SetConfig+0x348>
 8003fac:	2304      	movs	r3, #4
 8003fae:	77fb      	strb	r3, [r7, #31]
 8003fb0:	e070      	b.n	8004094 <UART_SetConfig+0x348>
 8003fb2:	2308      	movs	r3, #8
 8003fb4:	77fb      	strb	r3, [r7, #31]
 8003fb6:	e06d      	b.n	8004094 <UART_SetConfig+0x348>
 8003fb8:	2310      	movs	r3, #16
 8003fba:	77fb      	strb	r3, [r7, #31]
 8003fbc:	e06a      	b.n	8004094 <UART_SetConfig+0x348>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a1b      	ldr	r2, [pc, #108]	; (8004030 <UART_SetConfig+0x2e4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d138      	bne.n	800403a <UART_SetConfig+0x2ee>
 8003fc8:	4b13      	ldr	r3, [pc, #76]	; (8004018 <UART_SetConfig+0x2cc>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fce:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003fd2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fd6:	d017      	beq.n	8004008 <UART_SetConfig+0x2bc>
 8003fd8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fdc:	d82a      	bhi.n	8004034 <UART_SetConfig+0x2e8>
 8003fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fe2:	d00b      	beq.n	8003ffc <UART_SetConfig+0x2b0>
 8003fe4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fe8:	d824      	bhi.n	8004034 <UART_SetConfig+0x2e8>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <UART_SetConfig+0x2aa>
 8003fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ff2:	d006      	beq.n	8004002 <UART_SetConfig+0x2b6>
 8003ff4:	e01e      	b.n	8004034 <UART_SetConfig+0x2e8>
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	77fb      	strb	r3, [r7, #31]
 8003ffa:	e04b      	b.n	8004094 <UART_SetConfig+0x348>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	77fb      	strb	r3, [r7, #31]
 8004000:	e048      	b.n	8004094 <UART_SetConfig+0x348>
 8004002:	2304      	movs	r3, #4
 8004004:	77fb      	strb	r3, [r7, #31]
 8004006:	e045      	b.n	8004094 <UART_SetConfig+0x348>
 8004008:	2308      	movs	r3, #8
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e042      	b.n	8004094 <UART_SetConfig+0x348>
 800400e:	bf00      	nop
 8004010:	efff69f3 	.word	0xefff69f3
 8004014:	40011000 	.word	0x40011000
 8004018:	40023800 	.word	0x40023800
 800401c:	40004400 	.word	0x40004400
 8004020:	40004800 	.word	0x40004800
 8004024:	40004c00 	.word	0x40004c00
 8004028:	40005000 	.word	0x40005000
 800402c:	40011400 	.word	0x40011400
 8004030:	40007800 	.word	0x40007800
 8004034:	2310      	movs	r3, #16
 8004036:	77fb      	strb	r3, [r7, #31]
 8004038:	e02c      	b.n	8004094 <UART_SetConfig+0x348>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a72      	ldr	r2, [pc, #456]	; (8004208 <UART_SetConfig+0x4bc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d125      	bne.n	8004090 <UART_SetConfig+0x344>
 8004044:	4b71      	ldr	r3, [pc, #452]	; (800420c <UART_SetConfig+0x4c0>)
 8004046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800404e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004052:	d017      	beq.n	8004084 <UART_SetConfig+0x338>
 8004054:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004058:	d817      	bhi.n	800408a <UART_SetConfig+0x33e>
 800405a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800405e:	d00b      	beq.n	8004078 <UART_SetConfig+0x32c>
 8004060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004064:	d811      	bhi.n	800408a <UART_SetConfig+0x33e>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <UART_SetConfig+0x326>
 800406a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800406e:	d006      	beq.n	800407e <UART_SetConfig+0x332>
 8004070:	e00b      	b.n	800408a <UART_SetConfig+0x33e>
 8004072:	2300      	movs	r3, #0
 8004074:	77fb      	strb	r3, [r7, #31]
 8004076:	e00d      	b.n	8004094 <UART_SetConfig+0x348>
 8004078:	2302      	movs	r3, #2
 800407a:	77fb      	strb	r3, [r7, #31]
 800407c:	e00a      	b.n	8004094 <UART_SetConfig+0x348>
 800407e:	2304      	movs	r3, #4
 8004080:	77fb      	strb	r3, [r7, #31]
 8004082:	e007      	b.n	8004094 <UART_SetConfig+0x348>
 8004084:	2308      	movs	r3, #8
 8004086:	77fb      	strb	r3, [r7, #31]
 8004088:	e004      	b.n	8004094 <UART_SetConfig+0x348>
 800408a:	2310      	movs	r3, #16
 800408c:	77fb      	strb	r3, [r7, #31]
 800408e:	e001      	b.n	8004094 <UART_SetConfig+0x348>
 8004090:	2310      	movs	r3, #16
 8004092:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800409c:	d15b      	bne.n	8004156 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800409e:	7ffb      	ldrb	r3, [r7, #31]
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d828      	bhi.n	80040f6 <UART_SetConfig+0x3aa>
 80040a4:	a201      	add	r2, pc, #4	; (adr r2, 80040ac <UART_SetConfig+0x360>)
 80040a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040aa:	bf00      	nop
 80040ac:	080040d1 	.word	0x080040d1
 80040b0:	080040d9 	.word	0x080040d9
 80040b4:	080040e1 	.word	0x080040e1
 80040b8:	080040f7 	.word	0x080040f7
 80040bc:	080040e7 	.word	0x080040e7
 80040c0:	080040f7 	.word	0x080040f7
 80040c4:	080040f7 	.word	0x080040f7
 80040c8:	080040f7 	.word	0x080040f7
 80040cc:	080040ef 	.word	0x080040ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d0:	f7ff f91a 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 80040d4:	61b8      	str	r0, [r7, #24]
        break;
 80040d6:	e013      	b.n	8004100 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040d8:	f7ff f92a 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 80040dc:	61b8      	str	r0, [r7, #24]
        break;
 80040de:	e00f      	b.n	8004100 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e0:	4b4b      	ldr	r3, [pc, #300]	; (8004210 <UART_SetConfig+0x4c4>)
 80040e2:	61bb      	str	r3, [r7, #24]
        break;
 80040e4:	e00c      	b.n	8004100 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e6:	f7ff f83d 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 80040ea:	61b8      	str	r0, [r7, #24]
        break;
 80040ec:	e008      	b.n	8004100 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040f2:	61bb      	str	r3, [r7, #24]
        break;
 80040f4:	e004      	b.n	8004100 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	77bb      	strb	r3, [r7, #30]
        break;
 80040fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d074      	beq.n	80041f0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	005a      	lsls	r2, r3, #1
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	085b      	lsrs	r3, r3, #1
 8004110:	441a      	add	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	fbb2 f3f3 	udiv	r3, r2, r3
 800411a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	2b0f      	cmp	r3, #15
 8004120:	d916      	bls.n	8004150 <UART_SetConfig+0x404>
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004128:	d212      	bcs.n	8004150 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	b29b      	uxth	r3, r3
 800412e:	f023 030f 	bic.w	r3, r3, #15
 8004132:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	b29b      	uxth	r3, r3
 800413a:	f003 0307 	and.w	r3, r3, #7
 800413e:	b29a      	uxth	r2, r3
 8004140:	89fb      	ldrh	r3, [r7, #14]
 8004142:	4313      	orrs	r3, r2
 8004144:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	89fa      	ldrh	r2, [r7, #14]
 800414c:	60da      	str	r2, [r3, #12]
 800414e:	e04f      	b.n	80041f0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	77bb      	strb	r3, [r7, #30]
 8004154:	e04c      	b.n	80041f0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004156:	7ffb      	ldrb	r3, [r7, #31]
 8004158:	2b08      	cmp	r3, #8
 800415a:	d828      	bhi.n	80041ae <UART_SetConfig+0x462>
 800415c:	a201      	add	r2, pc, #4	; (adr r2, 8004164 <UART_SetConfig+0x418>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	08004189 	.word	0x08004189
 8004168:	08004191 	.word	0x08004191
 800416c:	08004199 	.word	0x08004199
 8004170:	080041af 	.word	0x080041af
 8004174:	0800419f 	.word	0x0800419f
 8004178:	080041af 	.word	0x080041af
 800417c:	080041af 	.word	0x080041af
 8004180:	080041af 	.word	0x080041af
 8004184:	080041a7 	.word	0x080041a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004188:	f7ff f8be 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 800418c:	61b8      	str	r0, [r7, #24]
        break;
 800418e:	e013      	b.n	80041b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004190:	f7ff f8ce 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 8004194:	61b8      	str	r0, [r7, #24]
        break;
 8004196:	e00f      	b.n	80041b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004198:	4b1d      	ldr	r3, [pc, #116]	; (8004210 <UART_SetConfig+0x4c4>)
 800419a:	61bb      	str	r3, [r7, #24]
        break;
 800419c:	e00c      	b.n	80041b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800419e:	f7fe ffe1 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 80041a2:	61b8      	str	r0, [r7, #24]
        break;
 80041a4:	e008      	b.n	80041b8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041aa:	61bb      	str	r3, [r7, #24]
        break;
 80041ac:	e004      	b.n	80041b8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	77bb      	strb	r3, [r7, #30]
        break;
 80041b6:	bf00      	nop
    }

    if (pclk != 0U)
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d018      	beq.n	80041f0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	085a      	lsrs	r2, r3, #1
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	441a      	add	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b0f      	cmp	r3, #15
 80041d6:	d909      	bls.n	80041ec <UART_SetConfig+0x4a0>
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041de:	d205      	bcs.n	80041ec <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	60da      	str	r2, [r3, #12]
 80041ea:	e001      	b.n	80041f0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80041fc:	7fbb      	ldrb	r3, [r7, #30]
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3720      	adds	r7, #32
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	40007c00 	.word	0x40007c00
 800420c:	40023800 	.word	0x40023800
 8004210:	00f42400 	.word	0x00f42400

08004214 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00a      	beq.n	800423e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00a      	beq.n	8004282 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00a      	beq.n	80042a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	430a      	orrs	r2, r1
 80042a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a8:	f003 0310 	and.w	r3, r3, #16
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00a      	beq.n	80042c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00a      	beq.n	80042e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d01a      	beq.n	800432a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004312:	d10a      	bne.n	800432a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	605a      	str	r2, [r3, #4]
  }
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af02      	add	r7, sp, #8
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004368:	f7fc ff36 	bl	80011d8 <HAL_GetTick>
 800436c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b08      	cmp	r3, #8
 800437a:	d10e      	bne.n	800439a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800437c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f831 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e027      	b.n	80043ea <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d10e      	bne.n	80043c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f81b 	bl	80043f2 <UART_WaitOnFlagUntilTimeout>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e011      	b.n	80043ea <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2220      	movs	r2, #32
 80043ca:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2220      	movs	r2, #32
 80043d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b09c      	sub	sp, #112	; 0x70
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	60b9      	str	r1, [r7, #8]
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	4613      	mov	r3, r2
 8004400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004402:	e0a7      	b.n	8004554 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440a:	f000 80a3 	beq.w	8004554 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440e:	f7fc fee3 	bl	80011d8 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800441a:	429a      	cmp	r2, r3
 800441c:	d302      	bcc.n	8004424 <UART_WaitOnFlagUntilTimeout+0x32>
 800441e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004420:	2b00      	cmp	r3, #0
 8004422:	d13f      	bne.n	80044a4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800442c:	e853 3f00 	ldrex	r3, [r3]
 8004430:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004434:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004438:	667b      	str	r3, [r7, #100]	; 0x64
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004442:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004444:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004446:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004448:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1e6      	bne.n	8004424 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	3308      	adds	r3, #8
 800445c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004460:	e853 3f00 	ldrex	r3, [r3]
 8004464:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004468:	f023 0301 	bic.w	r3, r3, #1
 800446c:	663b      	str	r3, [r7, #96]	; 0x60
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	3308      	adds	r3, #8
 8004474:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004476:	64ba      	str	r2, [r7, #72]	; 0x48
 8004478:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800447c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800447e:	e841 2300 	strex	r3, r2, [r1]
 8004482:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1e5      	bne.n	8004456 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2220      	movs	r2, #32
 800448e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2220      	movs	r2, #32
 8004494:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e068      	b.n	8004576 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d050      	beq.n	8004554 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044c0:	d148      	bne.n	8004554 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044ca:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d4:	e853 3f00 	ldrex	r3, [r3]
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	461a      	mov	r2, r3
 80044e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ea:	637b      	str	r3, [r7, #52]	; 0x34
 80044ec:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e6      	bne.n	80044cc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3308      	adds	r3, #8
 8004504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	e853 3f00 	ldrex	r3, [r3]
 800450c:	613b      	str	r3, [r7, #16]
   return(result);
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	66bb      	str	r3, [r7, #104]	; 0x68
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3308      	adds	r3, #8
 800451c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800451e:	623a      	str	r2, [r7, #32]
 8004520:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004522:	69f9      	ldr	r1, [r7, #28]
 8004524:	6a3a      	ldr	r2, [r7, #32]
 8004526:	e841 2300 	strex	r3, r2, [r1]
 800452a:	61bb      	str	r3, [r7, #24]
   return(result);
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1e5      	bne.n	80044fe <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e010      	b.n	8004576 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	69da      	ldr	r2, [r3, #28]
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	4013      	ands	r3, r2
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	429a      	cmp	r2, r3
 8004562:	bf0c      	ite	eq
 8004564:	2301      	moveq	r3, #1
 8004566:	2300      	movne	r3, #0
 8004568:	b2db      	uxtb	r3, r3
 800456a:	461a      	mov	r2, r3
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	429a      	cmp	r2, r3
 8004570:	f43f af48 	beq.w	8004404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3770      	adds	r7, #112	; 0x70
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <__cvt>:
 800457e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004580:	ed2d 8b02 	vpush	{d8}
 8004584:	eeb0 8b40 	vmov.f64	d8, d0
 8004588:	b085      	sub	sp, #20
 800458a:	4617      	mov	r7, r2
 800458c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800458e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004590:	ee18 2a90 	vmov	r2, s17
 8004594:	f025 0520 	bic.w	r5, r5, #32
 8004598:	2a00      	cmp	r2, #0
 800459a:	bfb6      	itet	lt
 800459c:	222d      	movlt	r2, #45	; 0x2d
 800459e:	2200      	movge	r2, #0
 80045a0:	eeb1 8b40 	vneglt.f64	d8, d0
 80045a4:	2d46      	cmp	r5, #70	; 0x46
 80045a6:	460c      	mov	r4, r1
 80045a8:	701a      	strb	r2, [r3, #0]
 80045aa:	d004      	beq.n	80045b6 <__cvt+0x38>
 80045ac:	2d45      	cmp	r5, #69	; 0x45
 80045ae:	d100      	bne.n	80045b2 <__cvt+0x34>
 80045b0:	3401      	adds	r4, #1
 80045b2:	2102      	movs	r1, #2
 80045b4:	e000      	b.n	80045b8 <__cvt+0x3a>
 80045b6:	2103      	movs	r1, #3
 80045b8:	ab03      	add	r3, sp, #12
 80045ba:	9301      	str	r3, [sp, #4]
 80045bc:	ab02      	add	r3, sp, #8
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	4622      	mov	r2, r4
 80045c2:	4633      	mov	r3, r6
 80045c4:	eeb0 0b48 	vmov.f64	d0, d8
 80045c8:	f000 fe3e 	bl	8005248 <_dtoa_r>
 80045cc:	2d47      	cmp	r5, #71	; 0x47
 80045ce:	d101      	bne.n	80045d4 <__cvt+0x56>
 80045d0:	07fb      	lsls	r3, r7, #31
 80045d2:	d51a      	bpl.n	800460a <__cvt+0x8c>
 80045d4:	2d46      	cmp	r5, #70	; 0x46
 80045d6:	eb00 0204 	add.w	r2, r0, r4
 80045da:	d10c      	bne.n	80045f6 <__cvt+0x78>
 80045dc:	7803      	ldrb	r3, [r0, #0]
 80045de:	2b30      	cmp	r3, #48	; 0x30
 80045e0:	d107      	bne.n	80045f2 <__cvt+0x74>
 80045e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80045e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ea:	bf1c      	itt	ne
 80045ec:	f1c4 0401 	rsbne	r4, r4, #1
 80045f0:	6034      	strne	r4, [r6, #0]
 80045f2:	6833      	ldr	r3, [r6, #0]
 80045f4:	441a      	add	r2, r3
 80045f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80045fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045fe:	bf08      	it	eq
 8004600:	9203      	streq	r2, [sp, #12]
 8004602:	2130      	movs	r1, #48	; 0x30
 8004604:	9b03      	ldr	r3, [sp, #12]
 8004606:	4293      	cmp	r3, r2
 8004608:	d307      	bcc.n	800461a <__cvt+0x9c>
 800460a:	9b03      	ldr	r3, [sp, #12]
 800460c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800460e:	1a1b      	subs	r3, r3, r0
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	b005      	add	sp, #20
 8004614:	ecbd 8b02 	vpop	{d8}
 8004618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800461a:	1c5c      	adds	r4, r3, #1
 800461c:	9403      	str	r4, [sp, #12]
 800461e:	7019      	strb	r1, [r3, #0]
 8004620:	e7f0      	b.n	8004604 <__cvt+0x86>

08004622 <__exponent>:
 8004622:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004624:	4603      	mov	r3, r0
 8004626:	2900      	cmp	r1, #0
 8004628:	bfb8      	it	lt
 800462a:	4249      	neglt	r1, r1
 800462c:	f803 2b02 	strb.w	r2, [r3], #2
 8004630:	bfb4      	ite	lt
 8004632:	222d      	movlt	r2, #45	; 0x2d
 8004634:	222b      	movge	r2, #43	; 0x2b
 8004636:	2909      	cmp	r1, #9
 8004638:	7042      	strb	r2, [r0, #1]
 800463a:	dd2a      	ble.n	8004692 <__exponent+0x70>
 800463c:	f10d 0207 	add.w	r2, sp, #7
 8004640:	4617      	mov	r7, r2
 8004642:	260a      	movs	r6, #10
 8004644:	4694      	mov	ip, r2
 8004646:	fb91 f5f6 	sdiv	r5, r1, r6
 800464a:	fb06 1415 	mls	r4, r6, r5, r1
 800464e:	3430      	adds	r4, #48	; 0x30
 8004650:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004654:	460c      	mov	r4, r1
 8004656:	2c63      	cmp	r4, #99	; 0x63
 8004658:	f102 32ff 	add.w	r2, r2, #4294967295
 800465c:	4629      	mov	r1, r5
 800465e:	dcf1      	bgt.n	8004644 <__exponent+0x22>
 8004660:	3130      	adds	r1, #48	; 0x30
 8004662:	f1ac 0402 	sub.w	r4, ip, #2
 8004666:	f802 1c01 	strb.w	r1, [r2, #-1]
 800466a:	1c41      	adds	r1, r0, #1
 800466c:	4622      	mov	r2, r4
 800466e:	42ba      	cmp	r2, r7
 8004670:	d30a      	bcc.n	8004688 <__exponent+0x66>
 8004672:	f10d 0209 	add.w	r2, sp, #9
 8004676:	eba2 020c 	sub.w	r2, r2, ip
 800467a:	42bc      	cmp	r4, r7
 800467c:	bf88      	it	hi
 800467e:	2200      	movhi	r2, #0
 8004680:	4413      	add	r3, r2
 8004682:	1a18      	subs	r0, r3, r0
 8004684:	b003      	add	sp, #12
 8004686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004688:	f812 5b01 	ldrb.w	r5, [r2], #1
 800468c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004690:	e7ed      	b.n	800466e <__exponent+0x4c>
 8004692:	2330      	movs	r3, #48	; 0x30
 8004694:	3130      	adds	r1, #48	; 0x30
 8004696:	7083      	strb	r3, [r0, #2]
 8004698:	70c1      	strb	r1, [r0, #3]
 800469a:	1d03      	adds	r3, r0, #4
 800469c:	e7f1      	b.n	8004682 <__exponent+0x60>
	...

080046a0 <_printf_float>:
 80046a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046a4:	b08b      	sub	sp, #44	; 0x2c
 80046a6:	460c      	mov	r4, r1
 80046a8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80046ac:	4616      	mov	r6, r2
 80046ae:	461f      	mov	r7, r3
 80046b0:	4605      	mov	r5, r0
 80046b2:	f000 fcc9 	bl	8005048 <_localeconv_r>
 80046b6:	f8d0 b000 	ldr.w	fp, [r0]
 80046ba:	4658      	mov	r0, fp
 80046bc:	f7fb fe10 	bl	80002e0 <strlen>
 80046c0:	2300      	movs	r3, #0
 80046c2:	9308      	str	r3, [sp, #32]
 80046c4:	f8d8 3000 	ldr.w	r3, [r8]
 80046c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80046cc:	6822      	ldr	r2, [r4, #0]
 80046ce:	3307      	adds	r3, #7
 80046d0:	f023 0307 	bic.w	r3, r3, #7
 80046d4:	f103 0108 	add.w	r1, r3, #8
 80046d8:	f8c8 1000 	str.w	r1, [r8]
 80046dc:	ed93 0b00 	vldr	d0, [r3]
 80046e0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004940 <_printf_float+0x2a0>
 80046e4:	eeb0 7bc0 	vabs.f64	d7, d0
 80046e8:	eeb4 7b46 	vcmp.f64	d7, d6
 80046ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046f0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80046f4:	4682      	mov	sl, r0
 80046f6:	dd24      	ble.n	8004742 <_printf_float+0xa2>
 80046f8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80046fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004700:	d502      	bpl.n	8004708 <_printf_float+0x68>
 8004702:	232d      	movs	r3, #45	; 0x2d
 8004704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004708:	498f      	ldr	r1, [pc, #572]	; (8004948 <_printf_float+0x2a8>)
 800470a:	4b90      	ldr	r3, [pc, #576]	; (800494c <_printf_float+0x2ac>)
 800470c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004710:	bf94      	ite	ls
 8004712:	4688      	movls	r8, r1
 8004714:	4698      	movhi	r8, r3
 8004716:	2303      	movs	r3, #3
 8004718:	6123      	str	r3, [r4, #16]
 800471a:	f022 0204 	bic.w	r2, r2, #4
 800471e:	2300      	movs	r3, #0
 8004720:	6022      	str	r2, [r4, #0]
 8004722:	9304      	str	r3, [sp, #16]
 8004724:	9700      	str	r7, [sp, #0]
 8004726:	4633      	mov	r3, r6
 8004728:	aa09      	add	r2, sp, #36	; 0x24
 800472a:	4621      	mov	r1, r4
 800472c:	4628      	mov	r0, r5
 800472e:	f000 f9d1 	bl	8004ad4 <_printf_common>
 8004732:	3001      	adds	r0, #1
 8004734:	f040 808a 	bne.w	800484c <_printf_float+0x1ac>
 8004738:	f04f 30ff 	mov.w	r0, #4294967295
 800473c:	b00b      	add	sp, #44	; 0x2c
 800473e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004742:	eeb4 0b40 	vcmp.f64	d0, d0
 8004746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800474a:	d709      	bvc.n	8004760 <_printf_float+0xc0>
 800474c:	ee10 3a90 	vmov	r3, s1
 8004750:	2b00      	cmp	r3, #0
 8004752:	bfbc      	itt	lt
 8004754:	232d      	movlt	r3, #45	; 0x2d
 8004756:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800475a:	497d      	ldr	r1, [pc, #500]	; (8004950 <_printf_float+0x2b0>)
 800475c:	4b7d      	ldr	r3, [pc, #500]	; (8004954 <_printf_float+0x2b4>)
 800475e:	e7d5      	b.n	800470c <_printf_float+0x6c>
 8004760:	6863      	ldr	r3, [r4, #4]
 8004762:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004766:	9104      	str	r1, [sp, #16]
 8004768:	1c59      	adds	r1, r3, #1
 800476a:	d13c      	bne.n	80047e6 <_printf_float+0x146>
 800476c:	2306      	movs	r3, #6
 800476e:	6063      	str	r3, [r4, #4]
 8004770:	2300      	movs	r3, #0
 8004772:	9303      	str	r3, [sp, #12]
 8004774:	ab08      	add	r3, sp, #32
 8004776:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800477a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800477e:	ab07      	add	r3, sp, #28
 8004780:	6861      	ldr	r1, [r4, #4]
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	6022      	str	r2, [r4, #0]
 8004786:	f10d 031b 	add.w	r3, sp, #27
 800478a:	4628      	mov	r0, r5
 800478c:	f7ff fef7 	bl	800457e <__cvt>
 8004790:	9b04      	ldr	r3, [sp, #16]
 8004792:	9907      	ldr	r1, [sp, #28]
 8004794:	2b47      	cmp	r3, #71	; 0x47
 8004796:	4680      	mov	r8, r0
 8004798:	d108      	bne.n	80047ac <_printf_float+0x10c>
 800479a:	1cc8      	adds	r0, r1, #3
 800479c:	db02      	blt.n	80047a4 <_printf_float+0x104>
 800479e:	6863      	ldr	r3, [r4, #4]
 80047a0:	4299      	cmp	r1, r3
 80047a2:	dd41      	ble.n	8004828 <_printf_float+0x188>
 80047a4:	f1a9 0902 	sub.w	r9, r9, #2
 80047a8:	fa5f f989 	uxtb.w	r9, r9
 80047ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80047b0:	d820      	bhi.n	80047f4 <_printf_float+0x154>
 80047b2:	3901      	subs	r1, #1
 80047b4:	464a      	mov	r2, r9
 80047b6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047ba:	9107      	str	r1, [sp, #28]
 80047bc:	f7ff ff31 	bl	8004622 <__exponent>
 80047c0:	9a08      	ldr	r2, [sp, #32]
 80047c2:	9004      	str	r0, [sp, #16]
 80047c4:	1813      	adds	r3, r2, r0
 80047c6:	2a01      	cmp	r2, #1
 80047c8:	6123      	str	r3, [r4, #16]
 80047ca:	dc02      	bgt.n	80047d2 <_printf_float+0x132>
 80047cc:	6822      	ldr	r2, [r4, #0]
 80047ce:	07d2      	lsls	r2, r2, #31
 80047d0:	d501      	bpl.n	80047d6 <_printf_float+0x136>
 80047d2:	3301      	adds	r3, #1
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0a2      	beq.n	8004724 <_printf_float+0x84>
 80047de:	232d      	movs	r3, #45	; 0x2d
 80047e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047e4:	e79e      	b.n	8004724 <_printf_float+0x84>
 80047e6:	9904      	ldr	r1, [sp, #16]
 80047e8:	2947      	cmp	r1, #71	; 0x47
 80047ea:	d1c1      	bne.n	8004770 <_printf_float+0xd0>
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1bf      	bne.n	8004770 <_printf_float+0xd0>
 80047f0:	2301      	movs	r3, #1
 80047f2:	e7bc      	b.n	800476e <_printf_float+0xce>
 80047f4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80047f8:	d118      	bne.n	800482c <_printf_float+0x18c>
 80047fa:	2900      	cmp	r1, #0
 80047fc:	6863      	ldr	r3, [r4, #4]
 80047fe:	dd0b      	ble.n	8004818 <_printf_float+0x178>
 8004800:	6121      	str	r1, [r4, #16]
 8004802:	b913      	cbnz	r3, 800480a <_printf_float+0x16a>
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	07d0      	lsls	r0, r2, #31
 8004808:	d502      	bpl.n	8004810 <_printf_float+0x170>
 800480a:	3301      	adds	r3, #1
 800480c:	440b      	add	r3, r1
 800480e:	6123      	str	r3, [r4, #16]
 8004810:	2300      	movs	r3, #0
 8004812:	65a1      	str	r1, [r4, #88]	; 0x58
 8004814:	9304      	str	r3, [sp, #16]
 8004816:	e7de      	b.n	80047d6 <_printf_float+0x136>
 8004818:	b913      	cbnz	r3, 8004820 <_printf_float+0x180>
 800481a:	6822      	ldr	r2, [r4, #0]
 800481c:	07d2      	lsls	r2, r2, #31
 800481e:	d501      	bpl.n	8004824 <_printf_float+0x184>
 8004820:	3302      	adds	r3, #2
 8004822:	e7f4      	b.n	800480e <_printf_float+0x16e>
 8004824:	2301      	movs	r3, #1
 8004826:	e7f2      	b.n	800480e <_printf_float+0x16e>
 8004828:	f04f 0967 	mov.w	r9, #103	; 0x67
 800482c:	9b08      	ldr	r3, [sp, #32]
 800482e:	4299      	cmp	r1, r3
 8004830:	db05      	blt.n	800483e <_printf_float+0x19e>
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	6121      	str	r1, [r4, #16]
 8004836:	07d8      	lsls	r0, r3, #31
 8004838:	d5ea      	bpl.n	8004810 <_printf_float+0x170>
 800483a:	1c4b      	adds	r3, r1, #1
 800483c:	e7e7      	b.n	800480e <_printf_float+0x16e>
 800483e:	2900      	cmp	r1, #0
 8004840:	bfd4      	ite	le
 8004842:	f1c1 0202 	rsble	r2, r1, #2
 8004846:	2201      	movgt	r2, #1
 8004848:	4413      	add	r3, r2
 800484a:	e7e0      	b.n	800480e <_printf_float+0x16e>
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	055a      	lsls	r2, r3, #21
 8004850:	d407      	bmi.n	8004862 <_printf_float+0x1c2>
 8004852:	6923      	ldr	r3, [r4, #16]
 8004854:	4642      	mov	r2, r8
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	d12a      	bne.n	80048b6 <_printf_float+0x216>
 8004860:	e76a      	b.n	8004738 <_printf_float+0x98>
 8004862:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004866:	f240 80e0 	bls.w	8004a2a <_printf_float+0x38a>
 800486a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800486e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004876:	d133      	bne.n	80048e0 <_printf_float+0x240>
 8004878:	4a37      	ldr	r2, [pc, #220]	; (8004958 <_printf_float+0x2b8>)
 800487a:	2301      	movs	r3, #1
 800487c:	4631      	mov	r1, r6
 800487e:	4628      	mov	r0, r5
 8004880:	47b8      	blx	r7
 8004882:	3001      	adds	r0, #1
 8004884:	f43f af58 	beq.w	8004738 <_printf_float+0x98>
 8004888:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800488c:	429a      	cmp	r2, r3
 800488e:	db02      	blt.n	8004896 <_printf_float+0x1f6>
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	07d8      	lsls	r0, r3, #31
 8004894:	d50f      	bpl.n	80048b6 <_printf_float+0x216>
 8004896:	4653      	mov	r3, sl
 8004898:	465a      	mov	r2, fp
 800489a:	4631      	mov	r1, r6
 800489c:	4628      	mov	r0, r5
 800489e:	47b8      	blx	r7
 80048a0:	3001      	adds	r0, #1
 80048a2:	f43f af49 	beq.w	8004738 <_printf_float+0x98>
 80048a6:	f04f 0800 	mov.w	r8, #0
 80048aa:	f104 091a 	add.w	r9, r4, #26
 80048ae:	9b08      	ldr	r3, [sp, #32]
 80048b0:	3b01      	subs	r3, #1
 80048b2:	4543      	cmp	r3, r8
 80048b4:	dc09      	bgt.n	80048ca <_printf_float+0x22a>
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	079b      	lsls	r3, r3, #30
 80048ba:	f100 8106 	bmi.w	8004aca <_printf_float+0x42a>
 80048be:	68e0      	ldr	r0, [r4, #12]
 80048c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048c2:	4298      	cmp	r0, r3
 80048c4:	bfb8      	it	lt
 80048c6:	4618      	movlt	r0, r3
 80048c8:	e738      	b.n	800473c <_printf_float+0x9c>
 80048ca:	2301      	movs	r3, #1
 80048cc:	464a      	mov	r2, r9
 80048ce:	4631      	mov	r1, r6
 80048d0:	4628      	mov	r0, r5
 80048d2:	47b8      	blx	r7
 80048d4:	3001      	adds	r0, #1
 80048d6:	f43f af2f 	beq.w	8004738 <_printf_float+0x98>
 80048da:	f108 0801 	add.w	r8, r8, #1
 80048de:	e7e6      	b.n	80048ae <_printf_float+0x20e>
 80048e0:	9b07      	ldr	r3, [sp, #28]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	dc3a      	bgt.n	800495c <_printf_float+0x2bc>
 80048e6:	4a1c      	ldr	r2, [pc, #112]	; (8004958 <_printf_float+0x2b8>)
 80048e8:	2301      	movs	r3, #1
 80048ea:	4631      	mov	r1, r6
 80048ec:	4628      	mov	r0, r5
 80048ee:	47b8      	blx	r7
 80048f0:	3001      	adds	r0, #1
 80048f2:	f43f af21 	beq.w	8004738 <_printf_float+0x98>
 80048f6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	d102      	bne.n	8004904 <_printf_float+0x264>
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	07d9      	lsls	r1, r3, #31
 8004902:	d5d8      	bpl.n	80048b6 <_printf_float+0x216>
 8004904:	4653      	mov	r3, sl
 8004906:	465a      	mov	r2, fp
 8004908:	4631      	mov	r1, r6
 800490a:	4628      	mov	r0, r5
 800490c:	47b8      	blx	r7
 800490e:	3001      	adds	r0, #1
 8004910:	f43f af12 	beq.w	8004738 <_printf_float+0x98>
 8004914:	f04f 0900 	mov.w	r9, #0
 8004918:	f104 0a1a 	add.w	sl, r4, #26
 800491c:	9b07      	ldr	r3, [sp, #28]
 800491e:	425b      	negs	r3, r3
 8004920:	454b      	cmp	r3, r9
 8004922:	dc01      	bgt.n	8004928 <_printf_float+0x288>
 8004924:	9b08      	ldr	r3, [sp, #32]
 8004926:	e795      	b.n	8004854 <_printf_float+0x1b4>
 8004928:	2301      	movs	r3, #1
 800492a:	4652      	mov	r2, sl
 800492c:	4631      	mov	r1, r6
 800492e:	4628      	mov	r0, r5
 8004930:	47b8      	blx	r7
 8004932:	3001      	adds	r0, #1
 8004934:	f43f af00 	beq.w	8004738 <_printf_float+0x98>
 8004938:	f109 0901 	add.w	r9, r9, #1
 800493c:	e7ee      	b.n	800491c <_printf_float+0x27c>
 800493e:	bf00      	nop
 8004940:	ffffffff 	.word	0xffffffff
 8004944:	7fefffff 	.word	0x7fefffff
 8004948:	080071c0 	.word	0x080071c0
 800494c:	080071c4 	.word	0x080071c4
 8004950:	080071c8 	.word	0x080071c8
 8004954:	080071cc 	.word	0x080071cc
 8004958:	080071d0 	.word	0x080071d0
 800495c:	9a08      	ldr	r2, [sp, #32]
 800495e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004960:	429a      	cmp	r2, r3
 8004962:	bfa8      	it	ge
 8004964:	461a      	movge	r2, r3
 8004966:	2a00      	cmp	r2, #0
 8004968:	4691      	mov	r9, r2
 800496a:	dc38      	bgt.n	80049de <_printf_float+0x33e>
 800496c:	2300      	movs	r3, #0
 800496e:	9305      	str	r3, [sp, #20]
 8004970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004974:	f104 021a 	add.w	r2, r4, #26
 8004978:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800497a:	9905      	ldr	r1, [sp, #20]
 800497c:	9304      	str	r3, [sp, #16]
 800497e:	eba3 0309 	sub.w	r3, r3, r9
 8004982:	428b      	cmp	r3, r1
 8004984:	dc33      	bgt.n	80049ee <_printf_float+0x34e>
 8004986:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800498a:	429a      	cmp	r2, r3
 800498c:	db3c      	blt.n	8004a08 <_printf_float+0x368>
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	07da      	lsls	r2, r3, #31
 8004992:	d439      	bmi.n	8004a08 <_printf_float+0x368>
 8004994:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004998:	eba2 0903 	sub.w	r9, r2, r3
 800499c:	9b04      	ldr	r3, [sp, #16]
 800499e:	1ad2      	subs	r2, r2, r3
 80049a0:	4591      	cmp	r9, r2
 80049a2:	bfa8      	it	ge
 80049a4:	4691      	movge	r9, r2
 80049a6:	f1b9 0f00 	cmp.w	r9, #0
 80049aa:	dc35      	bgt.n	8004a18 <_printf_float+0x378>
 80049ac:	f04f 0800 	mov.w	r8, #0
 80049b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049b4:	f104 0a1a 	add.w	sl, r4, #26
 80049b8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80049bc:	1a9b      	subs	r3, r3, r2
 80049be:	eba3 0309 	sub.w	r3, r3, r9
 80049c2:	4543      	cmp	r3, r8
 80049c4:	f77f af77 	ble.w	80048b6 <_printf_float+0x216>
 80049c8:	2301      	movs	r3, #1
 80049ca:	4652      	mov	r2, sl
 80049cc:	4631      	mov	r1, r6
 80049ce:	4628      	mov	r0, r5
 80049d0:	47b8      	blx	r7
 80049d2:	3001      	adds	r0, #1
 80049d4:	f43f aeb0 	beq.w	8004738 <_printf_float+0x98>
 80049d8:	f108 0801 	add.w	r8, r8, #1
 80049dc:	e7ec      	b.n	80049b8 <_printf_float+0x318>
 80049de:	4613      	mov	r3, r2
 80049e0:	4631      	mov	r1, r6
 80049e2:	4642      	mov	r2, r8
 80049e4:	4628      	mov	r0, r5
 80049e6:	47b8      	blx	r7
 80049e8:	3001      	adds	r0, #1
 80049ea:	d1bf      	bne.n	800496c <_printf_float+0x2cc>
 80049ec:	e6a4      	b.n	8004738 <_printf_float+0x98>
 80049ee:	2301      	movs	r3, #1
 80049f0:	4631      	mov	r1, r6
 80049f2:	4628      	mov	r0, r5
 80049f4:	9204      	str	r2, [sp, #16]
 80049f6:	47b8      	blx	r7
 80049f8:	3001      	adds	r0, #1
 80049fa:	f43f ae9d 	beq.w	8004738 <_printf_float+0x98>
 80049fe:	9b05      	ldr	r3, [sp, #20]
 8004a00:	9a04      	ldr	r2, [sp, #16]
 8004a02:	3301      	adds	r3, #1
 8004a04:	9305      	str	r3, [sp, #20]
 8004a06:	e7b7      	b.n	8004978 <_printf_float+0x2d8>
 8004a08:	4653      	mov	r3, sl
 8004a0a:	465a      	mov	r2, fp
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	4628      	mov	r0, r5
 8004a10:	47b8      	blx	r7
 8004a12:	3001      	adds	r0, #1
 8004a14:	d1be      	bne.n	8004994 <_printf_float+0x2f4>
 8004a16:	e68f      	b.n	8004738 <_printf_float+0x98>
 8004a18:	9a04      	ldr	r2, [sp, #16]
 8004a1a:	464b      	mov	r3, r9
 8004a1c:	4442      	add	r2, r8
 8004a1e:	4631      	mov	r1, r6
 8004a20:	4628      	mov	r0, r5
 8004a22:	47b8      	blx	r7
 8004a24:	3001      	adds	r0, #1
 8004a26:	d1c1      	bne.n	80049ac <_printf_float+0x30c>
 8004a28:	e686      	b.n	8004738 <_printf_float+0x98>
 8004a2a:	9a08      	ldr	r2, [sp, #32]
 8004a2c:	2a01      	cmp	r2, #1
 8004a2e:	dc01      	bgt.n	8004a34 <_printf_float+0x394>
 8004a30:	07db      	lsls	r3, r3, #31
 8004a32:	d537      	bpl.n	8004aa4 <_printf_float+0x404>
 8004a34:	2301      	movs	r3, #1
 8004a36:	4642      	mov	r2, r8
 8004a38:	4631      	mov	r1, r6
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	47b8      	blx	r7
 8004a3e:	3001      	adds	r0, #1
 8004a40:	f43f ae7a 	beq.w	8004738 <_printf_float+0x98>
 8004a44:	4653      	mov	r3, sl
 8004a46:	465a      	mov	r2, fp
 8004a48:	4631      	mov	r1, r6
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	47b8      	blx	r7
 8004a4e:	3001      	adds	r0, #1
 8004a50:	f43f ae72 	beq.w	8004738 <_printf_float+0x98>
 8004a54:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004a58:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a60:	9b08      	ldr	r3, [sp, #32]
 8004a62:	d01a      	beq.n	8004a9a <_printf_float+0x3fa>
 8004a64:	3b01      	subs	r3, #1
 8004a66:	f108 0201 	add.w	r2, r8, #1
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	d10e      	bne.n	8004a92 <_printf_float+0x3f2>
 8004a74:	e660      	b.n	8004738 <_printf_float+0x98>
 8004a76:	2301      	movs	r3, #1
 8004a78:	464a      	mov	r2, r9
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	47b8      	blx	r7
 8004a80:	3001      	adds	r0, #1
 8004a82:	f43f ae59 	beq.w	8004738 <_printf_float+0x98>
 8004a86:	f108 0801 	add.w	r8, r8, #1
 8004a8a:	9b08      	ldr	r3, [sp, #32]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	4543      	cmp	r3, r8
 8004a90:	dcf1      	bgt.n	8004a76 <_printf_float+0x3d6>
 8004a92:	9b04      	ldr	r3, [sp, #16]
 8004a94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a98:	e6dd      	b.n	8004856 <_printf_float+0x1b6>
 8004a9a:	f04f 0800 	mov.w	r8, #0
 8004a9e:	f104 091a 	add.w	r9, r4, #26
 8004aa2:	e7f2      	b.n	8004a8a <_printf_float+0x3ea>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	4642      	mov	r2, r8
 8004aa8:	e7df      	b.n	8004a6a <_printf_float+0x3ca>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	464a      	mov	r2, r9
 8004aae:	4631      	mov	r1, r6
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	47b8      	blx	r7
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	f43f ae3f 	beq.w	8004738 <_printf_float+0x98>
 8004aba:	f108 0801 	add.w	r8, r8, #1
 8004abe:	68e3      	ldr	r3, [r4, #12]
 8004ac0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ac2:	1a5b      	subs	r3, r3, r1
 8004ac4:	4543      	cmp	r3, r8
 8004ac6:	dcf0      	bgt.n	8004aaa <_printf_float+0x40a>
 8004ac8:	e6f9      	b.n	80048be <_printf_float+0x21e>
 8004aca:	f04f 0800 	mov.w	r8, #0
 8004ace:	f104 0919 	add.w	r9, r4, #25
 8004ad2:	e7f4      	b.n	8004abe <_printf_float+0x41e>

08004ad4 <_printf_common>:
 8004ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad8:	4616      	mov	r6, r2
 8004ada:	4699      	mov	r9, r3
 8004adc:	688a      	ldr	r2, [r1, #8]
 8004ade:	690b      	ldr	r3, [r1, #16]
 8004ae0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	bfb8      	it	lt
 8004ae8:	4613      	movlt	r3, r2
 8004aea:	6033      	str	r3, [r6, #0]
 8004aec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004af0:	4607      	mov	r7, r0
 8004af2:	460c      	mov	r4, r1
 8004af4:	b10a      	cbz	r2, 8004afa <_printf_common+0x26>
 8004af6:	3301      	adds	r3, #1
 8004af8:	6033      	str	r3, [r6, #0]
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	0699      	lsls	r1, r3, #26
 8004afe:	bf42      	ittt	mi
 8004b00:	6833      	ldrmi	r3, [r6, #0]
 8004b02:	3302      	addmi	r3, #2
 8004b04:	6033      	strmi	r3, [r6, #0]
 8004b06:	6825      	ldr	r5, [r4, #0]
 8004b08:	f015 0506 	ands.w	r5, r5, #6
 8004b0c:	d106      	bne.n	8004b1c <_printf_common+0x48>
 8004b0e:	f104 0a19 	add.w	sl, r4, #25
 8004b12:	68e3      	ldr	r3, [r4, #12]
 8004b14:	6832      	ldr	r2, [r6, #0]
 8004b16:	1a9b      	subs	r3, r3, r2
 8004b18:	42ab      	cmp	r3, r5
 8004b1a:	dc26      	bgt.n	8004b6a <_printf_common+0x96>
 8004b1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b20:	1e13      	subs	r3, r2, #0
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	bf18      	it	ne
 8004b26:	2301      	movne	r3, #1
 8004b28:	0692      	lsls	r2, r2, #26
 8004b2a:	d42b      	bmi.n	8004b84 <_printf_common+0xb0>
 8004b2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b30:	4649      	mov	r1, r9
 8004b32:	4638      	mov	r0, r7
 8004b34:	47c0      	blx	r8
 8004b36:	3001      	adds	r0, #1
 8004b38:	d01e      	beq.n	8004b78 <_printf_common+0xa4>
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	6922      	ldr	r2, [r4, #16]
 8004b3e:	f003 0306 	and.w	r3, r3, #6
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	bf02      	ittt	eq
 8004b46:	68e5      	ldreq	r5, [r4, #12]
 8004b48:	6833      	ldreq	r3, [r6, #0]
 8004b4a:	1aed      	subeq	r5, r5, r3
 8004b4c:	68a3      	ldr	r3, [r4, #8]
 8004b4e:	bf0c      	ite	eq
 8004b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b54:	2500      	movne	r5, #0
 8004b56:	4293      	cmp	r3, r2
 8004b58:	bfc4      	itt	gt
 8004b5a:	1a9b      	subgt	r3, r3, r2
 8004b5c:	18ed      	addgt	r5, r5, r3
 8004b5e:	2600      	movs	r6, #0
 8004b60:	341a      	adds	r4, #26
 8004b62:	42b5      	cmp	r5, r6
 8004b64:	d11a      	bne.n	8004b9c <_printf_common+0xc8>
 8004b66:	2000      	movs	r0, #0
 8004b68:	e008      	b.n	8004b7c <_printf_common+0xa8>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	4652      	mov	r2, sl
 8004b6e:	4649      	mov	r1, r9
 8004b70:	4638      	mov	r0, r7
 8004b72:	47c0      	blx	r8
 8004b74:	3001      	adds	r0, #1
 8004b76:	d103      	bne.n	8004b80 <_printf_common+0xac>
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b80:	3501      	adds	r5, #1
 8004b82:	e7c6      	b.n	8004b12 <_printf_common+0x3e>
 8004b84:	18e1      	adds	r1, r4, r3
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	2030      	movs	r0, #48	; 0x30
 8004b8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b8e:	4422      	add	r2, r4
 8004b90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b98:	3302      	adds	r3, #2
 8004b9a:	e7c7      	b.n	8004b2c <_printf_common+0x58>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	4622      	mov	r2, r4
 8004ba0:	4649      	mov	r1, r9
 8004ba2:	4638      	mov	r0, r7
 8004ba4:	47c0      	blx	r8
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	d0e6      	beq.n	8004b78 <_printf_common+0xa4>
 8004baa:	3601      	adds	r6, #1
 8004bac:	e7d9      	b.n	8004b62 <_printf_common+0x8e>
	...

08004bb0 <_printf_i>:
 8004bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb4:	7e0f      	ldrb	r7, [r1, #24]
 8004bb6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004bb8:	2f78      	cmp	r7, #120	; 0x78
 8004bba:	4691      	mov	r9, r2
 8004bbc:	4680      	mov	r8, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	469a      	mov	sl, r3
 8004bc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004bc6:	d807      	bhi.n	8004bd8 <_printf_i+0x28>
 8004bc8:	2f62      	cmp	r7, #98	; 0x62
 8004bca:	d80a      	bhi.n	8004be2 <_printf_i+0x32>
 8004bcc:	2f00      	cmp	r7, #0
 8004bce:	f000 80d4 	beq.w	8004d7a <_printf_i+0x1ca>
 8004bd2:	2f58      	cmp	r7, #88	; 0x58
 8004bd4:	f000 80c0 	beq.w	8004d58 <_printf_i+0x1a8>
 8004bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bdc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004be0:	e03a      	b.n	8004c58 <_printf_i+0xa8>
 8004be2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004be6:	2b15      	cmp	r3, #21
 8004be8:	d8f6      	bhi.n	8004bd8 <_printf_i+0x28>
 8004bea:	a101      	add	r1, pc, #4	; (adr r1, 8004bf0 <_printf_i+0x40>)
 8004bec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bf0:	08004c49 	.word	0x08004c49
 8004bf4:	08004c5d 	.word	0x08004c5d
 8004bf8:	08004bd9 	.word	0x08004bd9
 8004bfc:	08004bd9 	.word	0x08004bd9
 8004c00:	08004bd9 	.word	0x08004bd9
 8004c04:	08004bd9 	.word	0x08004bd9
 8004c08:	08004c5d 	.word	0x08004c5d
 8004c0c:	08004bd9 	.word	0x08004bd9
 8004c10:	08004bd9 	.word	0x08004bd9
 8004c14:	08004bd9 	.word	0x08004bd9
 8004c18:	08004bd9 	.word	0x08004bd9
 8004c1c:	08004d61 	.word	0x08004d61
 8004c20:	08004c89 	.word	0x08004c89
 8004c24:	08004d1b 	.word	0x08004d1b
 8004c28:	08004bd9 	.word	0x08004bd9
 8004c2c:	08004bd9 	.word	0x08004bd9
 8004c30:	08004d83 	.word	0x08004d83
 8004c34:	08004bd9 	.word	0x08004bd9
 8004c38:	08004c89 	.word	0x08004c89
 8004c3c:	08004bd9 	.word	0x08004bd9
 8004c40:	08004bd9 	.word	0x08004bd9
 8004c44:	08004d23 	.word	0x08004d23
 8004c48:	682b      	ldr	r3, [r5, #0]
 8004c4a:	1d1a      	adds	r2, r3, #4
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	602a      	str	r2, [r5, #0]
 8004c50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e09f      	b.n	8004d9c <_printf_i+0x1ec>
 8004c5c:	6820      	ldr	r0, [r4, #0]
 8004c5e:	682b      	ldr	r3, [r5, #0]
 8004c60:	0607      	lsls	r7, r0, #24
 8004c62:	f103 0104 	add.w	r1, r3, #4
 8004c66:	6029      	str	r1, [r5, #0]
 8004c68:	d501      	bpl.n	8004c6e <_printf_i+0xbe>
 8004c6a:	681e      	ldr	r6, [r3, #0]
 8004c6c:	e003      	b.n	8004c76 <_printf_i+0xc6>
 8004c6e:	0646      	lsls	r6, r0, #25
 8004c70:	d5fb      	bpl.n	8004c6a <_printf_i+0xba>
 8004c72:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004c76:	2e00      	cmp	r6, #0
 8004c78:	da03      	bge.n	8004c82 <_printf_i+0xd2>
 8004c7a:	232d      	movs	r3, #45	; 0x2d
 8004c7c:	4276      	negs	r6, r6
 8004c7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c82:	485a      	ldr	r0, [pc, #360]	; (8004dec <_printf_i+0x23c>)
 8004c84:	230a      	movs	r3, #10
 8004c86:	e012      	b.n	8004cae <_printf_i+0xfe>
 8004c88:	682b      	ldr	r3, [r5, #0]
 8004c8a:	6820      	ldr	r0, [r4, #0]
 8004c8c:	1d19      	adds	r1, r3, #4
 8004c8e:	6029      	str	r1, [r5, #0]
 8004c90:	0605      	lsls	r5, r0, #24
 8004c92:	d501      	bpl.n	8004c98 <_printf_i+0xe8>
 8004c94:	681e      	ldr	r6, [r3, #0]
 8004c96:	e002      	b.n	8004c9e <_printf_i+0xee>
 8004c98:	0641      	lsls	r1, r0, #25
 8004c9a:	d5fb      	bpl.n	8004c94 <_printf_i+0xe4>
 8004c9c:	881e      	ldrh	r6, [r3, #0]
 8004c9e:	4853      	ldr	r0, [pc, #332]	; (8004dec <_printf_i+0x23c>)
 8004ca0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ca2:	bf0c      	ite	eq
 8004ca4:	2308      	moveq	r3, #8
 8004ca6:	230a      	movne	r3, #10
 8004ca8:	2100      	movs	r1, #0
 8004caa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cae:	6865      	ldr	r5, [r4, #4]
 8004cb0:	60a5      	str	r5, [r4, #8]
 8004cb2:	2d00      	cmp	r5, #0
 8004cb4:	bfa2      	ittt	ge
 8004cb6:	6821      	ldrge	r1, [r4, #0]
 8004cb8:	f021 0104 	bicge.w	r1, r1, #4
 8004cbc:	6021      	strge	r1, [r4, #0]
 8004cbe:	b90e      	cbnz	r6, 8004cc4 <_printf_i+0x114>
 8004cc0:	2d00      	cmp	r5, #0
 8004cc2:	d04b      	beq.n	8004d5c <_printf_i+0x1ac>
 8004cc4:	4615      	mov	r5, r2
 8004cc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004cca:	fb03 6711 	mls	r7, r3, r1, r6
 8004cce:	5dc7      	ldrb	r7, [r0, r7]
 8004cd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004cd4:	4637      	mov	r7, r6
 8004cd6:	42bb      	cmp	r3, r7
 8004cd8:	460e      	mov	r6, r1
 8004cda:	d9f4      	bls.n	8004cc6 <_printf_i+0x116>
 8004cdc:	2b08      	cmp	r3, #8
 8004cde:	d10b      	bne.n	8004cf8 <_printf_i+0x148>
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	07de      	lsls	r6, r3, #31
 8004ce4:	d508      	bpl.n	8004cf8 <_printf_i+0x148>
 8004ce6:	6923      	ldr	r3, [r4, #16]
 8004ce8:	6861      	ldr	r1, [r4, #4]
 8004cea:	4299      	cmp	r1, r3
 8004cec:	bfde      	ittt	le
 8004cee:	2330      	movle	r3, #48	; 0x30
 8004cf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004cf4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004cf8:	1b52      	subs	r2, r2, r5
 8004cfa:	6122      	str	r2, [r4, #16]
 8004cfc:	f8cd a000 	str.w	sl, [sp]
 8004d00:	464b      	mov	r3, r9
 8004d02:	aa03      	add	r2, sp, #12
 8004d04:	4621      	mov	r1, r4
 8004d06:	4640      	mov	r0, r8
 8004d08:	f7ff fee4 	bl	8004ad4 <_printf_common>
 8004d0c:	3001      	adds	r0, #1
 8004d0e:	d14a      	bne.n	8004da6 <_printf_i+0x1f6>
 8004d10:	f04f 30ff 	mov.w	r0, #4294967295
 8004d14:	b004      	add	sp, #16
 8004d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d1a:	6823      	ldr	r3, [r4, #0]
 8004d1c:	f043 0320 	orr.w	r3, r3, #32
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	4833      	ldr	r0, [pc, #204]	; (8004df0 <_printf_i+0x240>)
 8004d24:	2778      	movs	r7, #120	; 0x78
 8004d26:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	6829      	ldr	r1, [r5, #0]
 8004d2e:	061f      	lsls	r7, r3, #24
 8004d30:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d34:	d402      	bmi.n	8004d3c <_printf_i+0x18c>
 8004d36:	065f      	lsls	r7, r3, #25
 8004d38:	bf48      	it	mi
 8004d3a:	b2b6      	uxthmi	r6, r6
 8004d3c:	07df      	lsls	r7, r3, #31
 8004d3e:	bf48      	it	mi
 8004d40:	f043 0320 	orrmi.w	r3, r3, #32
 8004d44:	6029      	str	r1, [r5, #0]
 8004d46:	bf48      	it	mi
 8004d48:	6023      	strmi	r3, [r4, #0]
 8004d4a:	b91e      	cbnz	r6, 8004d54 <_printf_i+0x1a4>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	f023 0320 	bic.w	r3, r3, #32
 8004d52:	6023      	str	r3, [r4, #0]
 8004d54:	2310      	movs	r3, #16
 8004d56:	e7a7      	b.n	8004ca8 <_printf_i+0xf8>
 8004d58:	4824      	ldr	r0, [pc, #144]	; (8004dec <_printf_i+0x23c>)
 8004d5a:	e7e4      	b.n	8004d26 <_printf_i+0x176>
 8004d5c:	4615      	mov	r5, r2
 8004d5e:	e7bd      	b.n	8004cdc <_printf_i+0x12c>
 8004d60:	682b      	ldr	r3, [r5, #0]
 8004d62:	6826      	ldr	r6, [r4, #0]
 8004d64:	6961      	ldr	r1, [r4, #20]
 8004d66:	1d18      	adds	r0, r3, #4
 8004d68:	6028      	str	r0, [r5, #0]
 8004d6a:	0635      	lsls	r5, r6, #24
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	d501      	bpl.n	8004d74 <_printf_i+0x1c4>
 8004d70:	6019      	str	r1, [r3, #0]
 8004d72:	e002      	b.n	8004d7a <_printf_i+0x1ca>
 8004d74:	0670      	lsls	r0, r6, #25
 8004d76:	d5fb      	bpl.n	8004d70 <_printf_i+0x1c0>
 8004d78:	8019      	strh	r1, [r3, #0]
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	6123      	str	r3, [r4, #16]
 8004d7e:	4615      	mov	r5, r2
 8004d80:	e7bc      	b.n	8004cfc <_printf_i+0x14c>
 8004d82:	682b      	ldr	r3, [r5, #0]
 8004d84:	1d1a      	adds	r2, r3, #4
 8004d86:	602a      	str	r2, [r5, #0]
 8004d88:	681d      	ldr	r5, [r3, #0]
 8004d8a:	6862      	ldr	r2, [r4, #4]
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f7fb fa56 	bl	8000240 <memchr>
 8004d94:	b108      	cbz	r0, 8004d9a <_printf_i+0x1ea>
 8004d96:	1b40      	subs	r0, r0, r5
 8004d98:	6060      	str	r0, [r4, #4]
 8004d9a:	6863      	ldr	r3, [r4, #4]
 8004d9c:	6123      	str	r3, [r4, #16]
 8004d9e:	2300      	movs	r3, #0
 8004da0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004da4:	e7aa      	b.n	8004cfc <_printf_i+0x14c>
 8004da6:	6923      	ldr	r3, [r4, #16]
 8004da8:	462a      	mov	r2, r5
 8004daa:	4649      	mov	r1, r9
 8004dac:	4640      	mov	r0, r8
 8004dae:	47d0      	blx	sl
 8004db0:	3001      	adds	r0, #1
 8004db2:	d0ad      	beq.n	8004d10 <_printf_i+0x160>
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	079b      	lsls	r3, r3, #30
 8004db8:	d413      	bmi.n	8004de2 <_printf_i+0x232>
 8004dba:	68e0      	ldr	r0, [r4, #12]
 8004dbc:	9b03      	ldr	r3, [sp, #12]
 8004dbe:	4298      	cmp	r0, r3
 8004dc0:	bfb8      	it	lt
 8004dc2:	4618      	movlt	r0, r3
 8004dc4:	e7a6      	b.n	8004d14 <_printf_i+0x164>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	4632      	mov	r2, r6
 8004dca:	4649      	mov	r1, r9
 8004dcc:	4640      	mov	r0, r8
 8004dce:	47d0      	blx	sl
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	d09d      	beq.n	8004d10 <_printf_i+0x160>
 8004dd4:	3501      	adds	r5, #1
 8004dd6:	68e3      	ldr	r3, [r4, #12]
 8004dd8:	9903      	ldr	r1, [sp, #12]
 8004dda:	1a5b      	subs	r3, r3, r1
 8004ddc:	42ab      	cmp	r3, r5
 8004dde:	dcf2      	bgt.n	8004dc6 <_printf_i+0x216>
 8004de0:	e7eb      	b.n	8004dba <_printf_i+0x20a>
 8004de2:	2500      	movs	r5, #0
 8004de4:	f104 0619 	add.w	r6, r4, #25
 8004de8:	e7f5      	b.n	8004dd6 <_printf_i+0x226>
 8004dea:	bf00      	nop
 8004dec:	080071d2 	.word	0x080071d2
 8004df0:	080071e3 	.word	0x080071e3

08004df4 <std>:
 8004df4:	2300      	movs	r3, #0
 8004df6:	b510      	push	{r4, lr}
 8004df8:	4604      	mov	r4, r0
 8004dfa:	e9c0 3300 	strd	r3, r3, [r0]
 8004dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e02:	6083      	str	r3, [r0, #8]
 8004e04:	8181      	strh	r1, [r0, #12]
 8004e06:	6643      	str	r3, [r0, #100]	; 0x64
 8004e08:	81c2      	strh	r2, [r0, #14]
 8004e0a:	6183      	str	r3, [r0, #24]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	2208      	movs	r2, #8
 8004e10:	305c      	adds	r0, #92	; 0x5c
 8004e12:	f000 f902 	bl	800501a <memset>
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <std+0x38>)
 8004e18:	6263      	str	r3, [r4, #36]	; 0x24
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <std+0x3c>)
 8004e1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e1e:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <std+0x40>)
 8004e20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e22:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <std+0x44>)
 8004e24:	6224      	str	r4, [r4, #32]
 8004e26:	6323      	str	r3, [r4, #48]	; 0x30
 8004e28:	bd10      	pop	{r4, pc}
 8004e2a:	bf00      	nop
 8004e2c:	08004f95 	.word	0x08004f95
 8004e30:	08004fb7 	.word	0x08004fb7
 8004e34:	08004fef 	.word	0x08004fef
 8004e38:	08005013 	.word	0x08005013

08004e3c <stdio_exit_handler>:
 8004e3c:	4a02      	ldr	r2, [pc, #8]	; (8004e48 <stdio_exit_handler+0xc>)
 8004e3e:	4903      	ldr	r1, [pc, #12]	; (8004e4c <stdio_exit_handler+0x10>)
 8004e40:	4803      	ldr	r0, [pc, #12]	; (8004e50 <stdio_exit_handler+0x14>)
 8004e42:	f000 b869 	b.w	8004f18 <_fwalk_sglue>
 8004e46:	bf00      	nop
 8004e48:	2000000c 	.word	0x2000000c
 8004e4c:	080069d5 	.word	0x080069d5
 8004e50:	20000018 	.word	0x20000018

08004e54 <cleanup_stdio>:
 8004e54:	6841      	ldr	r1, [r0, #4]
 8004e56:	4b0c      	ldr	r3, [pc, #48]	; (8004e88 <cleanup_stdio+0x34>)
 8004e58:	4299      	cmp	r1, r3
 8004e5a:	b510      	push	{r4, lr}
 8004e5c:	4604      	mov	r4, r0
 8004e5e:	d001      	beq.n	8004e64 <cleanup_stdio+0x10>
 8004e60:	f001 fdb8 	bl	80069d4 <_fflush_r>
 8004e64:	68a1      	ldr	r1, [r4, #8]
 8004e66:	4b09      	ldr	r3, [pc, #36]	; (8004e8c <cleanup_stdio+0x38>)
 8004e68:	4299      	cmp	r1, r3
 8004e6a:	d002      	beq.n	8004e72 <cleanup_stdio+0x1e>
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	f001 fdb1 	bl	80069d4 <_fflush_r>
 8004e72:	68e1      	ldr	r1, [r4, #12]
 8004e74:	4b06      	ldr	r3, [pc, #24]	; (8004e90 <cleanup_stdio+0x3c>)
 8004e76:	4299      	cmp	r1, r3
 8004e78:	d004      	beq.n	8004e84 <cleanup_stdio+0x30>
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e80:	f001 bda8 	b.w	80069d4 <_fflush_r>
 8004e84:	bd10      	pop	{r4, pc}
 8004e86:	bf00      	nop
 8004e88:	20000348 	.word	0x20000348
 8004e8c:	200003b0 	.word	0x200003b0
 8004e90:	20000418 	.word	0x20000418

08004e94 <global_stdio_init.part.0>:
 8004e94:	b510      	push	{r4, lr}
 8004e96:	4b0b      	ldr	r3, [pc, #44]	; (8004ec4 <global_stdio_init.part.0+0x30>)
 8004e98:	4c0b      	ldr	r4, [pc, #44]	; (8004ec8 <global_stdio_init.part.0+0x34>)
 8004e9a:	4a0c      	ldr	r2, [pc, #48]	; (8004ecc <global_stdio_init.part.0+0x38>)
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	2104      	movs	r1, #4
 8004ea4:	f7ff ffa6 	bl	8004df4 <std>
 8004ea8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004eac:	2201      	movs	r2, #1
 8004eae:	2109      	movs	r1, #9
 8004eb0:	f7ff ffa0 	bl	8004df4 <std>
 8004eb4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004eb8:	2202      	movs	r2, #2
 8004eba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ebe:	2112      	movs	r1, #18
 8004ec0:	f7ff bf98 	b.w	8004df4 <std>
 8004ec4:	20000480 	.word	0x20000480
 8004ec8:	20000348 	.word	0x20000348
 8004ecc:	08004e3d 	.word	0x08004e3d

08004ed0 <__sfp_lock_acquire>:
 8004ed0:	4801      	ldr	r0, [pc, #4]	; (8004ed8 <__sfp_lock_acquire+0x8>)
 8004ed2:	f000 b92d 	b.w	8005130 <__retarget_lock_acquire_recursive>
 8004ed6:	bf00      	nop
 8004ed8:	20000489 	.word	0x20000489

08004edc <__sfp_lock_release>:
 8004edc:	4801      	ldr	r0, [pc, #4]	; (8004ee4 <__sfp_lock_release+0x8>)
 8004ede:	f000 b928 	b.w	8005132 <__retarget_lock_release_recursive>
 8004ee2:	bf00      	nop
 8004ee4:	20000489 	.word	0x20000489

08004ee8 <__sinit>:
 8004ee8:	b510      	push	{r4, lr}
 8004eea:	4604      	mov	r4, r0
 8004eec:	f7ff fff0 	bl	8004ed0 <__sfp_lock_acquire>
 8004ef0:	6a23      	ldr	r3, [r4, #32]
 8004ef2:	b11b      	cbz	r3, 8004efc <__sinit+0x14>
 8004ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ef8:	f7ff bff0 	b.w	8004edc <__sfp_lock_release>
 8004efc:	4b04      	ldr	r3, [pc, #16]	; (8004f10 <__sinit+0x28>)
 8004efe:	6223      	str	r3, [r4, #32]
 8004f00:	4b04      	ldr	r3, [pc, #16]	; (8004f14 <__sinit+0x2c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1f5      	bne.n	8004ef4 <__sinit+0xc>
 8004f08:	f7ff ffc4 	bl	8004e94 <global_stdio_init.part.0>
 8004f0c:	e7f2      	b.n	8004ef4 <__sinit+0xc>
 8004f0e:	bf00      	nop
 8004f10:	08004e55 	.word	0x08004e55
 8004f14:	20000480 	.word	0x20000480

08004f18 <_fwalk_sglue>:
 8004f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f1c:	4607      	mov	r7, r0
 8004f1e:	4688      	mov	r8, r1
 8004f20:	4614      	mov	r4, r2
 8004f22:	2600      	movs	r6, #0
 8004f24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f28:	f1b9 0901 	subs.w	r9, r9, #1
 8004f2c:	d505      	bpl.n	8004f3a <_fwalk_sglue+0x22>
 8004f2e:	6824      	ldr	r4, [r4, #0]
 8004f30:	2c00      	cmp	r4, #0
 8004f32:	d1f7      	bne.n	8004f24 <_fwalk_sglue+0xc>
 8004f34:	4630      	mov	r0, r6
 8004f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f3a:	89ab      	ldrh	r3, [r5, #12]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d907      	bls.n	8004f50 <_fwalk_sglue+0x38>
 8004f40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f44:	3301      	adds	r3, #1
 8004f46:	d003      	beq.n	8004f50 <_fwalk_sglue+0x38>
 8004f48:	4629      	mov	r1, r5
 8004f4a:	4638      	mov	r0, r7
 8004f4c:	47c0      	blx	r8
 8004f4e:	4306      	orrs	r6, r0
 8004f50:	3568      	adds	r5, #104	; 0x68
 8004f52:	e7e9      	b.n	8004f28 <_fwalk_sglue+0x10>

08004f54 <siprintf>:
 8004f54:	b40e      	push	{r1, r2, r3}
 8004f56:	b500      	push	{lr}
 8004f58:	b09c      	sub	sp, #112	; 0x70
 8004f5a:	ab1d      	add	r3, sp, #116	; 0x74
 8004f5c:	9002      	str	r0, [sp, #8]
 8004f5e:	9006      	str	r0, [sp, #24]
 8004f60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f64:	4809      	ldr	r0, [pc, #36]	; (8004f8c <siprintf+0x38>)
 8004f66:	9107      	str	r1, [sp, #28]
 8004f68:	9104      	str	r1, [sp, #16]
 8004f6a:	4909      	ldr	r1, [pc, #36]	; (8004f90 <siprintf+0x3c>)
 8004f6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f70:	9105      	str	r1, [sp, #20]
 8004f72:	6800      	ldr	r0, [r0, #0]
 8004f74:	9301      	str	r3, [sp, #4]
 8004f76:	a902      	add	r1, sp, #8
 8004f78:	f001 fba8 	bl	80066cc <_svfiprintf_r>
 8004f7c:	9b02      	ldr	r3, [sp, #8]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	b01c      	add	sp, #112	; 0x70
 8004f84:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f88:	b003      	add	sp, #12
 8004f8a:	4770      	bx	lr
 8004f8c:	20000064 	.word	0x20000064
 8004f90:	ffff0208 	.word	0xffff0208

08004f94 <__sread>:
 8004f94:	b510      	push	{r4, lr}
 8004f96:	460c      	mov	r4, r1
 8004f98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f9c:	f000 f87a 	bl	8005094 <_read_r>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	bfab      	itete	ge
 8004fa4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004fa6:	89a3      	ldrhlt	r3, [r4, #12]
 8004fa8:	181b      	addge	r3, r3, r0
 8004faa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004fae:	bfac      	ite	ge
 8004fb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8004fb2:	81a3      	strhlt	r3, [r4, #12]
 8004fb4:	bd10      	pop	{r4, pc}

08004fb6 <__swrite>:
 8004fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fba:	461f      	mov	r7, r3
 8004fbc:	898b      	ldrh	r3, [r1, #12]
 8004fbe:	05db      	lsls	r3, r3, #23
 8004fc0:	4605      	mov	r5, r0
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	4616      	mov	r6, r2
 8004fc6:	d505      	bpl.n	8004fd4 <__swrite+0x1e>
 8004fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fcc:	2302      	movs	r3, #2
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f000 f84e 	bl	8005070 <_lseek_r>
 8004fd4:	89a3      	ldrh	r3, [r4, #12]
 8004fd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fde:	81a3      	strh	r3, [r4, #12]
 8004fe0:	4632      	mov	r2, r6
 8004fe2:	463b      	mov	r3, r7
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fea:	f000 b865 	b.w	80050b8 <_write_r>

08004fee <__sseek>:
 8004fee:	b510      	push	{r4, lr}
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ff6:	f000 f83b 	bl	8005070 <_lseek_r>
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	bf15      	itete	ne
 8005000:	6560      	strne	r0, [r4, #84]	; 0x54
 8005002:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005006:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800500a:	81a3      	strheq	r3, [r4, #12]
 800500c:	bf18      	it	ne
 800500e:	81a3      	strhne	r3, [r4, #12]
 8005010:	bd10      	pop	{r4, pc}

08005012 <__sclose>:
 8005012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005016:	f000 b81b 	b.w	8005050 <_close_r>

0800501a <memset>:
 800501a:	4402      	add	r2, r0
 800501c:	4603      	mov	r3, r0
 800501e:	4293      	cmp	r3, r2
 8005020:	d100      	bne.n	8005024 <memset+0xa>
 8005022:	4770      	bx	lr
 8005024:	f803 1b01 	strb.w	r1, [r3], #1
 8005028:	e7f9      	b.n	800501e <memset+0x4>

0800502a <strcat>:
 800502a:	b510      	push	{r4, lr}
 800502c:	4602      	mov	r2, r0
 800502e:	7814      	ldrb	r4, [r2, #0]
 8005030:	4613      	mov	r3, r2
 8005032:	3201      	adds	r2, #1
 8005034:	2c00      	cmp	r4, #0
 8005036:	d1fa      	bne.n	800502e <strcat+0x4>
 8005038:	3b01      	subs	r3, #1
 800503a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800503e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005042:	2a00      	cmp	r2, #0
 8005044:	d1f9      	bne.n	800503a <strcat+0x10>
 8005046:	bd10      	pop	{r4, pc}

08005048 <_localeconv_r>:
 8005048:	4800      	ldr	r0, [pc, #0]	; (800504c <_localeconv_r+0x4>)
 800504a:	4770      	bx	lr
 800504c:	20000158 	.word	0x20000158

08005050 <_close_r>:
 8005050:	b538      	push	{r3, r4, r5, lr}
 8005052:	4d06      	ldr	r5, [pc, #24]	; (800506c <_close_r+0x1c>)
 8005054:	2300      	movs	r3, #0
 8005056:	4604      	mov	r4, r0
 8005058:	4608      	mov	r0, r1
 800505a:	602b      	str	r3, [r5, #0]
 800505c:	f7fb ffc5 	bl	8000fea <_close>
 8005060:	1c43      	adds	r3, r0, #1
 8005062:	d102      	bne.n	800506a <_close_r+0x1a>
 8005064:	682b      	ldr	r3, [r5, #0]
 8005066:	b103      	cbz	r3, 800506a <_close_r+0x1a>
 8005068:	6023      	str	r3, [r4, #0]
 800506a:	bd38      	pop	{r3, r4, r5, pc}
 800506c:	20000484 	.word	0x20000484

08005070 <_lseek_r>:
 8005070:	b538      	push	{r3, r4, r5, lr}
 8005072:	4d07      	ldr	r5, [pc, #28]	; (8005090 <_lseek_r+0x20>)
 8005074:	4604      	mov	r4, r0
 8005076:	4608      	mov	r0, r1
 8005078:	4611      	mov	r1, r2
 800507a:	2200      	movs	r2, #0
 800507c:	602a      	str	r2, [r5, #0]
 800507e:	461a      	mov	r2, r3
 8005080:	f7fb ffda 	bl	8001038 <_lseek>
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	d102      	bne.n	800508e <_lseek_r+0x1e>
 8005088:	682b      	ldr	r3, [r5, #0]
 800508a:	b103      	cbz	r3, 800508e <_lseek_r+0x1e>
 800508c:	6023      	str	r3, [r4, #0]
 800508e:	bd38      	pop	{r3, r4, r5, pc}
 8005090:	20000484 	.word	0x20000484

08005094 <_read_r>:
 8005094:	b538      	push	{r3, r4, r5, lr}
 8005096:	4d07      	ldr	r5, [pc, #28]	; (80050b4 <_read_r+0x20>)
 8005098:	4604      	mov	r4, r0
 800509a:	4608      	mov	r0, r1
 800509c:	4611      	mov	r1, r2
 800509e:	2200      	movs	r2, #0
 80050a0:	602a      	str	r2, [r5, #0]
 80050a2:	461a      	mov	r2, r3
 80050a4:	f7fb ff68 	bl	8000f78 <_read>
 80050a8:	1c43      	adds	r3, r0, #1
 80050aa:	d102      	bne.n	80050b2 <_read_r+0x1e>
 80050ac:	682b      	ldr	r3, [r5, #0]
 80050ae:	b103      	cbz	r3, 80050b2 <_read_r+0x1e>
 80050b0:	6023      	str	r3, [r4, #0]
 80050b2:	bd38      	pop	{r3, r4, r5, pc}
 80050b4:	20000484 	.word	0x20000484

080050b8 <_write_r>:
 80050b8:	b538      	push	{r3, r4, r5, lr}
 80050ba:	4d07      	ldr	r5, [pc, #28]	; (80050d8 <_write_r+0x20>)
 80050bc:	4604      	mov	r4, r0
 80050be:	4608      	mov	r0, r1
 80050c0:	4611      	mov	r1, r2
 80050c2:	2200      	movs	r2, #0
 80050c4:	602a      	str	r2, [r5, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	f7fb ff73 	bl	8000fb2 <_write>
 80050cc:	1c43      	adds	r3, r0, #1
 80050ce:	d102      	bne.n	80050d6 <_write_r+0x1e>
 80050d0:	682b      	ldr	r3, [r5, #0]
 80050d2:	b103      	cbz	r3, 80050d6 <_write_r+0x1e>
 80050d4:	6023      	str	r3, [r4, #0]
 80050d6:	bd38      	pop	{r3, r4, r5, pc}
 80050d8:	20000484 	.word	0x20000484

080050dc <__errno>:
 80050dc:	4b01      	ldr	r3, [pc, #4]	; (80050e4 <__errno+0x8>)
 80050de:	6818      	ldr	r0, [r3, #0]
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000064 	.word	0x20000064

080050e8 <__libc_init_array>:
 80050e8:	b570      	push	{r4, r5, r6, lr}
 80050ea:	4d0d      	ldr	r5, [pc, #52]	; (8005120 <__libc_init_array+0x38>)
 80050ec:	4c0d      	ldr	r4, [pc, #52]	; (8005124 <__libc_init_array+0x3c>)
 80050ee:	1b64      	subs	r4, r4, r5
 80050f0:	10a4      	asrs	r4, r4, #2
 80050f2:	2600      	movs	r6, #0
 80050f4:	42a6      	cmp	r6, r4
 80050f6:	d109      	bne.n	800510c <__libc_init_array+0x24>
 80050f8:	4d0b      	ldr	r5, [pc, #44]	; (8005128 <__libc_init_array+0x40>)
 80050fa:	4c0c      	ldr	r4, [pc, #48]	; (800512c <__libc_init_array+0x44>)
 80050fc:	f002 f80e 	bl	800711c <_init>
 8005100:	1b64      	subs	r4, r4, r5
 8005102:	10a4      	asrs	r4, r4, #2
 8005104:	2600      	movs	r6, #0
 8005106:	42a6      	cmp	r6, r4
 8005108:	d105      	bne.n	8005116 <__libc_init_array+0x2e>
 800510a:	bd70      	pop	{r4, r5, r6, pc}
 800510c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005110:	4798      	blx	r3
 8005112:	3601      	adds	r6, #1
 8005114:	e7ee      	b.n	80050f4 <__libc_init_array+0xc>
 8005116:	f855 3b04 	ldr.w	r3, [r5], #4
 800511a:	4798      	blx	r3
 800511c:	3601      	adds	r6, #1
 800511e:	e7f2      	b.n	8005106 <__libc_init_array+0x1e>
 8005120:	0800753c 	.word	0x0800753c
 8005124:	0800753c 	.word	0x0800753c
 8005128:	0800753c 	.word	0x0800753c
 800512c:	08007540 	.word	0x08007540

08005130 <__retarget_lock_acquire_recursive>:
 8005130:	4770      	bx	lr

08005132 <__retarget_lock_release_recursive>:
 8005132:	4770      	bx	lr

08005134 <quorem>:
 8005134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005138:	6903      	ldr	r3, [r0, #16]
 800513a:	690c      	ldr	r4, [r1, #16]
 800513c:	42a3      	cmp	r3, r4
 800513e:	4607      	mov	r7, r0
 8005140:	db7e      	blt.n	8005240 <quorem+0x10c>
 8005142:	3c01      	subs	r4, #1
 8005144:	f101 0814 	add.w	r8, r1, #20
 8005148:	f100 0514 	add.w	r5, r0, #20
 800514c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005150:	9301      	str	r3, [sp, #4]
 8005152:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005156:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800515a:	3301      	adds	r3, #1
 800515c:	429a      	cmp	r2, r3
 800515e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005162:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005166:	fbb2 f6f3 	udiv	r6, r2, r3
 800516a:	d331      	bcc.n	80051d0 <quorem+0x9c>
 800516c:	f04f 0e00 	mov.w	lr, #0
 8005170:	4640      	mov	r0, r8
 8005172:	46ac      	mov	ip, r5
 8005174:	46f2      	mov	sl, lr
 8005176:	f850 2b04 	ldr.w	r2, [r0], #4
 800517a:	b293      	uxth	r3, r2
 800517c:	fb06 e303 	mla	r3, r6, r3, lr
 8005180:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005184:	0c1a      	lsrs	r2, r3, #16
 8005186:	b29b      	uxth	r3, r3
 8005188:	ebaa 0303 	sub.w	r3, sl, r3
 800518c:	f8dc a000 	ldr.w	sl, [ip]
 8005190:	fa13 f38a 	uxtah	r3, r3, sl
 8005194:	fb06 220e 	mla	r2, r6, lr, r2
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	9b00      	ldr	r3, [sp, #0]
 800519c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051a0:	b292      	uxth	r2, r2
 80051a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80051a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051aa:	f8bd 3000 	ldrh.w	r3, [sp]
 80051ae:	4581      	cmp	r9, r0
 80051b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051b4:	f84c 3b04 	str.w	r3, [ip], #4
 80051b8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051bc:	d2db      	bcs.n	8005176 <quorem+0x42>
 80051be:	f855 300b 	ldr.w	r3, [r5, fp]
 80051c2:	b92b      	cbnz	r3, 80051d0 <quorem+0x9c>
 80051c4:	9b01      	ldr	r3, [sp, #4]
 80051c6:	3b04      	subs	r3, #4
 80051c8:	429d      	cmp	r5, r3
 80051ca:	461a      	mov	r2, r3
 80051cc:	d32c      	bcc.n	8005228 <quorem+0xf4>
 80051ce:	613c      	str	r4, [r7, #16]
 80051d0:	4638      	mov	r0, r7
 80051d2:	f001 f921 	bl	8006418 <__mcmp>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	db22      	blt.n	8005220 <quorem+0xec>
 80051da:	3601      	adds	r6, #1
 80051dc:	4629      	mov	r1, r5
 80051de:	2000      	movs	r0, #0
 80051e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80051e4:	f8d1 c000 	ldr.w	ip, [r1]
 80051e8:	b293      	uxth	r3, r2
 80051ea:	1ac3      	subs	r3, r0, r3
 80051ec:	0c12      	lsrs	r2, r2, #16
 80051ee:	fa13 f38c 	uxtah	r3, r3, ip
 80051f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80051f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005200:	45c1      	cmp	r9, r8
 8005202:	f841 3b04 	str.w	r3, [r1], #4
 8005206:	ea4f 4022 	mov.w	r0, r2, asr #16
 800520a:	d2e9      	bcs.n	80051e0 <quorem+0xac>
 800520c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005210:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005214:	b922      	cbnz	r2, 8005220 <quorem+0xec>
 8005216:	3b04      	subs	r3, #4
 8005218:	429d      	cmp	r5, r3
 800521a:	461a      	mov	r2, r3
 800521c:	d30a      	bcc.n	8005234 <quorem+0x100>
 800521e:	613c      	str	r4, [r7, #16]
 8005220:	4630      	mov	r0, r6
 8005222:	b003      	add	sp, #12
 8005224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	3b04      	subs	r3, #4
 800522c:	2a00      	cmp	r2, #0
 800522e:	d1ce      	bne.n	80051ce <quorem+0x9a>
 8005230:	3c01      	subs	r4, #1
 8005232:	e7c9      	b.n	80051c8 <quorem+0x94>
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	3b04      	subs	r3, #4
 8005238:	2a00      	cmp	r2, #0
 800523a:	d1f0      	bne.n	800521e <quorem+0xea>
 800523c:	3c01      	subs	r4, #1
 800523e:	e7eb      	b.n	8005218 <quorem+0xe4>
 8005240:	2000      	movs	r0, #0
 8005242:	e7ee      	b.n	8005222 <quorem+0xee>
 8005244:	0000      	movs	r0, r0
	...

08005248 <_dtoa_r>:
 8005248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800524c:	ed2d 8b02 	vpush	{d8}
 8005250:	69c5      	ldr	r5, [r0, #28]
 8005252:	b091      	sub	sp, #68	; 0x44
 8005254:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005258:	ec59 8b10 	vmov	r8, r9, d0
 800525c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800525e:	9106      	str	r1, [sp, #24]
 8005260:	4606      	mov	r6, r0
 8005262:	9208      	str	r2, [sp, #32]
 8005264:	930c      	str	r3, [sp, #48]	; 0x30
 8005266:	b975      	cbnz	r5, 8005286 <_dtoa_r+0x3e>
 8005268:	2010      	movs	r0, #16
 800526a:	f000 fda5 	bl	8005db8 <malloc>
 800526e:	4602      	mov	r2, r0
 8005270:	61f0      	str	r0, [r6, #28]
 8005272:	b920      	cbnz	r0, 800527e <_dtoa_r+0x36>
 8005274:	4ba6      	ldr	r3, [pc, #664]	; (8005510 <_dtoa_r+0x2c8>)
 8005276:	21ef      	movs	r1, #239	; 0xef
 8005278:	48a6      	ldr	r0, [pc, #664]	; (8005514 <_dtoa_r+0x2cc>)
 800527a:	f001 fc0b 	bl	8006a94 <__assert_func>
 800527e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005282:	6005      	str	r5, [r0, #0]
 8005284:	60c5      	str	r5, [r0, #12]
 8005286:	69f3      	ldr	r3, [r6, #28]
 8005288:	6819      	ldr	r1, [r3, #0]
 800528a:	b151      	cbz	r1, 80052a2 <_dtoa_r+0x5a>
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	604a      	str	r2, [r1, #4]
 8005290:	2301      	movs	r3, #1
 8005292:	4093      	lsls	r3, r2
 8005294:	608b      	str	r3, [r1, #8]
 8005296:	4630      	mov	r0, r6
 8005298:	f000 fe82 	bl	8005fa0 <_Bfree>
 800529c:	69f3      	ldr	r3, [r6, #28]
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	f1b9 0300 	subs.w	r3, r9, #0
 80052a6:	bfbb      	ittet	lt
 80052a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80052ac:	9303      	strlt	r3, [sp, #12]
 80052ae:	2300      	movge	r3, #0
 80052b0:	2201      	movlt	r2, #1
 80052b2:	bfac      	ite	ge
 80052b4:	6023      	strge	r3, [r4, #0]
 80052b6:	6022      	strlt	r2, [r4, #0]
 80052b8:	4b97      	ldr	r3, [pc, #604]	; (8005518 <_dtoa_r+0x2d0>)
 80052ba:	9c03      	ldr	r4, [sp, #12]
 80052bc:	43a3      	bics	r3, r4
 80052be:	d11c      	bne.n	80052fa <_dtoa_r+0xb2>
 80052c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80052cc:	ea53 0308 	orrs.w	r3, r3, r8
 80052d0:	f000 84fb 	beq.w	8005cca <_dtoa_r+0xa82>
 80052d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80052d6:	b963      	cbnz	r3, 80052f2 <_dtoa_r+0xaa>
 80052d8:	4b90      	ldr	r3, [pc, #576]	; (800551c <_dtoa_r+0x2d4>)
 80052da:	e020      	b.n	800531e <_dtoa_r+0xd6>
 80052dc:	4b90      	ldr	r3, [pc, #576]	; (8005520 <_dtoa_r+0x2d8>)
 80052de:	9301      	str	r3, [sp, #4]
 80052e0:	3308      	adds	r3, #8
 80052e2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80052e4:	6013      	str	r3, [r2, #0]
 80052e6:	9801      	ldr	r0, [sp, #4]
 80052e8:	b011      	add	sp, #68	; 0x44
 80052ea:	ecbd 8b02 	vpop	{d8}
 80052ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f2:	4b8a      	ldr	r3, [pc, #552]	; (800551c <_dtoa_r+0x2d4>)
 80052f4:	9301      	str	r3, [sp, #4]
 80052f6:	3303      	adds	r3, #3
 80052f8:	e7f3      	b.n	80052e2 <_dtoa_r+0x9a>
 80052fa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80052fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005306:	d10c      	bne.n	8005322 <_dtoa_r+0xda>
 8005308:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800530a:	2301      	movs	r3, #1
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 84d7 	beq.w	8005cc4 <_dtoa_r+0xa7c>
 8005316:	4b83      	ldr	r3, [pc, #524]	; (8005524 <_dtoa_r+0x2dc>)
 8005318:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800531a:	6013      	str	r3, [r2, #0]
 800531c:	3b01      	subs	r3, #1
 800531e:	9301      	str	r3, [sp, #4]
 8005320:	e7e1      	b.n	80052e6 <_dtoa_r+0x9e>
 8005322:	aa0e      	add	r2, sp, #56	; 0x38
 8005324:	a90f      	add	r1, sp, #60	; 0x3c
 8005326:	4630      	mov	r0, r6
 8005328:	eeb0 0b48 	vmov.f64	d0, d8
 800532c:	f001 f91a 	bl	8006564 <__d2b>
 8005330:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005334:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005336:	4605      	mov	r5, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d046      	beq.n	80053ca <_dtoa_r+0x182>
 800533c:	eeb0 7b48 	vmov.f64	d7, d8
 8005340:	ee18 1a90 	vmov	r1, s17
 8005344:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005348:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800534c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005350:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005354:	2000      	movs	r0, #0
 8005356:	ee07 1a90 	vmov	s15, r1
 800535a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800535e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80054f8 <_dtoa_r+0x2b0>
 8005362:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005366:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005500 <_dtoa_r+0x2b8>
 800536a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800536e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005508 <_dtoa_r+0x2c0>
 8005372:	ee07 3a90 	vmov	s15, r3
 8005376:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800537a:	eeb0 7b46 	vmov.f64	d7, d6
 800537e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005382:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005386:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800538a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800538e:	ee16 ba90 	vmov	fp, s13
 8005392:	9009      	str	r0, [sp, #36]	; 0x24
 8005394:	d508      	bpl.n	80053a8 <_dtoa_r+0x160>
 8005396:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800539a:	eeb4 6b47 	vcmp.f64	d6, d7
 800539e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053a2:	bf18      	it	ne
 80053a4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80053a8:	f1bb 0f16 	cmp.w	fp, #22
 80053ac:	d82b      	bhi.n	8005406 <_dtoa_r+0x1be>
 80053ae:	495e      	ldr	r1, [pc, #376]	; (8005528 <_dtoa_r+0x2e0>)
 80053b0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80053b4:	ed91 7b00 	vldr	d7, [r1]
 80053b8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80053bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c0:	d501      	bpl.n	80053c6 <_dtoa_r+0x17e>
 80053c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053c6:	2100      	movs	r1, #0
 80053c8:	e01e      	b.n	8005408 <_dtoa_r+0x1c0>
 80053ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053cc:	4413      	add	r3, r2
 80053ce:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80053d2:	2920      	cmp	r1, #32
 80053d4:	bfc1      	itttt	gt
 80053d6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80053da:	408c      	lslgt	r4, r1
 80053dc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80053e0:	fa28 f101 	lsrgt.w	r1, r8, r1
 80053e4:	bfd6      	itet	le
 80053e6:	f1c1 0120 	rsble	r1, r1, #32
 80053ea:	4321      	orrgt	r1, r4
 80053ec:	fa08 f101 	lslle.w	r1, r8, r1
 80053f0:	ee07 1a90 	vmov	s15, r1
 80053f4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80053f8:	3b01      	subs	r3, #1
 80053fa:	ee17 1a90 	vmov	r1, s15
 80053fe:	2001      	movs	r0, #1
 8005400:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005404:	e7a7      	b.n	8005356 <_dtoa_r+0x10e>
 8005406:	2101      	movs	r1, #1
 8005408:	1ad2      	subs	r2, r2, r3
 800540a:	1e53      	subs	r3, r2, #1
 800540c:	9305      	str	r3, [sp, #20]
 800540e:	bf45      	ittet	mi
 8005410:	f1c2 0301 	rsbmi	r3, r2, #1
 8005414:	9304      	strmi	r3, [sp, #16]
 8005416:	2300      	movpl	r3, #0
 8005418:	2300      	movmi	r3, #0
 800541a:	bf4c      	ite	mi
 800541c:	9305      	strmi	r3, [sp, #20]
 800541e:	9304      	strpl	r3, [sp, #16]
 8005420:	f1bb 0f00 	cmp.w	fp, #0
 8005424:	910b      	str	r1, [sp, #44]	; 0x2c
 8005426:	db18      	blt.n	800545a <_dtoa_r+0x212>
 8005428:	9b05      	ldr	r3, [sp, #20]
 800542a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800542e:	445b      	add	r3, fp
 8005430:	9305      	str	r3, [sp, #20]
 8005432:	2300      	movs	r3, #0
 8005434:	9a06      	ldr	r2, [sp, #24]
 8005436:	2a09      	cmp	r2, #9
 8005438:	d848      	bhi.n	80054cc <_dtoa_r+0x284>
 800543a:	2a05      	cmp	r2, #5
 800543c:	bfc4      	itt	gt
 800543e:	3a04      	subgt	r2, #4
 8005440:	9206      	strgt	r2, [sp, #24]
 8005442:	9a06      	ldr	r2, [sp, #24]
 8005444:	f1a2 0202 	sub.w	r2, r2, #2
 8005448:	bfcc      	ite	gt
 800544a:	2400      	movgt	r4, #0
 800544c:	2401      	movle	r4, #1
 800544e:	2a03      	cmp	r2, #3
 8005450:	d847      	bhi.n	80054e2 <_dtoa_r+0x29a>
 8005452:	e8df f002 	tbb	[pc, r2]
 8005456:	2d0b      	.short	0x2d0b
 8005458:	392b      	.short	0x392b
 800545a:	9b04      	ldr	r3, [sp, #16]
 800545c:	2200      	movs	r2, #0
 800545e:	eba3 030b 	sub.w	r3, r3, fp
 8005462:	9304      	str	r3, [sp, #16]
 8005464:	920a      	str	r2, [sp, #40]	; 0x28
 8005466:	f1cb 0300 	rsb	r3, fp, #0
 800546a:	e7e3      	b.n	8005434 <_dtoa_r+0x1ec>
 800546c:	2200      	movs	r2, #0
 800546e:	9207      	str	r2, [sp, #28]
 8005470:	9a08      	ldr	r2, [sp, #32]
 8005472:	2a00      	cmp	r2, #0
 8005474:	dc38      	bgt.n	80054e8 <_dtoa_r+0x2a0>
 8005476:	f04f 0a01 	mov.w	sl, #1
 800547a:	46d1      	mov	r9, sl
 800547c:	4652      	mov	r2, sl
 800547e:	f8cd a020 	str.w	sl, [sp, #32]
 8005482:	69f7      	ldr	r7, [r6, #28]
 8005484:	2100      	movs	r1, #0
 8005486:	2004      	movs	r0, #4
 8005488:	f100 0c14 	add.w	ip, r0, #20
 800548c:	4594      	cmp	ip, r2
 800548e:	d930      	bls.n	80054f2 <_dtoa_r+0x2aa>
 8005490:	6079      	str	r1, [r7, #4]
 8005492:	4630      	mov	r0, r6
 8005494:	930d      	str	r3, [sp, #52]	; 0x34
 8005496:	f000 fd43 	bl	8005f20 <_Balloc>
 800549a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800549c:	9001      	str	r0, [sp, #4]
 800549e:	4602      	mov	r2, r0
 80054a0:	2800      	cmp	r0, #0
 80054a2:	d145      	bne.n	8005530 <_dtoa_r+0x2e8>
 80054a4:	4b21      	ldr	r3, [pc, #132]	; (800552c <_dtoa_r+0x2e4>)
 80054a6:	f240 11af 	movw	r1, #431	; 0x1af
 80054aa:	e6e5      	b.n	8005278 <_dtoa_r+0x30>
 80054ac:	2201      	movs	r2, #1
 80054ae:	e7de      	b.n	800546e <_dtoa_r+0x226>
 80054b0:	2200      	movs	r2, #0
 80054b2:	9207      	str	r2, [sp, #28]
 80054b4:	9a08      	ldr	r2, [sp, #32]
 80054b6:	eb0b 0a02 	add.w	sl, fp, r2
 80054ba:	f10a 0901 	add.w	r9, sl, #1
 80054be:	464a      	mov	r2, r9
 80054c0:	2a01      	cmp	r2, #1
 80054c2:	bfb8      	it	lt
 80054c4:	2201      	movlt	r2, #1
 80054c6:	e7dc      	b.n	8005482 <_dtoa_r+0x23a>
 80054c8:	2201      	movs	r2, #1
 80054ca:	e7f2      	b.n	80054b2 <_dtoa_r+0x26a>
 80054cc:	2401      	movs	r4, #1
 80054ce:	2200      	movs	r2, #0
 80054d0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80054d4:	f04f 3aff 	mov.w	sl, #4294967295
 80054d8:	2100      	movs	r1, #0
 80054da:	46d1      	mov	r9, sl
 80054dc:	2212      	movs	r2, #18
 80054de:	9108      	str	r1, [sp, #32]
 80054e0:	e7cf      	b.n	8005482 <_dtoa_r+0x23a>
 80054e2:	2201      	movs	r2, #1
 80054e4:	9207      	str	r2, [sp, #28]
 80054e6:	e7f5      	b.n	80054d4 <_dtoa_r+0x28c>
 80054e8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80054ec:	46d1      	mov	r9, sl
 80054ee:	4652      	mov	r2, sl
 80054f0:	e7c7      	b.n	8005482 <_dtoa_r+0x23a>
 80054f2:	3101      	adds	r1, #1
 80054f4:	0040      	lsls	r0, r0, #1
 80054f6:	e7c7      	b.n	8005488 <_dtoa_r+0x240>
 80054f8:	636f4361 	.word	0x636f4361
 80054fc:	3fd287a7 	.word	0x3fd287a7
 8005500:	8b60c8b3 	.word	0x8b60c8b3
 8005504:	3fc68a28 	.word	0x3fc68a28
 8005508:	509f79fb 	.word	0x509f79fb
 800550c:	3fd34413 	.word	0x3fd34413
 8005510:	08007201 	.word	0x08007201
 8005514:	08007218 	.word	0x08007218
 8005518:	7ff00000 	.word	0x7ff00000
 800551c:	080071fd 	.word	0x080071fd
 8005520:	080071f4 	.word	0x080071f4
 8005524:	080071d1 	.word	0x080071d1
 8005528:	08007308 	.word	0x08007308
 800552c:	08007270 	.word	0x08007270
 8005530:	69f2      	ldr	r2, [r6, #28]
 8005532:	9901      	ldr	r1, [sp, #4]
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	f1b9 0f0e 	cmp.w	r9, #14
 800553a:	d86c      	bhi.n	8005616 <_dtoa_r+0x3ce>
 800553c:	2c00      	cmp	r4, #0
 800553e:	d06a      	beq.n	8005616 <_dtoa_r+0x3ce>
 8005540:	f1bb 0f00 	cmp.w	fp, #0
 8005544:	f340 80a0 	ble.w	8005688 <_dtoa_r+0x440>
 8005548:	4ac1      	ldr	r2, [pc, #772]	; (8005850 <_dtoa_r+0x608>)
 800554a:	f00b 010f 	and.w	r1, fp, #15
 800554e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005552:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005556:	ed92 7b00 	vldr	d7, [r2]
 800555a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800555e:	f000 8087 	beq.w	8005670 <_dtoa_r+0x428>
 8005562:	49bc      	ldr	r1, [pc, #752]	; (8005854 <_dtoa_r+0x60c>)
 8005564:	ed91 6b08 	vldr	d6, [r1, #32]
 8005568:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800556c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005570:	f002 020f 	and.w	r2, r2, #15
 8005574:	2103      	movs	r1, #3
 8005576:	48b7      	ldr	r0, [pc, #732]	; (8005854 <_dtoa_r+0x60c>)
 8005578:	2a00      	cmp	r2, #0
 800557a:	d17b      	bne.n	8005674 <_dtoa_r+0x42c>
 800557c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005580:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005584:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005588:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800558a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800558e:	2a00      	cmp	r2, #0
 8005590:	f000 80a0 	beq.w	80056d4 <_dtoa_r+0x48c>
 8005594:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005598:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800559c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055a0:	f140 8098 	bpl.w	80056d4 <_dtoa_r+0x48c>
 80055a4:	f1b9 0f00 	cmp.w	r9, #0
 80055a8:	f000 8094 	beq.w	80056d4 <_dtoa_r+0x48c>
 80055ac:	f1ba 0f00 	cmp.w	sl, #0
 80055b0:	dd2f      	ble.n	8005612 <_dtoa_r+0x3ca>
 80055b2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80055b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055ba:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055be:	f10b 32ff 	add.w	r2, fp, #4294967295
 80055c2:	3101      	adds	r1, #1
 80055c4:	4654      	mov	r4, sl
 80055c6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80055ca:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80055ce:	ee07 1a90 	vmov	s15, r1
 80055d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80055d6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80055da:	ee15 7a90 	vmov	r7, s11
 80055de:	ec51 0b15 	vmov	r0, r1, d5
 80055e2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80055e6:	2c00      	cmp	r4, #0
 80055e8:	d177      	bne.n	80056da <_dtoa_r+0x492>
 80055ea:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80055ee:	ee36 6b47 	vsub.f64	d6, d6, d7
 80055f2:	ec41 0b17 	vmov	d7, r0, r1
 80055f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80055fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055fe:	f300 826a 	bgt.w	8005ad6 <_dtoa_r+0x88e>
 8005602:	eeb1 7b47 	vneg.f64	d7, d7
 8005606:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800560a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800560e:	f100 8260 	bmi.w	8005ad2 <_dtoa_r+0x88a>
 8005612:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005616:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005618:	2a00      	cmp	r2, #0
 800561a:	f2c0 811d 	blt.w	8005858 <_dtoa_r+0x610>
 800561e:	f1bb 0f0e 	cmp.w	fp, #14
 8005622:	f300 8119 	bgt.w	8005858 <_dtoa_r+0x610>
 8005626:	4b8a      	ldr	r3, [pc, #552]	; (8005850 <_dtoa_r+0x608>)
 8005628:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800562c:	ed93 6b00 	vldr	d6, [r3]
 8005630:	9b08      	ldr	r3, [sp, #32]
 8005632:	2b00      	cmp	r3, #0
 8005634:	f280 80b7 	bge.w	80057a6 <_dtoa_r+0x55e>
 8005638:	f1b9 0f00 	cmp.w	r9, #0
 800563c:	f300 80b3 	bgt.w	80057a6 <_dtoa_r+0x55e>
 8005640:	f040 8246 	bne.w	8005ad0 <_dtoa_r+0x888>
 8005644:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005648:	ee26 6b07 	vmul.f64	d6, d6, d7
 800564c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005650:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005658:	464c      	mov	r4, r9
 800565a:	464f      	mov	r7, r9
 800565c:	f280 821c 	bge.w	8005a98 <_dtoa_r+0x850>
 8005660:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005664:	2331      	movs	r3, #49	; 0x31
 8005666:	f808 3b01 	strb.w	r3, [r8], #1
 800566a:	f10b 0b01 	add.w	fp, fp, #1
 800566e:	e218      	b.n	8005aa2 <_dtoa_r+0x85a>
 8005670:	2102      	movs	r1, #2
 8005672:	e780      	b.n	8005576 <_dtoa_r+0x32e>
 8005674:	07d4      	lsls	r4, r2, #31
 8005676:	d504      	bpl.n	8005682 <_dtoa_r+0x43a>
 8005678:	ed90 6b00 	vldr	d6, [r0]
 800567c:	3101      	adds	r1, #1
 800567e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005682:	1052      	asrs	r2, r2, #1
 8005684:	3008      	adds	r0, #8
 8005686:	e777      	b.n	8005578 <_dtoa_r+0x330>
 8005688:	d022      	beq.n	80056d0 <_dtoa_r+0x488>
 800568a:	f1cb 0200 	rsb	r2, fp, #0
 800568e:	4970      	ldr	r1, [pc, #448]	; (8005850 <_dtoa_r+0x608>)
 8005690:	f002 000f 	and.w	r0, r2, #15
 8005694:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005698:	ed91 7b00 	vldr	d7, [r1]
 800569c:	ee28 7b07 	vmul.f64	d7, d8, d7
 80056a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056a4:	486b      	ldr	r0, [pc, #428]	; (8005854 <_dtoa_r+0x60c>)
 80056a6:	1112      	asrs	r2, r2, #4
 80056a8:	2400      	movs	r4, #0
 80056aa:	2102      	movs	r1, #2
 80056ac:	b92a      	cbnz	r2, 80056ba <_dtoa_r+0x472>
 80056ae:	2c00      	cmp	r4, #0
 80056b0:	f43f af6a 	beq.w	8005588 <_dtoa_r+0x340>
 80056b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056b8:	e766      	b.n	8005588 <_dtoa_r+0x340>
 80056ba:	07d7      	lsls	r7, r2, #31
 80056bc:	d505      	bpl.n	80056ca <_dtoa_r+0x482>
 80056be:	ed90 6b00 	vldr	d6, [r0]
 80056c2:	3101      	adds	r1, #1
 80056c4:	2401      	movs	r4, #1
 80056c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80056ca:	1052      	asrs	r2, r2, #1
 80056cc:	3008      	adds	r0, #8
 80056ce:	e7ed      	b.n	80056ac <_dtoa_r+0x464>
 80056d0:	2102      	movs	r1, #2
 80056d2:	e759      	b.n	8005588 <_dtoa_r+0x340>
 80056d4:	465a      	mov	r2, fp
 80056d6:	464c      	mov	r4, r9
 80056d8:	e775      	b.n	80055c6 <_dtoa_r+0x37e>
 80056da:	ec41 0b17 	vmov	d7, r0, r1
 80056de:	495c      	ldr	r1, [pc, #368]	; (8005850 <_dtoa_r+0x608>)
 80056e0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80056e4:	ed11 4b02 	vldr	d4, [r1, #-8]
 80056e8:	9901      	ldr	r1, [sp, #4]
 80056ea:	440c      	add	r4, r1
 80056ec:	9907      	ldr	r1, [sp, #28]
 80056ee:	b351      	cbz	r1, 8005746 <_dtoa_r+0x4fe>
 80056f0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80056f4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80056f8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80056fc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005700:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005704:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005708:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800570c:	ee14 1a90 	vmov	r1, s9
 8005710:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005714:	3130      	adds	r1, #48	; 0x30
 8005716:	ee36 6b45 	vsub.f64	d6, d6, d5
 800571a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800571e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005722:	f808 1b01 	strb.w	r1, [r8], #1
 8005726:	d439      	bmi.n	800579c <_dtoa_r+0x554>
 8005728:	ee32 5b46 	vsub.f64	d5, d2, d6
 800572c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005734:	d472      	bmi.n	800581c <_dtoa_r+0x5d4>
 8005736:	45a0      	cmp	r8, r4
 8005738:	f43f af6b 	beq.w	8005612 <_dtoa_r+0x3ca>
 800573c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005740:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005744:	e7e0      	b.n	8005708 <_dtoa_r+0x4c0>
 8005746:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800574a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800574e:	4620      	mov	r0, r4
 8005750:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005754:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005758:	ee14 1a90 	vmov	r1, s9
 800575c:	3130      	adds	r1, #48	; 0x30
 800575e:	f808 1b01 	strb.w	r1, [r8], #1
 8005762:	45a0      	cmp	r8, r4
 8005764:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005768:	ee36 6b45 	vsub.f64	d6, d6, d5
 800576c:	d118      	bne.n	80057a0 <_dtoa_r+0x558>
 800576e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005772:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005776:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800577a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800577e:	dc4d      	bgt.n	800581c <_dtoa_r+0x5d4>
 8005780:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005784:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800578c:	f57f af41 	bpl.w	8005612 <_dtoa_r+0x3ca>
 8005790:	4680      	mov	r8, r0
 8005792:	3801      	subs	r0, #1
 8005794:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005798:	2b30      	cmp	r3, #48	; 0x30
 800579a:	d0f9      	beq.n	8005790 <_dtoa_r+0x548>
 800579c:	4693      	mov	fp, r2
 800579e:	e02a      	b.n	80057f6 <_dtoa_r+0x5ae>
 80057a0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80057a4:	e7d6      	b.n	8005754 <_dtoa_r+0x50c>
 80057a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057aa:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80057ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057b2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80057b6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80057ba:	ee15 3a10 	vmov	r3, s10
 80057be:	3330      	adds	r3, #48	; 0x30
 80057c0:	f808 3b01 	strb.w	r3, [r8], #1
 80057c4:	9b01      	ldr	r3, [sp, #4]
 80057c6:	eba8 0303 	sub.w	r3, r8, r3
 80057ca:	4599      	cmp	r9, r3
 80057cc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80057d0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80057d4:	d133      	bne.n	800583e <_dtoa_r+0x5f6>
 80057d6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80057da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80057de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057e2:	dc1a      	bgt.n	800581a <_dtoa_r+0x5d2>
 80057e4:	eeb4 7b46 	vcmp.f64	d7, d6
 80057e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ec:	d103      	bne.n	80057f6 <_dtoa_r+0x5ae>
 80057ee:	ee15 3a10 	vmov	r3, s10
 80057f2:	07d9      	lsls	r1, r3, #31
 80057f4:	d411      	bmi.n	800581a <_dtoa_r+0x5d2>
 80057f6:	4629      	mov	r1, r5
 80057f8:	4630      	mov	r0, r6
 80057fa:	f000 fbd1 	bl	8005fa0 <_Bfree>
 80057fe:	2300      	movs	r3, #0
 8005800:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005802:	f888 3000 	strb.w	r3, [r8]
 8005806:	f10b 0301 	add.w	r3, fp, #1
 800580a:	6013      	str	r3, [r2, #0]
 800580c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800580e:	2b00      	cmp	r3, #0
 8005810:	f43f ad69 	beq.w	80052e6 <_dtoa_r+0x9e>
 8005814:	f8c3 8000 	str.w	r8, [r3]
 8005818:	e565      	b.n	80052e6 <_dtoa_r+0x9e>
 800581a:	465a      	mov	r2, fp
 800581c:	4643      	mov	r3, r8
 800581e:	4698      	mov	r8, r3
 8005820:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005824:	2939      	cmp	r1, #57	; 0x39
 8005826:	d106      	bne.n	8005836 <_dtoa_r+0x5ee>
 8005828:	9901      	ldr	r1, [sp, #4]
 800582a:	4299      	cmp	r1, r3
 800582c:	d1f7      	bne.n	800581e <_dtoa_r+0x5d6>
 800582e:	9801      	ldr	r0, [sp, #4]
 8005830:	2130      	movs	r1, #48	; 0x30
 8005832:	3201      	adds	r2, #1
 8005834:	7001      	strb	r1, [r0, #0]
 8005836:	7819      	ldrb	r1, [r3, #0]
 8005838:	3101      	adds	r1, #1
 800583a:	7019      	strb	r1, [r3, #0]
 800583c:	e7ae      	b.n	800579c <_dtoa_r+0x554>
 800583e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005842:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800584a:	d1b2      	bne.n	80057b2 <_dtoa_r+0x56a>
 800584c:	e7d3      	b.n	80057f6 <_dtoa_r+0x5ae>
 800584e:	bf00      	nop
 8005850:	08007308 	.word	0x08007308
 8005854:	080072e0 	.word	0x080072e0
 8005858:	9907      	ldr	r1, [sp, #28]
 800585a:	2900      	cmp	r1, #0
 800585c:	f000 80d0 	beq.w	8005a00 <_dtoa_r+0x7b8>
 8005860:	9906      	ldr	r1, [sp, #24]
 8005862:	2901      	cmp	r1, #1
 8005864:	f300 80b4 	bgt.w	80059d0 <_dtoa_r+0x788>
 8005868:	9909      	ldr	r1, [sp, #36]	; 0x24
 800586a:	2900      	cmp	r1, #0
 800586c:	f000 80ac 	beq.w	80059c8 <_dtoa_r+0x780>
 8005870:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005874:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005878:	461c      	mov	r4, r3
 800587a:	9309      	str	r3, [sp, #36]	; 0x24
 800587c:	9b04      	ldr	r3, [sp, #16]
 800587e:	4413      	add	r3, r2
 8005880:	9304      	str	r3, [sp, #16]
 8005882:	9b05      	ldr	r3, [sp, #20]
 8005884:	2101      	movs	r1, #1
 8005886:	4413      	add	r3, r2
 8005888:	4630      	mov	r0, r6
 800588a:	9305      	str	r3, [sp, #20]
 800588c:	f000 fc3e 	bl	800610c <__i2b>
 8005890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005892:	4607      	mov	r7, r0
 8005894:	f1b8 0f00 	cmp.w	r8, #0
 8005898:	d00d      	beq.n	80058b6 <_dtoa_r+0x66e>
 800589a:	9a05      	ldr	r2, [sp, #20]
 800589c:	2a00      	cmp	r2, #0
 800589e:	dd0a      	ble.n	80058b6 <_dtoa_r+0x66e>
 80058a0:	4542      	cmp	r2, r8
 80058a2:	9904      	ldr	r1, [sp, #16]
 80058a4:	bfa8      	it	ge
 80058a6:	4642      	movge	r2, r8
 80058a8:	1a89      	subs	r1, r1, r2
 80058aa:	9104      	str	r1, [sp, #16]
 80058ac:	9905      	ldr	r1, [sp, #20]
 80058ae:	eba8 0802 	sub.w	r8, r8, r2
 80058b2:	1a8a      	subs	r2, r1, r2
 80058b4:	9205      	str	r2, [sp, #20]
 80058b6:	b303      	cbz	r3, 80058fa <_dtoa_r+0x6b2>
 80058b8:	9a07      	ldr	r2, [sp, #28]
 80058ba:	2a00      	cmp	r2, #0
 80058bc:	f000 80a5 	beq.w	8005a0a <_dtoa_r+0x7c2>
 80058c0:	2c00      	cmp	r4, #0
 80058c2:	dd13      	ble.n	80058ec <_dtoa_r+0x6a4>
 80058c4:	4639      	mov	r1, r7
 80058c6:	4622      	mov	r2, r4
 80058c8:	4630      	mov	r0, r6
 80058ca:	930d      	str	r3, [sp, #52]	; 0x34
 80058cc:	f000 fcde 	bl	800628c <__pow5mult>
 80058d0:	462a      	mov	r2, r5
 80058d2:	4601      	mov	r1, r0
 80058d4:	4607      	mov	r7, r0
 80058d6:	4630      	mov	r0, r6
 80058d8:	f000 fc2e 	bl	8006138 <__multiply>
 80058dc:	4629      	mov	r1, r5
 80058de:	9009      	str	r0, [sp, #36]	; 0x24
 80058e0:	4630      	mov	r0, r6
 80058e2:	f000 fb5d 	bl	8005fa0 <_Bfree>
 80058e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058ea:	4615      	mov	r5, r2
 80058ec:	1b1a      	subs	r2, r3, r4
 80058ee:	d004      	beq.n	80058fa <_dtoa_r+0x6b2>
 80058f0:	4629      	mov	r1, r5
 80058f2:	4630      	mov	r0, r6
 80058f4:	f000 fcca 	bl	800628c <__pow5mult>
 80058f8:	4605      	mov	r5, r0
 80058fa:	2101      	movs	r1, #1
 80058fc:	4630      	mov	r0, r6
 80058fe:	f000 fc05 	bl	800610c <__i2b>
 8005902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005904:	2b00      	cmp	r3, #0
 8005906:	4604      	mov	r4, r0
 8005908:	f340 8081 	ble.w	8005a0e <_dtoa_r+0x7c6>
 800590c:	461a      	mov	r2, r3
 800590e:	4601      	mov	r1, r0
 8005910:	4630      	mov	r0, r6
 8005912:	f000 fcbb 	bl	800628c <__pow5mult>
 8005916:	9b06      	ldr	r3, [sp, #24]
 8005918:	2b01      	cmp	r3, #1
 800591a:	4604      	mov	r4, r0
 800591c:	dd7a      	ble.n	8005a14 <_dtoa_r+0x7cc>
 800591e:	2300      	movs	r3, #0
 8005920:	9309      	str	r3, [sp, #36]	; 0x24
 8005922:	6922      	ldr	r2, [r4, #16]
 8005924:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005928:	6910      	ldr	r0, [r2, #16]
 800592a:	f000 fba1 	bl	8006070 <__hi0bits>
 800592e:	f1c0 0020 	rsb	r0, r0, #32
 8005932:	9b05      	ldr	r3, [sp, #20]
 8005934:	4418      	add	r0, r3
 8005936:	f010 001f 	ands.w	r0, r0, #31
 800593a:	f000 8093 	beq.w	8005a64 <_dtoa_r+0x81c>
 800593e:	f1c0 0220 	rsb	r2, r0, #32
 8005942:	2a04      	cmp	r2, #4
 8005944:	f340 8085 	ble.w	8005a52 <_dtoa_r+0x80a>
 8005948:	9b04      	ldr	r3, [sp, #16]
 800594a:	f1c0 001c 	rsb	r0, r0, #28
 800594e:	4403      	add	r3, r0
 8005950:	9304      	str	r3, [sp, #16]
 8005952:	9b05      	ldr	r3, [sp, #20]
 8005954:	4480      	add	r8, r0
 8005956:	4403      	add	r3, r0
 8005958:	9305      	str	r3, [sp, #20]
 800595a:	9b04      	ldr	r3, [sp, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	dd05      	ble.n	800596c <_dtoa_r+0x724>
 8005960:	4629      	mov	r1, r5
 8005962:	461a      	mov	r2, r3
 8005964:	4630      	mov	r0, r6
 8005966:	f000 fceb 	bl	8006340 <__lshift>
 800596a:	4605      	mov	r5, r0
 800596c:	9b05      	ldr	r3, [sp, #20]
 800596e:	2b00      	cmp	r3, #0
 8005970:	dd05      	ble.n	800597e <_dtoa_r+0x736>
 8005972:	4621      	mov	r1, r4
 8005974:	461a      	mov	r2, r3
 8005976:	4630      	mov	r0, r6
 8005978:	f000 fce2 	bl	8006340 <__lshift>
 800597c:	4604      	mov	r4, r0
 800597e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005980:	2b00      	cmp	r3, #0
 8005982:	d071      	beq.n	8005a68 <_dtoa_r+0x820>
 8005984:	4621      	mov	r1, r4
 8005986:	4628      	mov	r0, r5
 8005988:	f000 fd46 	bl	8006418 <__mcmp>
 800598c:	2800      	cmp	r0, #0
 800598e:	da6b      	bge.n	8005a68 <_dtoa_r+0x820>
 8005990:	2300      	movs	r3, #0
 8005992:	4629      	mov	r1, r5
 8005994:	220a      	movs	r2, #10
 8005996:	4630      	mov	r0, r6
 8005998:	f000 fb24 	bl	8005fe4 <__multadd>
 800599c:	9b07      	ldr	r3, [sp, #28]
 800599e:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059a2:	4605      	mov	r5, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 8197 	beq.w	8005cd8 <_dtoa_r+0xa90>
 80059aa:	4639      	mov	r1, r7
 80059ac:	2300      	movs	r3, #0
 80059ae:	220a      	movs	r2, #10
 80059b0:	4630      	mov	r0, r6
 80059b2:	f000 fb17 	bl	8005fe4 <__multadd>
 80059b6:	f1ba 0f00 	cmp.w	sl, #0
 80059ba:	4607      	mov	r7, r0
 80059bc:	f300 8093 	bgt.w	8005ae6 <_dtoa_r+0x89e>
 80059c0:	9b06      	ldr	r3, [sp, #24]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	dc57      	bgt.n	8005a76 <_dtoa_r+0x82e>
 80059c6:	e08e      	b.n	8005ae6 <_dtoa_r+0x89e>
 80059c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80059ce:	e751      	b.n	8005874 <_dtoa_r+0x62c>
 80059d0:	f109 34ff 	add.w	r4, r9, #4294967295
 80059d4:	42a3      	cmp	r3, r4
 80059d6:	bfbf      	itttt	lt
 80059d8:	1ae2      	sublt	r2, r4, r3
 80059da:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80059dc:	189b      	addlt	r3, r3, r2
 80059de:	930a      	strlt	r3, [sp, #40]	; 0x28
 80059e0:	bfae      	itee	ge
 80059e2:	1b1c      	subge	r4, r3, r4
 80059e4:	4623      	movlt	r3, r4
 80059e6:	2400      	movlt	r4, #0
 80059e8:	f1b9 0f00 	cmp.w	r9, #0
 80059ec:	bfb5      	itete	lt
 80059ee:	9a04      	ldrlt	r2, [sp, #16]
 80059f0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80059f4:	eba2 0809 	sublt.w	r8, r2, r9
 80059f8:	464a      	movge	r2, r9
 80059fa:	bfb8      	it	lt
 80059fc:	2200      	movlt	r2, #0
 80059fe:	e73c      	b.n	800587a <_dtoa_r+0x632>
 8005a00:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005a04:	9f07      	ldr	r7, [sp, #28]
 8005a06:	461c      	mov	r4, r3
 8005a08:	e744      	b.n	8005894 <_dtoa_r+0x64c>
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	e770      	b.n	80058f0 <_dtoa_r+0x6a8>
 8005a0e:	9b06      	ldr	r3, [sp, #24]
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	dc18      	bgt.n	8005a46 <_dtoa_r+0x7fe>
 8005a14:	9b02      	ldr	r3, [sp, #8]
 8005a16:	b9b3      	cbnz	r3, 8005a46 <_dtoa_r+0x7fe>
 8005a18:	9b03      	ldr	r3, [sp, #12]
 8005a1a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005a1e:	b9a2      	cbnz	r2, 8005a4a <_dtoa_r+0x802>
 8005a20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a24:	0d12      	lsrs	r2, r2, #20
 8005a26:	0512      	lsls	r2, r2, #20
 8005a28:	b18a      	cbz	r2, 8005a4e <_dtoa_r+0x806>
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	9304      	str	r3, [sp, #16]
 8005a30:	9b05      	ldr	r3, [sp, #20]
 8005a32:	3301      	adds	r3, #1
 8005a34:	9305      	str	r3, [sp, #20]
 8005a36:	2301      	movs	r3, #1
 8005a38:	9309      	str	r3, [sp, #36]	; 0x24
 8005a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f47f af70 	bne.w	8005922 <_dtoa_r+0x6da>
 8005a42:	2001      	movs	r0, #1
 8005a44:	e775      	b.n	8005932 <_dtoa_r+0x6ea>
 8005a46:	2300      	movs	r3, #0
 8005a48:	e7f6      	b.n	8005a38 <_dtoa_r+0x7f0>
 8005a4a:	9b02      	ldr	r3, [sp, #8]
 8005a4c:	e7f4      	b.n	8005a38 <_dtoa_r+0x7f0>
 8005a4e:	9209      	str	r2, [sp, #36]	; 0x24
 8005a50:	e7f3      	b.n	8005a3a <_dtoa_r+0x7f2>
 8005a52:	d082      	beq.n	800595a <_dtoa_r+0x712>
 8005a54:	9b04      	ldr	r3, [sp, #16]
 8005a56:	321c      	adds	r2, #28
 8005a58:	4413      	add	r3, r2
 8005a5a:	9304      	str	r3, [sp, #16]
 8005a5c:	9b05      	ldr	r3, [sp, #20]
 8005a5e:	4490      	add	r8, r2
 8005a60:	4413      	add	r3, r2
 8005a62:	e779      	b.n	8005958 <_dtoa_r+0x710>
 8005a64:	4602      	mov	r2, r0
 8005a66:	e7f5      	b.n	8005a54 <_dtoa_r+0x80c>
 8005a68:	f1b9 0f00 	cmp.w	r9, #0
 8005a6c:	dc36      	bgt.n	8005adc <_dtoa_r+0x894>
 8005a6e:	9b06      	ldr	r3, [sp, #24]
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	dd33      	ble.n	8005adc <_dtoa_r+0x894>
 8005a74:	46ca      	mov	sl, r9
 8005a76:	f1ba 0f00 	cmp.w	sl, #0
 8005a7a:	d10d      	bne.n	8005a98 <_dtoa_r+0x850>
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	4653      	mov	r3, sl
 8005a80:	2205      	movs	r2, #5
 8005a82:	4630      	mov	r0, r6
 8005a84:	f000 faae 	bl	8005fe4 <__multadd>
 8005a88:	4601      	mov	r1, r0
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	f000 fcc3 	bl	8006418 <__mcmp>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	f73f ade4 	bgt.w	8005660 <_dtoa_r+0x418>
 8005a98:	9b08      	ldr	r3, [sp, #32]
 8005a9a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005a9e:	ea6f 0b03 	mvn.w	fp, r3
 8005aa2:	f04f 0900 	mov.w	r9, #0
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	f000 fa79 	bl	8005fa0 <_Bfree>
 8005aae:	2f00      	cmp	r7, #0
 8005ab0:	f43f aea1 	beq.w	80057f6 <_dtoa_r+0x5ae>
 8005ab4:	f1b9 0f00 	cmp.w	r9, #0
 8005ab8:	d005      	beq.n	8005ac6 <_dtoa_r+0x87e>
 8005aba:	45b9      	cmp	r9, r7
 8005abc:	d003      	beq.n	8005ac6 <_dtoa_r+0x87e>
 8005abe:	4649      	mov	r1, r9
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	f000 fa6d 	bl	8005fa0 <_Bfree>
 8005ac6:	4639      	mov	r1, r7
 8005ac8:	4630      	mov	r0, r6
 8005aca:	f000 fa69 	bl	8005fa0 <_Bfree>
 8005ace:	e692      	b.n	80057f6 <_dtoa_r+0x5ae>
 8005ad0:	2400      	movs	r4, #0
 8005ad2:	4627      	mov	r7, r4
 8005ad4:	e7e0      	b.n	8005a98 <_dtoa_r+0x850>
 8005ad6:	4693      	mov	fp, r2
 8005ad8:	4627      	mov	r7, r4
 8005ada:	e5c1      	b.n	8005660 <_dtoa_r+0x418>
 8005adc:	9b07      	ldr	r3, [sp, #28]
 8005ade:	46ca      	mov	sl, r9
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 8100 	beq.w	8005ce6 <_dtoa_r+0xa9e>
 8005ae6:	f1b8 0f00 	cmp.w	r8, #0
 8005aea:	dd05      	ble.n	8005af8 <_dtoa_r+0x8b0>
 8005aec:	4639      	mov	r1, r7
 8005aee:	4642      	mov	r2, r8
 8005af0:	4630      	mov	r0, r6
 8005af2:	f000 fc25 	bl	8006340 <__lshift>
 8005af6:	4607      	mov	r7, r0
 8005af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d05d      	beq.n	8005bba <_dtoa_r+0x972>
 8005afe:	6879      	ldr	r1, [r7, #4]
 8005b00:	4630      	mov	r0, r6
 8005b02:	f000 fa0d 	bl	8005f20 <_Balloc>
 8005b06:	4680      	mov	r8, r0
 8005b08:	b928      	cbnz	r0, 8005b16 <_dtoa_r+0x8ce>
 8005b0a:	4b82      	ldr	r3, [pc, #520]	; (8005d14 <_dtoa_r+0xacc>)
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005b12:	f7ff bbb1 	b.w	8005278 <_dtoa_r+0x30>
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	3202      	adds	r2, #2
 8005b1a:	0092      	lsls	r2, r2, #2
 8005b1c:	f107 010c 	add.w	r1, r7, #12
 8005b20:	300c      	adds	r0, #12
 8005b22:	f000 ffa9 	bl	8006a78 <memcpy>
 8005b26:	2201      	movs	r2, #1
 8005b28:	4641      	mov	r1, r8
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f000 fc08 	bl	8006340 <__lshift>
 8005b30:	9b01      	ldr	r3, [sp, #4]
 8005b32:	3301      	adds	r3, #1
 8005b34:	9304      	str	r3, [sp, #16]
 8005b36:	9b01      	ldr	r3, [sp, #4]
 8005b38:	4453      	add	r3, sl
 8005b3a:	9308      	str	r3, [sp, #32]
 8005b3c:	9b02      	ldr	r3, [sp, #8]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	46b9      	mov	r9, r7
 8005b44:	9307      	str	r3, [sp, #28]
 8005b46:	4607      	mov	r7, r0
 8005b48:	9b04      	ldr	r3, [sp, #16]
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	4628      	mov	r0, r5
 8005b50:	9302      	str	r3, [sp, #8]
 8005b52:	f7ff faef 	bl	8005134 <quorem>
 8005b56:	4603      	mov	r3, r0
 8005b58:	3330      	adds	r3, #48	; 0x30
 8005b5a:	9005      	str	r0, [sp, #20]
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	4628      	mov	r0, r5
 8005b60:	9309      	str	r3, [sp, #36]	; 0x24
 8005b62:	f000 fc59 	bl	8006418 <__mcmp>
 8005b66:	463a      	mov	r2, r7
 8005b68:	4682      	mov	sl, r0
 8005b6a:	4621      	mov	r1, r4
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	f000 fc6f 	bl	8006450 <__mdiff>
 8005b72:	68c2      	ldr	r2, [r0, #12]
 8005b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b76:	4680      	mov	r8, r0
 8005b78:	bb0a      	cbnz	r2, 8005bbe <_dtoa_r+0x976>
 8005b7a:	4601      	mov	r1, r0
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f000 fc4b 	bl	8006418 <__mcmp>
 8005b82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b84:	4602      	mov	r2, r0
 8005b86:	4641      	mov	r1, r8
 8005b88:	4630      	mov	r0, r6
 8005b8a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005b8e:	f000 fa07 	bl	8005fa0 <_Bfree>
 8005b92:	9b06      	ldr	r3, [sp, #24]
 8005b94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b96:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005b9a:	ea43 0102 	orr.w	r1, r3, r2
 8005b9e:	9b07      	ldr	r3, [sp, #28]
 8005ba0:	4319      	orrs	r1, r3
 8005ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba4:	d10d      	bne.n	8005bc2 <_dtoa_r+0x97a>
 8005ba6:	2b39      	cmp	r3, #57	; 0x39
 8005ba8:	d029      	beq.n	8005bfe <_dtoa_r+0x9b6>
 8005baa:	f1ba 0f00 	cmp.w	sl, #0
 8005bae:	dd01      	ble.n	8005bb4 <_dtoa_r+0x96c>
 8005bb0:	9b05      	ldr	r3, [sp, #20]
 8005bb2:	3331      	adds	r3, #49	; 0x31
 8005bb4:	9a02      	ldr	r2, [sp, #8]
 8005bb6:	7013      	strb	r3, [r2, #0]
 8005bb8:	e775      	b.n	8005aa6 <_dtoa_r+0x85e>
 8005bba:	4638      	mov	r0, r7
 8005bbc:	e7b8      	b.n	8005b30 <_dtoa_r+0x8e8>
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	e7e1      	b.n	8005b86 <_dtoa_r+0x93e>
 8005bc2:	f1ba 0f00 	cmp.w	sl, #0
 8005bc6:	db06      	blt.n	8005bd6 <_dtoa_r+0x98e>
 8005bc8:	9906      	ldr	r1, [sp, #24]
 8005bca:	ea41 0a0a 	orr.w	sl, r1, sl
 8005bce:	9907      	ldr	r1, [sp, #28]
 8005bd0:	ea5a 0a01 	orrs.w	sl, sl, r1
 8005bd4:	d120      	bne.n	8005c18 <_dtoa_r+0x9d0>
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	ddec      	ble.n	8005bb4 <_dtoa_r+0x96c>
 8005bda:	4629      	mov	r1, r5
 8005bdc:	2201      	movs	r2, #1
 8005bde:	4630      	mov	r0, r6
 8005be0:	9304      	str	r3, [sp, #16]
 8005be2:	f000 fbad 	bl	8006340 <__lshift>
 8005be6:	4621      	mov	r1, r4
 8005be8:	4605      	mov	r5, r0
 8005bea:	f000 fc15 	bl	8006418 <__mcmp>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	9b04      	ldr	r3, [sp, #16]
 8005bf2:	dc02      	bgt.n	8005bfa <_dtoa_r+0x9b2>
 8005bf4:	d1de      	bne.n	8005bb4 <_dtoa_r+0x96c>
 8005bf6:	07da      	lsls	r2, r3, #31
 8005bf8:	d5dc      	bpl.n	8005bb4 <_dtoa_r+0x96c>
 8005bfa:	2b39      	cmp	r3, #57	; 0x39
 8005bfc:	d1d8      	bne.n	8005bb0 <_dtoa_r+0x968>
 8005bfe:	9a02      	ldr	r2, [sp, #8]
 8005c00:	2339      	movs	r3, #57	; 0x39
 8005c02:	7013      	strb	r3, [r2, #0]
 8005c04:	4643      	mov	r3, r8
 8005c06:	4698      	mov	r8, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005c0e:	2a39      	cmp	r2, #57	; 0x39
 8005c10:	d051      	beq.n	8005cb6 <_dtoa_r+0xa6e>
 8005c12:	3201      	adds	r2, #1
 8005c14:	701a      	strb	r2, [r3, #0]
 8005c16:	e746      	b.n	8005aa6 <_dtoa_r+0x85e>
 8005c18:	2a00      	cmp	r2, #0
 8005c1a:	dd03      	ble.n	8005c24 <_dtoa_r+0x9dc>
 8005c1c:	2b39      	cmp	r3, #57	; 0x39
 8005c1e:	d0ee      	beq.n	8005bfe <_dtoa_r+0x9b6>
 8005c20:	3301      	adds	r3, #1
 8005c22:	e7c7      	b.n	8005bb4 <_dtoa_r+0x96c>
 8005c24:	9a04      	ldr	r2, [sp, #16]
 8005c26:	9908      	ldr	r1, [sp, #32]
 8005c28:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c2c:	428a      	cmp	r2, r1
 8005c2e:	d02b      	beq.n	8005c88 <_dtoa_r+0xa40>
 8005c30:	4629      	mov	r1, r5
 8005c32:	2300      	movs	r3, #0
 8005c34:	220a      	movs	r2, #10
 8005c36:	4630      	mov	r0, r6
 8005c38:	f000 f9d4 	bl	8005fe4 <__multadd>
 8005c3c:	45b9      	cmp	r9, r7
 8005c3e:	4605      	mov	r5, r0
 8005c40:	f04f 0300 	mov.w	r3, #0
 8005c44:	f04f 020a 	mov.w	r2, #10
 8005c48:	4649      	mov	r1, r9
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	d107      	bne.n	8005c5e <_dtoa_r+0xa16>
 8005c4e:	f000 f9c9 	bl	8005fe4 <__multadd>
 8005c52:	4681      	mov	r9, r0
 8005c54:	4607      	mov	r7, r0
 8005c56:	9b04      	ldr	r3, [sp, #16]
 8005c58:	3301      	adds	r3, #1
 8005c5a:	9304      	str	r3, [sp, #16]
 8005c5c:	e774      	b.n	8005b48 <_dtoa_r+0x900>
 8005c5e:	f000 f9c1 	bl	8005fe4 <__multadd>
 8005c62:	4639      	mov	r1, r7
 8005c64:	4681      	mov	r9, r0
 8005c66:	2300      	movs	r3, #0
 8005c68:	220a      	movs	r2, #10
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	f000 f9ba 	bl	8005fe4 <__multadd>
 8005c70:	4607      	mov	r7, r0
 8005c72:	e7f0      	b.n	8005c56 <_dtoa_r+0xa0e>
 8005c74:	f1ba 0f00 	cmp.w	sl, #0
 8005c78:	9a01      	ldr	r2, [sp, #4]
 8005c7a:	bfcc      	ite	gt
 8005c7c:	46d0      	movgt	r8, sl
 8005c7e:	f04f 0801 	movle.w	r8, #1
 8005c82:	4490      	add	r8, r2
 8005c84:	f04f 0900 	mov.w	r9, #0
 8005c88:	4629      	mov	r1, r5
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	9302      	str	r3, [sp, #8]
 8005c90:	f000 fb56 	bl	8006340 <__lshift>
 8005c94:	4621      	mov	r1, r4
 8005c96:	4605      	mov	r5, r0
 8005c98:	f000 fbbe 	bl	8006418 <__mcmp>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	dcb1      	bgt.n	8005c04 <_dtoa_r+0x9bc>
 8005ca0:	d102      	bne.n	8005ca8 <_dtoa_r+0xa60>
 8005ca2:	9b02      	ldr	r3, [sp, #8]
 8005ca4:	07db      	lsls	r3, r3, #31
 8005ca6:	d4ad      	bmi.n	8005c04 <_dtoa_r+0x9bc>
 8005ca8:	4643      	mov	r3, r8
 8005caa:	4698      	mov	r8, r3
 8005cac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb0:	2a30      	cmp	r2, #48	; 0x30
 8005cb2:	d0fa      	beq.n	8005caa <_dtoa_r+0xa62>
 8005cb4:	e6f7      	b.n	8005aa6 <_dtoa_r+0x85e>
 8005cb6:	9a01      	ldr	r2, [sp, #4]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d1a4      	bne.n	8005c06 <_dtoa_r+0x9be>
 8005cbc:	f10b 0b01 	add.w	fp, fp, #1
 8005cc0:	2331      	movs	r3, #49	; 0x31
 8005cc2:	e778      	b.n	8005bb6 <_dtoa_r+0x96e>
 8005cc4:	4b14      	ldr	r3, [pc, #80]	; (8005d18 <_dtoa_r+0xad0>)
 8005cc6:	f7ff bb2a 	b.w	800531e <_dtoa_r+0xd6>
 8005cca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f47f ab05 	bne.w	80052dc <_dtoa_r+0x94>
 8005cd2:	4b12      	ldr	r3, [pc, #72]	; (8005d1c <_dtoa_r+0xad4>)
 8005cd4:	f7ff bb23 	b.w	800531e <_dtoa_r+0xd6>
 8005cd8:	f1ba 0f00 	cmp.w	sl, #0
 8005cdc:	dc03      	bgt.n	8005ce6 <_dtoa_r+0xa9e>
 8005cde:	9b06      	ldr	r3, [sp, #24]
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	f73f aec8 	bgt.w	8005a76 <_dtoa_r+0x82e>
 8005ce6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005cea:	4621      	mov	r1, r4
 8005cec:	4628      	mov	r0, r5
 8005cee:	f7ff fa21 	bl	8005134 <quorem>
 8005cf2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005cf6:	f808 3b01 	strb.w	r3, [r8], #1
 8005cfa:	9a01      	ldr	r2, [sp, #4]
 8005cfc:	eba8 0202 	sub.w	r2, r8, r2
 8005d00:	4592      	cmp	sl, r2
 8005d02:	ddb7      	ble.n	8005c74 <_dtoa_r+0xa2c>
 8005d04:	4629      	mov	r1, r5
 8005d06:	2300      	movs	r3, #0
 8005d08:	220a      	movs	r2, #10
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	f000 f96a 	bl	8005fe4 <__multadd>
 8005d10:	4605      	mov	r5, r0
 8005d12:	e7ea      	b.n	8005cea <_dtoa_r+0xaa2>
 8005d14:	08007270 	.word	0x08007270
 8005d18:	080071d0 	.word	0x080071d0
 8005d1c:	080071f4 	.word	0x080071f4

08005d20 <_free_r>:
 8005d20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d22:	2900      	cmp	r1, #0
 8005d24:	d044      	beq.n	8005db0 <_free_r+0x90>
 8005d26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d2a:	9001      	str	r0, [sp, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f1a1 0404 	sub.w	r4, r1, #4
 8005d32:	bfb8      	it	lt
 8005d34:	18e4      	addlt	r4, r4, r3
 8005d36:	f000 f8e7 	bl	8005f08 <__malloc_lock>
 8005d3a:	4a1e      	ldr	r2, [pc, #120]	; (8005db4 <_free_r+0x94>)
 8005d3c:	9801      	ldr	r0, [sp, #4]
 8005d3e:	6813      	ldr	r3, [r2, #0]
 8005d40:	b933      	cbnz	r3, 8005d50 <_free_r+0x30>
 8005d42:	6063      	str	r3, [r4, #4]
 8005d44:	6014      	str	r4, [r2, #0]
 8005d46:	b003      	add	sp, #12
 8005d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d4c:	f000 b8e2 	b.w	8005f14 <__malloc_unlock>
 8005d50:	42a3      	cmp	r3, r4
 8005d52:	d908      	bls.n	8005d66 <_free_r+0x46>
 8005d54:	6825      	ldr	r5, [r4, #0]
 8005d56:	1961      	adds	r1, r4, r5
 8005d58:	428b      	cmp	r3, r1
 8005d5a:	bf01      	itttt	eq
 8005d5c:	6819      	ldreq	r1, [r3, #0]
 8005d5e:	685b      	ldreq	r3, [r3, #4]
 8005d60:	1949      	addeq	r1, r1, r5
 8005d62:	6021      	streq	r1, [r4, #0]
 8005d64:	e7ed      	b.n	8005d42 <_free_r+0x22>
 8005d66:	461a      	mov	r2, r3
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	b10b      	cbz	r3, 8005d70 <_free_r+0x50>
 8005d6c:	42a3      	cmp	r3, r4
 8005d6e:	d9fa      	bls.n	8005d66 <_free_r+0x46>
 8005d70:	6811      	ldr	r1, [r2, #0]
 8005d72:	1855      	adds	r5, r2, r1
 8005d74:	42a5      	cmp	r5, r4
 8005d76:	d10b      	bne.n	8005d90 <_free_r+0x70>
 8005d78:	6824      	ldr	r4, [r4, #0]
 8005d7a:	4421      	add	r1, r4
 8005d7c:	1854      	adds	r4, r2, r1
 8005d7e:	42a3      	cmp	r3, r4
 8005d80:	6011      	str	r1, [r2, #0]
 8005d82:	d1e0      	bne.n	8005d46 <_free_r+0x26>
 8005d84:	681c      	ldr	r4, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	6053      	str	r3, [r2, #4]
 8005d8a:	440c      	add	r4, r1
 8005d8c:	6014      	str	r4, [r2, #0]
 8005d8e:	e7da      	b.n	8005d46 <_free_r+0x26>
 8005d90:	d902      	bls.n	8005d98 <_free_r+0x78>
 8005d92:	230c      	movs	r3, #12
 8005d94:	6003      	str	r3, [r0, #0]
 8005d96:	e7d6      	b.n	8005d46 <_free_r+0x26>
 8005d98:	6825      	ldr	r5, [r4, #0]
 8005d9a:	1961      	adds	r1, r4, r5
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	bf04      	itt	eq
 8005da0:	6819      	ldreq	r1, [r3, #0]
 8005da2:	685b      	ldreq	r3, [r3, #4]
 8005da4:	6063      	str	r3, [r4, #4]
 8005da6:	bf04      	itt	eq
 8005da8:	1949      	addeq	r1, r1, r5
 8005daa:	6021      	streq	r1, [r4, #0]
 8005dac:	6054      	str	r4, [r2, #4]
 8005dae:	e7ca      	b.n	8005d46 <_free_r+0x26>
 8005db0:	b003      	add	sp, #12
 8005db2:	bd30      	pop	{r4, r5, pc}
 8005db4:	2000048c 	.word	0x2000048c

08005db8 <malloc>:
 8005db8:	4b02      	ldr	r3, [pc, #8]	; (8005dc4 <malloc+0xc>)
 8005dba:	4601      	mov	r1, r0
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	f000 b823 	b.w	8005e08 <_malloc_r>
 8005dc2:	bf00      	nop
 8005dc4:	20000064 	.word	0x20000064

08005dc8 <sbrk_aligned>:
 8005dc8:	b570      	push	{r4, r5, r6, lr}
 8005dca:	4e0e      	ldr	r6, [pc, #56]	; (8005e04 <sbrk_aligned+0x3c>)
 8005dcc:	460c      	mov	r4, r1
 8005dce:	6831      	ldr	r1, [r6, #0]
 8005dd0:	4605      	mov	r5, r0
 8005dd2:	b911      	cbnz	r1, 8005dda <sbrk_aligned+0x12>
 8005dd4:	f000 fe40 	bl	8006a58 <_sbrk_r>
 8005dd8:	6030      	str	r0, [r6, #0]
 8005dda:	4621      	mov	r1, r4
 8005ddc:	4628      	mov	r0, r5
 8005dde:	f000 fe3b 	bl	8006a58 <_sbrk_r>
 8005de2:	1c43      	adds	r3, r0, #1
 8005de4:	d00a      	beq.n	8005dfc <sbrk_aligned+0x34>
 8005de6:	1cc4      	adds	r4, r0, #3
 8005de8:	f024 0403 	bic.w	r4, r4, #3
 8005dec:	42a0      	cmp	r0, r4
 8005dee:	d007      	beq.n	8005e00 <sbrk_aligned+0x38>
 8005df0:	1a21      	subs	r1, r4, r0
 8005df2:	4628      	mov	r0, r5
 8005df4:	f000 fe30 	bl	8006a58 <_sbrk_r>
 8005df8:	3001      	adds	r0, #1
 8005dfa:	d101      	bne.n	8005e00 <sbrk_aligned+0x38>
 8005dfc:	f04f 34ff 	mov.w	r4, #4294967295
 8005e00:	4620      	mov	r0, r4
 8005e02:	bd70      	pop	{r4, r5, r6, pc}
 8005e04:	20000490 	.word	0x20000490

08005e08 <_malloc_r>:
 8005e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e0c:	1ccd      	adds	r5, r1, #3
 8005e0e:	f025 0503 	bic.w	r5, r5, #3
 8005e12:	3508      	adds	r5, #8
 8005e14:	2d0c      	cmp	r5, #12
 8005e16:	bf38      	it	cc
 8005e18:	250c      	movcc	r5, #12
 8005e1a:	2d00      	cmp	r5, #0
 8005e1c:	4607      	mov	r7, r0
 8005e1e:	db01      	blt.n	8005e24 <_malloc_r+0x1c>
 8005e20:	42a9      	cmp	r1, r5
 8005e22:	d905      	bls.n	8005e30 <_malloc_r+0x28>
 8005e24:	230c      	movs	r3, #12
 8005e26:	603b      	str	r3, [r7, #0]
 8005e28:	2600      	movs	r6, #0
 8005e2a:	4630      	mov	r0, r6
 8005e2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005f04 <_malloc_r+0xfc>
 8005e34:	f000 f868 	bl	8005f08 <__malloc_lock>
 8005e38:	f8d8 3000 	ldr.w	r3, [r8]
 8005e3c:	461c      	mov	r4, r3
 8005e3e:	bb5c      	cbnz	r4, 8005e98 <_malloc_r+0x90>
 8005e40:	4629      	mov	r1, r5
 8005e42:	4638      	mov	r0, r7
 8005e44:	f7ff ffc0 	bl	8005dc8 <sbrk_aligned>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	d155      	bne.n	8005efa <_malloc_r+0xf2>
 8005e4e:	f8d8 4000 	ldr.w	r4, [r8]
 8005e52:	4626      	mov	r6, r4
 8005e54:	2e00      	cmp	r6, #0
 8005e56:	d145      	bne.n	8005ee4 <_malloc_r+0xdc>
 8005e58:	2c00      	cmp	r4, #0
 8005e5a:	d048      	beq.n	8005eee <_malloc_r+0xe6>
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	4631      	mov	r1, r6
 8005e60:	4638      	mov	r0, r7
 8005e62:	eb04 0903 	add.w	r9, r4, r3
 8005e66:	f000 fdf7 	bl	8006a58 <_sbrk_r>
 8005e6a:	4581      	cmp	r9, r0
 8005e6c:	d13f      	bne.n	8005eee <_malloc_r+0xe6>
 8005e6e:	6821      	ldr	r1, [r4, #0]
 8005e70:	1a6d      	subs	r5, r5, r1
 8005e72:	4629      	mov	r1, r5
 8005e74:	4638      	mov	r0, r7
 8005e76:	f7ff ffa7 	bl	8005dc8 <sbrk_aligned>
 8005e7a:	3001      	adds	r0, #1
 8005e7c:	d037      	beq.n	8005eee <_malloc_r+0xe6>
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	442b      	add	r3, r5
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	f8d8 3000 	ldr.w	r3, [r8]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d038      	beq.n	8005efe <_malloc_r+0xf6>
 8005e8c:	685a      	ldr	r2, [r3, #4]
 8005e8e:	42a2      	cmp	r2, r4
 8005e90:	d12b      	bne.n	8005eea <_malloc_r+0xe2>
 8005e92:	2200      	movs	r2, #0
 8005e94:	605a      	str	r2, [r3, #4]
 8005e96:	e00f      	b.n	8005eb8 <_malloc_r+0xb0>
 8005e98:	6822      	ldr	r2, [r4, #0]
 8005e9a:	1b52      	subs	r2, r2, r5
 8005e9c:	d41f      	bmi.n	8005ede <_malloc_r+0xd6>
 8005e9e:	2a0b      	cmp	r2, #11
 8005ea0:	d917      	bls.n	8005ed2 <_malloc_r+0xca>
 8005ea2:	1961      	adds	r1, r4, r5
 8005ea4:	42a3      	cmp	r3, r4
 8005ea6:	6025      	str	r5, [r4, #0]
 8005ea8:	bf18      	it	ne
 8005eaa:	6059      	strne	r1, [r3, #4]
 8005eac:	6863      	ldr	r3, [r4, #4]
 8005eae:	bf08      	it	eq
 8005eb0:	f8c8 1000 	streq.w	r1, [r8]
 8005eb4:	5162      	str	r2, [r4, r5]
 8005eb6:	604b      	str	r3, [r1, #4]
 8005eb8:	4638      	mov	r0, r7
 8005eba:	f104 060b 	add.w	r6, r4, #11
 8005ebe:	f000 f829 	bl	8005f14 <__malloc_unlock>
 8005ec2:	f026 0607 	bic.w	r6, r6, #7
 8005ec6:	1d23      	adds	r3, r4, #4
 8005ec8:	1af2      	subs	r2, r6, r3
 8005eca:	d0ae      	beq.n	8005e2a <_malloc_r+0x22>
 8005ecc:	1b9b      	subs	r3, r3, r6
 8005ece:	50a3      	str	r3, [r4, r2]
 8005ed0:	e7ab      	b.n	8005e2a <_malloc_r+0x22>
 8005ed2:	42a3      	cmp	r3, r4
 8005ed4:	6862      	ldr	r2, [r4, #4]
 8005ed6:	d1dd      	bne.n	8005e94 <_malloc_r+0x8c>
 8005ed8:	f8c8 2000 	str.w	r2, [r8]
 8005edc:	e7ec      	b.n	8005eb8 <_malloc_r+0xb0>
 8005ede:	4623      	mov	r3, r4
 8005ee0:	6864      	ldr	r4, [r4, #4]
 8005ee2:	e7ac      	b.n	8005e3e <_malloc_r+0x36>
 8005ee4:	4634      	mov	r4, r6
 8005ee6:	6876      	ldr	r6, [r6, #4]
 8005ee8:	e7b4      	b.n	8005e54 <_malloc_r+0x4c>
 8005eea:	4613      	mov	r3, r2
 8005eec:	e7cc      	b.n	8005e88 <_malloc_r+0x80>
 8005eee:	230c      	movs	r3, #12
 8005ef0:	603b      	str	r3, [r7, #0]
 8005ef2:	4638      	mov	r0, r7
 8005ef4:	f000 f80e 	bl	8005f14 <__malloc_unlock>
 8005ef8:	e797      	b.n	8005e2a <_malloc_r+0x22>
 8005efa:	6025      	str	r5, [r4, #0]
 8005efc:	e7dc      	b.n	8005eb8 <_malloc_r+0xb0>
 8005efe:	605b      	str	r3, [r3, #4]
 8005f00:	deff      	udf	#255	; 0xff
 8005f02:	bf00      	nop
 8005f04:	2000048c 	.word	0x2000048c

08005f08 <__malloc_lock>:
 8005f08:	4801      	ldr	r0, [pc, #4]	; (8005f10 <__malloc_lock+0x8>)
 8005f0a:	f7ff b911 	b.w	8005130 <__retarget_lock_acquire_recursive>
 8005f0e:	bf00      	nop
 8005f10:	20000488 	.word	0x20000488

08005f14 <__malloc_unlock>:
 8005f14:	4801      	ldr	r0, [pc, #4]	; (8005f1c <__malloc_unlock+0x8>)
 8005f16:	f7ff b90c 	b.w	8005132 <__retarget_lock_release_recursive>
 8005f1a:	bf00      	nop
 8005f1c:	20000488 	.word	0x20000488

08005f20 <_Balloc>:
 8005f20:	b570      	push	{r4, r5, r6, lr}
 8005f22:	69c6      	ldr	r6, [r0, #28]
 8005f24:	4604      	mov	r4, r0
 8005f26:	460d      	mov	r5, r1
 8005f28:	b976      	cbnz	r6, 8005f48 <_Balloc+0x28>
 8005f2a:	2010      	movs	r0, #16
 8005f2c:	f7ff ff44 	bl	8005db8 <malloc>
 8005f30:	4602      	mov	r2, r0
 8005f32:	61e0      	str	r0, [r4, #28]
 8005f34:	b920      	cbnz	r0, 8005f40 <_Balloc+0x20>
 8005f36:	4b18      	ldr	r3, [pc, #96]	; (8005f98 <_Balloc+0x78>)
 8005f38:	4818      	ldr	r0, [pc, #96]	; (8005f9c <_Balloc+0x7c>)
 8005f3a:	216b      	movs	r1, #107	; 0x6b
 8005f3c:	f000 fdaa 	bl	8006a94 <__assert_func>
 8005f40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f44:	6006      	str	r6, [r0, #0]
 8005f46:	60c6      	str	r6, [r0, #12]
 8005f48:	69e6      	ldr	r6, [r4, #28]
 8005f4a:	68f3      	ldr	r3, [r6, #12]
 8005f4c:	b183      	cbz	r3, 8005f70 <_Balloc+0x50>
 8005f4e:	69e3      	ldr	r3, [r4, #28]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f56:	b9b8      	cbnz	r0, 8005f88 <_Balloc+0x68>
 8005f58:	2101      	movs	r1, #1
 8005f5a:	fa01 f605 	lsl.w	r6, r1, r5
 8005f5e:	1d72      	adds	r2, r6, #5
 8005f60:	0092      	lsls	r2, r2, #2
 8005f62:	4620      	mov	r0, r4
 8005f64:	f000 fdb4 	bl	8006ad0 <_calloc_r>
 8005f68:	b160      	cbz	r0, 8005f84 <_Balloc+0x64>
 8005f6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f6e:	e00e      	b.n	8005f8e <_Balloc+0x6e>
 8005f70:	2221      	movs	r2, #33	; 0x21
 8005f72:	2104      	movs	r1, #4
 8005f74:	4620      	mov	r0, r4
 8005f76:	f000 fdab 	bl	8006ad0 <_calloc_r>
 8005f7a:	69e3      	ldr	r3, [r4, #28]
 8005f7c:	60f0      	str	r0, [r6, #12]
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e4      	bne.n	8005f4e <_Balloc+0x2e>
 8005f84:	2000      	movs	r0, #0
 8005f86:	bd70      	pop	{r4, r5, r6, pc}
 8005f88:	6802      	ldr	r2, [r0, #0]
 8005f8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f8e:	2300      	movs	r3, #0
 8005f90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f94:	e7f7      	b.n	8005f86 <_Balloc+0x66>
 8005f96:	bf00      	nop
 8005f98:	08007201 	.word	0x08007201
 8005f9c:	08007281 	.word	0x08007281

08005fa0 <_Bfree>:
 8005fa0:	b570      	push	{r4, r5, r6, lr}
 8005fa2:	69c6      	ldr	r6, [r0, #28]
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	b976      	cbnz	r6, 8005fc8 <_Bfree+0x28>
 8005faa:	2010      	movs	r0, #16
 8005fac:	f7ff ff04 	bl	8005db8 <malloc>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	61e8      	str	r0, [r5, #28]
 8005fb4:	b920      	cbnz	r0, 8005fc0 <_Bfree+0x20>
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <_Bfree+0x3c>)
 8005fb8:	4809      	ldr	r0, [pc, #36]	; (8005fe0 <_Bfree+0x40>)
 8005fba:	218f      	movs	r1, #143	; 0x8f
 8005fbc:	f000 fd6a 	bl	8006a94 <__assert_func>
 8005fc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fc4:	6006      	str	r6, [r0, #0]
 8005fc6:	60c6      	str	r6, [r0, #12]
 8005fc8:	b13c      	cbz	r4, 8005fda <_Bfree+0x3a>
 8005fca:	69eb      	ldr	r3, [r5, #28]
 8005fcc:	6862      	ldr	r2, [r4, #4]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005fd4:	6021      	str	r1, [r4, #0]
 8005fd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005fda:	bd70      	pop	{r4, r5, r6, pc}
 8005fdc:	08007201 	.word	0x08007201
 8005fe0:	08007281 	.word	0x08007281

08005fe4 <__multadd>:
 8005fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fe8:	690d      	ldr	r5, [r1, #16]
 8005fea:	4607      	mov	r7, r0
 8005fec:	460c      	mov	r4, r1
 8005fee:	461e      	mov	r6, r3
 8005ff0:	f101 0c14 	add.w	ip, r1, #20
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	f8dc 3000 	ldr.w	r3, [ip]
 8005ffa:	b299      	uxth	r1, r3
 8005ffc:	fb02 6101 	mla	r1, r2, r1, r6
 8006000:	0c1e      	lsrs	r6, r3, #16
 8006002:	0c0b      	lsrs	r3, r1, #16
 8006004:	fb02 3306 	mla	r3, r2, r6, r3
 8006008:	b289      	uxth	r1, r1
 800600a:	3001      	adds	r0, #1
 800600c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006010:	4285      	cmp	r5, r0
 8006012:	f84c 1b04 	str.w	r1, [ip], #4
 8006016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800601a:	dcec      	bgt.n	8005ff6 <__multadd+0x12>
 800601c:	b30e      	cbz	r6, 8006062 <__multadd+0x7e>
 800601e:	68a3      	ldr	r3, [r4, #8]
 8006020:	42ab      	cmp	r3, r5
 8006022:	dc19      	bgt.n	8006058 <__multadd+0x74>
 8006024:	6861      	ldr	r1, [r4, #4]
 8006026:	4638      	mov	r0, r7
 8006028:	3101      	adds	r1, #1
 800602a:	f7ff ff79 	bl	8005f20 <_Balloc>
 800602e:	4680      	mov	r8, r0
 8006030:	b928      	cbnz	r0, 800603e <__multadd+0x5a>
 8006032:	4602      	mov	r2, r0
 8006034:	4b0c      	ldr	r3, [pc, #48]	; (8006068 <__multadd+0x84>)
 8006036:	480d      	ldr	r0, [pc, #52]	; (800606c <__multadd+0x88>)
 8006038:	21ba      	movs	r1, #186	; 0xba
 800603a:	f000 fd2b 	bl	8006a94 <__assert_func>
 800603e:	6922      	ldr	r2, [r4, #16]
 8006040:	3202      	adds	r2, #2
 8006042:	f104 010c 	add.w	r1, r4, #12
 8006046:	0092      	lsls	r2, r2, #2
 8006048:	300c      	adds	r0, #12
 800604a:	f000 fd15 	bl	8006a78 <memcpy>
 800604e:	4621      	mov	r1, r4
 8006050:	4638      	mov	r0, r7
 8006052:	f7ff ffa5 	bl	8005fa0 <_Bfree>
 8006056:	4644      	mov	r4, r8
 8006058:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800605c:	3501      	adds	r5, #1
 800605e:	615e      	str	r6, [r3, #20]
 8006060:	6125      	str	r5, [r4, #16]
 8006062:	4620      	mov	r0, r4
 8006064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006068:	08007270 	.word	0x08007270
 800606c:	08007281 	.word	0x08007281

08006070 <__hi0bits>:
 8006070:	0c03      	lsrs	r3, r0, #16
 8006072:	041b      	lsls	r3, r3, #16
 8006074:	b9d3      	cbnz	r3, 80060ac <__hi0bits+0x3c>
 8006076:	0400      	lsls	r0, r0, #16
 8006078:	2310      	movs	r3, #16
 800607a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800607e:	bf04      	itt	eq
 8006080:	0200      	lsleq	r0, r0, #8
 8006082:	3308      	addeq	r3, #8
 8006084:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006088:	bf04      	itt	eq
 800608a:	0100      	lsleq	r0, r0, #4
 800608c:	3304      	addeq	r3, #4
 800608e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006092:	bf04      	itt	eq
 8006094:	0080      	lsleq	r0, r0, #2
 8006096:	3302      	addeq	r3, #2
 8006098:	2800      	cmp	r0, #0
 800609a:	db05      	blt.n	80060a8 <__hi0bits+0x38>
 800609c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80060a0:	f103 0301 	add.w	r3, r3, #1
 80060a4:	bf08      	it	eq
 80060a6:	2320      	moveq	r3, #32
 80060a8:	4618      	mov	r0, r3
 80060aa:	4770      	bx	lr
 80060ac:	2300      	movs	r3, #0
 80060ae:	e7e4      	b.n	800607a <__hi0bits+0xa>

080060b0 <__lo0bits>:
 80060b0:	6803      	ldr	r3, [r0, #0]
 80060b2:	f013 0207 	ands.w	r2, r3, #7
 80060b6:	d00c      	beq.n	80060d2 <__lo0bits+0x22>
 80060b8:	07d9      	lsls	r1, r3, #31
 80060ba:	d422      	bmi.n	8006102 <__lo0bits+0x52>
 80060bc:	079a      	lsls	r2, r3, #30
 80060be:	bf49      	itett	mi
 80060c0:	085b      	lsrmi	r3, r3, #1
 80060c2:	089b      	lsrpl	r3, r3, #2
 80060c4:	6003      	strmi	r3, [r0, #0]
 80060c6:	2201      	movmi	r2, #1
 80060c8:	bf5c      	itt	pl
 80060ca:	6003      	strpl	r3, [r0, #0]
 80060cc:	2202      	movpl	r2, #2
 80060ce:	4610      	mov	r0, r2
 80060d0:	4770      	bx	lr
 80060d2:	b299      	uxth	r1, r3
 80060d4:	b909      	cbnz	r1, 80060da <__lo0bits+0x2a>
 80060d6:	0c1b      	lsrs	r3, r3, #16
 80060d8:	2210      	movs	r2, #16
 80060da:	b2d9      	uxtb	r1, r3
 80060dc:	b909      	cbnz	r1, 80060e2 <__lo0bits+0x32>
 80060de:	3208      	adds	r2, #8
 80060e0:	0a1b      	lsrs	r3, r3, #8
 80060e2:	0719      	lsls	r1, r3, #28
 80060e4:	bf04      	itt	eq
 80060e6:	091b      	lsreq	r3, r3, #4
 80060e8:	3204      	addeq	r2, #4
 80060ea:	0799      	lsls	r1, r3, #30
 80060ec:	bf04      	itt	eq
 80060ee:	089b      	lsreq	r3, r3, #2
 80060f0:	3202      	addeq	r2, #2
 80060f2:	07d9      	lsls	r1, r3, #31
 80060f4:	d403      	bmi.n	80060fe <__lo0bits+0x4e>
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	f102 0201 	add.w	r2, r2, #1
 80060fc:	d003      	beq.n	8006106 <__lo0bits+0x56>
 80060fe:	6003      	str	r3, [r0, #0]
 8006100:	e7e5      	b.n	80060ce <__lo0bits+0x1e>
 8006102:	2200      	movs	r2, #0
 8006104:	e7e3      	b.n	80060ce <__lo0bits+0x1e>
 8006106:	2220      	movs	r2, #32
 8006108:	e7e1      	b.n	80060ce <__lo0bits+0x1e>
	...

0800610c <__i2b>:
 800610c:	b510      	push	{r4, lr}
 800610e:	460c      	mov	r4, r1
 8006110:	2101      	movs	r1, #1
 8006112:	f7ff ff05 	bl	8005f20 <_Balloc>
 8006116:	4602      	mov	r2, r0
 8006118:	b928      	cbnz	r0, 8006126 <__i2b+0x1a>
 800611a:	4b05      	ldr	r3, [pc, #20]	; (8006130 <__i2b+0x24>)
 800611c:	4805      	ldr	r0, [pc, #20]	; (8006134 <__i2b+0x28>)
 800611e:	f240 1145 	movw	r1, #325	; 0x145
 8006122:	f000 fcb7 	bl	8006a94 <__assert_func>
 8006126:	2301      	movs	r3, #1
 8006128:	6144      	str	r4, [r0, #20]
 800612a:	6103      	str	r3, [r0, #16]
 800612c:	bd10      	pop	{r4, pc}
 800612e:	bf00      	nop
 8006130:	08007270 	.word	0x08007270
 8006134:	08007281 	.word	0x08007281

08006138 <__multiply>:
 8006138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613c:	4691      	mov	r9, r2
 800613e:	690a      	ldr	r2, [r1, #16]
 8006140:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006144:	429a      	cmp	r2, r3
 8006146:	bfb8      	it	lt
 8006148:	460b      	movlt	r3, r1
 800614a:	460c      	mov	r4, r1
 800614c:	bfbc      	itt	lt
 800614e:	464c      	movlt	r4, r9
 8006150:	4699      	movlt	r9, r3
 8006152:	6927      	ldr	r7, [r4, #16]
 8006154:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006158:	68a3      	ldr	r3, [r4, #8]
 800615a:	6861      	ldr	r1, [r4, #4]
 800615c:	eb07 060a 	add.w	r6, r7, sl
 8006160:	42b3      	cmp	r3, r6
 8006162:	b085      	sub	sp, #20
 8006164:	bfb8      	it	lt
 8006166:	3101      	addlt	r1, #1
 8006168:	f7ff feda 	bl	8005f20 <_Balloc>
 800616c:	b930      	cbnz	r0, 800617c <__multiply+0x44>
 800616e:	4602      	mov	r2, r0
 8006170:	4b44      	ldr	r3, [pc, #272]	; (8006284 <__multiply+0x14c>)
 8006172:	4845      	ldr	r0, [pc, #276]	; (8006288 <__multiply+0x150>)
 8006174:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006178:	f000 fc8c 	bl	8006a94 <__assert_func>
 800617c:	f100 0514 	add.w	r5, r0, #20
 8006180:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006184:	462b      	mov	r3, r5
 8006186:	2200      	movs	r2, #0
 8006188:	4543      	cmp	r3, r8
 800618a:	d321      	bcc.n	80061d0 <__multiply+0x98>
 800618c:	f104 0314 	add.w	r3, r4, #20
 8006190:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006194:	f109 0314 	add.w	r3, r9, #20
 8006198:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800619c:	9202      	str	r2, [sp, #8]
 800619e:	1b3a      	subs	r2, r7, r4
 80061a0:	3a15      	subs	r2, #21
 80061a2:	f022 0203 	bic.w	r2, r2, #3
 80061a6:	3204      	adds	r2, #4
 80061a8:	f104 0115 	add.w	r1, r4, #21
 80061ac:	428f      	cmp	r7, r1
 80061ae:	bf38      	it	cc
 80061b0:	2204      	movcc	r2, #4
 80061b2:	9201      	str	r2, [sp, #4]
 80061b4:	9a02      	ldr	r2, [sp, #8]
 80061b6:	9303      	str	r3, [sp, #12]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d80c      	bhi.n	80061d6 <__multiply+0x9e>
 80061bc:	2e00      	cmp	r6, #0
 80061be:	dd03      	ble.n	80061c8 <__multiply+0x90>
 80061c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d05b      	beq.n	8006280 <__multiply+0x148>
 80061c8:	6106      	str	r6, [r0, #16]
 80061ca:	b005      	add	sp, #20
 80061cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d0:	f843 2b04 	str.w	r2, [r3], #4
 80061d4:	e7d8      	b.n	8006188 <__multiply+0x50>
 80061d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80061da:	f1ba 0f00 	cmp.w	sl, #0
 80061de:	d024      	beq.n	800622a <__multiply+0xf2>
 80061e0:	f104 0e14 	add.w	lr, r4, #20
 80061e4:	46a9      	mov	r9, r5
 80061e6:	f04f 0c00 	mov.w	ip, #0
 80061ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80061ee:	f8d9 1000 	ldr.w	r1, [r9]
 80061f2:	fa1f fb82 	uxth.w	fp, r2
 80061f6:	b289      	uxth	r1, r1
 80061f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80061fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006200:	f8d9 2000 	ldr.w	r2, [r9]
 8006204:	4461      	add	r1, ip
 8006206:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800620a:	fb0a c20b 	mla	r2, sl, fp, ip
 800620e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006212:	b289      	uxth	r1, r1
 8006214:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006218:	4577      	cmp	r7, lr
 800621a:	f849 1b04 	str.w	r1, [r9], #4
 800621e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006222:	d8e2      	bhi.n	80061ea <__multiply+0xb2>
 8006224:	9a01      	ldr	r2, [sp, #4]
 8006226:	f845 c002 	str.w	ip, [r5, r2]
 800622a:	9a03      	ldr	r2, [sp, #12]
 800622c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006230:	3304      	adds	r3, #4
 8006232:	f1b9 0f00 	cmp.w	r9, #0
 8006236:	d021      	beq.n	800627c <__multiply+0x144>
 8006238:	6829      	ldr	r1, [r5, #0]
 800623a:	f104 0c14 	add.w	ip, r4, #20
 800623e:	46ae      	mov	lr, r5
 8006240:	f04f 0a00 	mov.w	sl, #0
 8006244:	f8bc b000 	ldrh.w	fp, [ip]
 8006248:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800624c:	fb09 220b 	mla	r2, r9, fp, r2
 8006250:	4452      	add	r2, sl
 8006252:	b289      	uxth	r1, r1
 8006254:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006258:	f84e 1b04 	str.w	r1, [lr], #4
 800625c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006260:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006264:	f8be 1000 	ldrh.w	r1, [lr]
 8006268:	fb09 110a 	mla	r1, r9, sl, r1
 800626c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006270:	4567      	cmp	r7, ip
 8006272:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006276:	d8e5      	bhi.n	8006244 <__multiply+0x10c>
 8006278:	9a01      	ldr	r2, [sp, #4]
 800627a:	50a9      	str	r1, [r5, r2]
 800627c:	3504      	adds	r5, #4
 800627e:	e799      	b.n	80061b4 <__multiply+0x7c>
 8006280:	3e01      	subs	r6, #1
 8006282:	e79b      	b.n	80061bc <__multiply+0x84>
 8006284:	08007270 	.word	0x08007270
 8006288:	08007281 	.word	0x08007281

0800628c <__pow5mult>:
 800628c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006290:	4615      	mov	r5, r2
 8006292:	f012 0203 	ands.w	r2, r2, #3
 8006296:	4606      	mov	r6, r0
 8006298:	460f      	mov	r7, r1
 800629a:	d007      	beq.n	80062ac <__pow5mult+0x20>
 800629c:	4c25      	ldr	r4, [pc, #148]	; (8006334 <__pow5mult+0xa8>)
 800629e:	3a01      	subs	r2, #1
 80062a0:	2300      	movs	r3, #0
 80062a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80062a6:	f7ff fe9d 	bl	8005fe4 <__multadd>
 80062aa:	4607      	mov	r7, r0
 80062ac:	10ad      	asrs	r5, r5, #2
 80062ae:	d03d      	beq.n	800632c <__pow5mult+0xa0>
 80062b0:	69f4      	ldr	r4, [r6, #28]
 80062b2:	b97c      	cbnz	r4, 80062d4 <__pow5mult+0x48>
 80062b4:	2010      	movs	r0, #16
 80062b6:	f7ff fd7f 	bl	8005db8 <malloc>
 80062ba:	4602      	mov	r2, r0
 80062bc:	61f0      	str	r0, [r6, #28]
 80062be:	b928      	cbnz	r0, 80062cc <__pow5mult+0x40>
 80062c0:	4b1d      	ldr	r3, [pc, #116]	; (8006338 <__pow5mult+0xac>)
 80062c2:	481e      	ldr	r0, [pc, #120]	; (800633c <__pow5mult+0xb0>)
 80062c4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80062c8:	f000 fbe4 	bl	8006a94 <__assert_func>
 80062cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062d0:	6004      	str	r4, [r0, #0]
 80062d2:	60c4      	str	r4, [r0, #12]
 80062d4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80062d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80062dc:	b94c      	cbnz	r4, 80062f2 <__pow5mult+0x66>
 80062de:	f240 2171 	movw	r1, #625	; 0x271
 80062e2:	4630      	mov	r0, r6
 80062e4:	f7ff ff12 	bl	800610c <__i2b>
 80062e8:	2300      	movs	r3, #0
 80062ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80062ee:	4604      	mov	r4, r0
 80062f0:	6003      	str	r3, [r0, #0]
 80062f2:	f04f 0900 	mov.w	r9, #0
 80062f6:	07eb      	lsls	r3, r5, #31
 80062f8:	d50a      	bpl.n	8006310 <__pow5mult+0x84>
 80062fa:	4639      	mov	r1, r7
 80062fc:	4622      	mov	r2, r4
 80062fe:	4630      	mov	r0, r6
 8006300:	f7ff ff1a 	bl	8006138 <__multiply>
 8006304:	4639      	mov	r1, r7
 8006306:	4680      	mov	r8, r0
 8006308:	4630      	mov	r0, r6
 800630a:	f7ff fe49 	bl	8005fa0 <_Bfree>
 800630e:	4647      	mov	r7, r8
 8006310:	106d      	asrs	r5, r5, #1
 8006312:	d00b      	beq.n	800632c <__pow5mult+0xa0>
 8006314:	6820      	ldr	r0, [r4, #0]
 8006316:	b938      	cbnz	r0, 8006328 <__pow5mult+0x9c>
 8006318:	4622      	mov	r2, r4
 800631a:	4621      	mov	r1, r4
 800631c:	4630      	mov	r0, r6
 800631e:	f7ff ff0b 	bl	8006138 <__multiply>
 8006322:	6020      	str	r0, [r4, #0]
 8006324:	f8c0 9000 	str.w	r9, [r0]
 8006328:	4604      	mov	r4, r0
 800632a:	e7e4      	b.n	80062f6 <__pow5mult+0x6a>
 800632c:	4638      	mov	r0, r7
 800632e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006332:	bf00      	nop
 8006334:	080073d0 	.word	0x080073d0
 8006338:	08007201 	.word	0x08007201
 800633c:	08007281 	.word	0x08007281

08006340 <__lshift>:
 8006340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006344:	460c      	mov	r4, r1
 8006346:	6849      	ldr	r1, [r1, #4]
 8006348:	6923      	ldr	r3, [r4, #16]
 800634a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800634e:	68a3      	ldr	r3, [r4, #8]
 8006350:	4607      	mov	r7, r0
 8006352:	4691      	mov	r9, r2
 8006354:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006358:	f108 0601 	add.w	r6, r8, #1
 800635c:	42b3      	cmp	r3, r6
 800635e:	db0b      	blt.n	8006378 <__lshift+0x38>
 8006360:	4638      	mov	r0, r7
 8006362:	f7ff fddd 	bl	8005f20 <_Balloc>
 8006366:	4605      	mov	r5, r0
 8006368:	b948      	cbnz	r0, 800637e <__lshift+0x3e>
 800636a:	4602      	mov	r2, r0
 800636c:	4b28      	ldr	r3, [pc, #160]	; (8006410 <__lshift+0xd0>)
 800636e:	4829      	ldr	r0, [pc, #164]	; (8006414 <__lshift+0xd4>)
 8006370:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006374:	f000 fb8e 	bl	8006a94 <__assert_func>
 8006378:	3101      	adds	r1, #1
 800637a:	005b      	lsls	r3, r3, #1
 800637c:	e7ee      	b.n	800635c <__lshift+0x1c>
 800637e:	2300      	movs	r3, #0
 8006380:	f100 0114 	add.w	r1, r0, #20
 8006384:	f100 0210 	add.w	r2, r0, #16
 8006388:	4618      	mov	r0, r3
 800638a:	4553      	cmp	r3, sl
 800638c:	db33      	blt.n	80063f6 <__lshift+0xb6>
 800638e:	6920      	ldr	r0, [r4, #16]
 8006390:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006394:	f104 0314 	add.w	r3, r4, #20
 8006398:	f019 091f 	ands.w	r9, r9, #31
 800639c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063a4:	d02b      	beq.n	80063fe <__lshift+0xbe>
 80063a6:	f1c9 0e20 	rsb	lr, r9, #32
 80063aa:	468a      	mov	sl, r1
 80063ac:	2200      	movs	r2, #0
 80063ae:	6818      	ldr	r0, [r3, #0]
 80063b0:	fa00 f009 	lsl.w	r0, r0, r9
 80063b4:	4310      	orrs	r0, r2
 80063b6:	f84a 0b04 	str.w	r0, [sl], #4
 80063ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80063be:	459c      	cmp	ip, r3
 80063c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80063c4:	d8f3      	bhi.n	80063ae <__lshift+0x6e>
 80063c6:	ebac 0304 	sub.w	r3, ip, r4
 80063ca:	3b15      	subs	r3, #21
 80063cc:	f023 0303 	bic.w	r3, r3, #3
 80063d0:	3304      	adds	r3, #4
 80063d2:	f104 0015 	add.w	r0, r4, #21
 80063d6:	4584      	cmp	ip, r0
 80063d8:	bf38      	it	cc
 80063da:	2304      	movcc	r3, #4
 80063dc:	50ca      	str	r2, [r1, r3]
 80063de:	b10a      	cbz	r2, 80063e4 <__lshift+0xa4>
 80063e0:	f108 0602 	add.w	r6, r8, #2
 80063e4:	3e01      	subs	r6, #1
 80063e6:	4638      	mov	r0, r7
 80063e8:	612e      	str	r6, [r5, #16]
 80063ea:	4621      	mov	r1, r4
 80063ec:	f7ff fdd8 	bl	8005fa0 <_Bfree>
 80063f0:	4628      	mov	r0, r5
 80063f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80063fa:	3301      	adds	r3, #1
 80063fc:	e7c5      	b.n	800638a <__lshift+0x4a>
 80063fe:	3904      	subs	r1, #4
 8006400:	f853 2b04 	ldr.w	r2, [r3], #4
 8006404:	f841 2f04 	str.w	r2, [r1, #4]!
 8006408:	459c      	cmp	ip, r3
 800640a:	d8f9      	bhi.n	8006400 <__lshift+0xc0>
 800640c:	e7ea      	b.n	80063e4 <__lshift+0xa4>
 800640e:	bf00      	nop
 8006410:	08007270 	.word	0x08007270
 8006414:	08007281 	.word	0x08007281

08006418 <__mcmp>:
 8006418:	b530      	push	{r4, r5, lr}
 800641a:	6902      	ldr	r2, [r0, #16]
 800641c:	690c      	ldr	r4, [r1, #16]
 800641e:	1b12      	subs	r2, r2, r4
 8006420:	d10e      	bne.n	8006440 <__mcmp+0x28>
 8006422:	f100 0314 	add.w	r3, r0, #20
 8006426:	3114      	adds	r1, #20
 8006428:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800642c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006430:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006434:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006438:	42a5      	cmp	r5, r4
 800643a:	d003      	beq.n	8006444 <__mcmp+0x2c>
 800643c:	d305      	bcc.n	800644a <__mcmp+0x32>
 800643e:	2201      	movs	r2, #1
 8006440:	4610      	mov	r0, r2
 8006442:	bd30      	pop	{r4, r5, pc}
 8006444:	4283      	cmp	r3, r0
 8006446:	d3f3      	bcc.n	8006430 <__mcmp+0x18>
 8006448:	e7fa      	b.n	8006440 <__mcmp+0x28>
 800644a:	f04f 32ff 	mov.w	r2, #4294967295
 800644e:	e7f7      	b.n	8006440 <__mcmp+0x28>

08006450 <__mdiff>:
 8006450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	460c      	mov	r4, r1
 8006456:	4606      	mov	r6, r0
 8006458:	4611      	mov	r1, r2
 800645a:	4620      	mov	r0, r4
 800645c:	4690      	mov	r8, r2
 800645e:	f7ff ffdb 	bl	8006418 <__mcmp>
 8006462:	1e05      	subs	r5, r0, #0
 8006464:	d110      	bne.n	8006488 <__mdiff+0x38>
 8006466:	4629      	mov	r1, r5
 8006468:	4630      	mov	r0, r6
 800646a:	f7ff fd59 	bl	8005f20 <_Balloc>
 800646e:	b930      	cbnz	r0, 800647e <__mdiff+0x2e>
 8006470:	4b3a      	ldr	r3, [pc, #232]	; (800655c <__mdiff+0x10c>)
 8006472:	4602      	mov	r2, r0
 8006474:	f240 2137 	movw	r1, #567	; 0x237
 8006478:	4839      	ldr	r0, [pc, #228]	; (8006560 <__mdiff+0x110>)
 800647a:	f000 fb0b 	bl	8006a94 <__assert_func>
 800647e:	2301      	movs	r3, #1
 8006480:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006488:	bfa4      	itt	ge
 800648a:	4643      	movge	r3, r8
 800648c:	46a0      	movge	r8, r4
 800648e:	4630      	mov	r0, r6
 8006490:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006494:	bfa6      	itte	ge
 8006496:	461c      	movge	r4, r3
 8006498:	2500      	movge	r5, #0
 800649a:	2501      	movlt	r5, #1
 800649c:	f7ff fd40 	bl	8005f20 <_Balloc>
 80064a0:	b920      	cbnz	r0, 80064ac <__mdiff+0x5c>
 80064a2:	4b2e      	ldr	r3, [pc, #184]	; (800655c <__mdiff+0x10c>)
 80064a4:	4602      	mov	r2, r0
 80064a6:	f240 2145 	movw	r1, #581	; 0x245
 80064aa:	e7e5      	b.n	8006478 <__mdiff+0x28>
 80064ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064b0:	6926      	ldr	r6, [r4, #16]
 80064b2:	60c5      	str	r5, [r0, #12]
 80064b4:	f104 0914 	add.w	r9, r4, #20
 80064b8:	f108 0514 	add.w	r5, r8, #20
 80064bc:	f100 0e14 	add.w	lr, r0, #20
 80064c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80064c4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80064c8:	f108 0210 	add.w	r2, r8, #16
 80064cc:	46f2      	mov	sl, lr
 80064ce:	2100      	movs	r1, #0
 80064d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80064d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80064d8:	fa11 f88b 	uxtah	r8, r1, fp
 80064dc:	b299      	uxth	r1, r3
 80064de:	0c1b      	lsrs	r3, r3, #16
 80064e0:	eba8 0801 	sub.w	r8, r8, r1
 80064e4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80064e8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80064ec:	fa1f f888 	uxth.w	r8, r8
 80064f0:	1419      	asrs	r1, r3, #16
 80064f2:	454e      	cmp	r6, r9
 80064f4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80064f8:	f84a 3b04 	str.w	r3, [sl], #4
 80064fc:	d8e8      	bhi.n	80064d0 <__mdiff+0x80>
 80064fe:	1b33      	subs	r3, r6, r4
 8006500:	3b15      	subs	r3, #21
 8006502:	f023 0303 	bic.w	r3, r3, #3
 8006506:	3304      	adds	r3, #4
 8006508:	3415      	adds	r4, #21
 800650a:	42a6      	cmp	r6, r4
 800650c:	bf38      	it	cc
 800650e:	2304      	movcc	r3, #4
 8006510:	441d      	add	r5, r3
 8006512:	4473      	add	r3, lr
 8006514:	469e      	mov	lr, r3
 8006516:	462e      	mov	r6, r5
 8006518:	4566      	cmp	r6, ip
 800651a:	d30e      	bcc.n	800653a <__mdiff+0xea>
 800651c:	f10c 0203 	add.w	r2, ip, #3
 8006520:	1b52      	subs	r2, r2, r5
 8006522:	f022 0203 	bic.w	r2, r2, #3
 8006526:	3d03      	subs	r5, #3
 8006528:	45ac      	cmp	ip, r5
 800652a:	bf38      	it	cc
 800652c:	2200      	movcc	r2, #0
 800652e:	4413      	add	r3, r2
 8006530:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006534:	b17a      	cbz	r2, 8006556 <__mdiff+0x106>
 8006536:	6107      	str	r7, [r0, #16]
 8006538:	e7a4      	b.n	8006484 <__mdiff+0x34>
 800653a:	f856 8b04 	ldr.w	r8, [r6], #4
 800653e:	fa11 f288 	uxtah	r2, r1, r8
 8006542:	1414      	asrs	r4, r2, #16
 8006544:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006548:	b292      	uxth	r2, r2
 800654a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800654e:	f84e 2b04 	str.w	r2, [lr], #4
 8006552:	1421      	asrs	r1, r4, #16
 8006554:	e7e0      	b.n	8006518 <__mdiff+0xc8>
 8006556:	3f01      	subs	r7, #1
 8006558:	e7ea      	b.n	8006530 <__mdiff+0xe0>
 800655a:	bf00      	nop
 800655c:	08007270 	.word	0x08007270
 8006560:	08007281 	.word	0x08007281

08006564 <__d2b>:
 8006564:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006568:	460f      	mov	r7, r1
 800656a:	2101      	movs	r1, #1
 800656c:	ec59 8b10 	vmov	r8, r9, d0
 8006570:	4616      	mov	r6, r2
 8006572:	f7ff fcd5 	bl	8005f20 <_Balloc>
 8006576:	4604      	mov	r4, r0
 8006578:	b930      	cbnz	r0, 8006588 <__d2b+0x24>
 800657a:	4602      	mov	r2, r0
 800657c:	4b24      	ldr	r3, [pc, #144]	; (8006610 <__d2b+0xac>)
 800657e:	4825      	ldr	r0, [pc, #148]	; (8006614 <__d2b+0xb0>)
 8006580:	f240 310f 	movw	r1, #783	; 0x30f
 8006584:	f000 fa86 	bl	8006a94 <__assert_func>
 8006588:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800658c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006590:	bb2d      	cbnz	r5, 80065de <__d2b+0x7a>
 8006592:	9301      	str	r3, [sp, #4]
 8006594:	f1b8 0300 	subs.w	r3, r8, #0
 8006598:	d026      	beq.n	80065e8 <__d2b+0x84>
 800659a:	4668      	mov	r0, sp
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	f7ff fd87 	bl	80060b0 <__lo0bits>
 80065a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80065a6:	b1e8      	cbz	r0, 80065e4 <__d2b+0x80>
 80065a8:	f1c0 0320 	rsb	r3, r0, #32
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	430b      	orrs	r3, r1
 80065b2:	40c2      	lsrs	r2, r0
 80065b4:	6163      	str	r3, [r4, #20]
 80065b6:	9201      	str	r2, [sp, #4]
 80065b8:	9b01      	ldr	r3, [sp, #4]
 80065ba:	61a3      	str	r3, [r4, #24]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	bf14      	ite	ne
 80065c0:	2202      	movne	r2, #2
 80065c2:	2201      	moveq	r2, #1
 80065c4:	6122      	str	r2, [r4, #16]
 80065c6:	b1bd      	cbz	r5, 80065f8 <__d2b+0x94>
 80065c8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80065cc:	4405      	add	r5, r0
 80065ce:	603d      	str	r5, [r7, #0]
 80065d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80065d4:	6030      	str	r0, [r6, #0]
 80065d6:	4620      	mov	r0, r4
 80065d8:	b003      	add	sp, #12
 80065da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065e2:	e7d6      	b.n	8006592 <__d2b+0x2e>
 80065e4:	6161      	str	r1, [r4, #20]
 80065e6:	e7e7      	b.n	80065b8 <__d2b+0x54>
 80065e8:	a801      	add	r0, sp, #4
 80065ea:	f7ff fd61 	bl	80060b0 <__lo0bits>
 80065ee:	9b01      	ldr	r3, [sp, #4]
 80065f0:	6163      	str	r3, [r4, #20]
 80065f2:	3020      	adds	r0, #32
 80065f4:	2201      	movs	r2, #1
 80065f6:	e7e5      	b.n	80065c4 <__d2b+0x60>
 80065f8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80065fc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006600:	6038      	str	r0, [r7, #0]
 8006602:	6918      	ldr	r0, [r3, #16]
 8006604:	f7ff fd34 	bl	8006070 <__hi0bits>
 8006608:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800660c:	e7e2      	b.n	80065d4 <__d2b+0x70>
 800660e:	bf00      	nop
 8006610:	08007270 	.word	0x08007270
 8006614:	08007281 	.word	0x08007281

08006618 <__ssputs_r>:
 8006618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800661c:	688e      	ldr	r6, [r1, #8]
 800661e:	461f      	mov	r7, r3
 8006620:	42be      	cmp	r6, r7
 8006622:	680b      	ldr	r3, [r1, #0]
 8006624:	4682      	mov	sl, r0
 8006626:	460c      	mov	r4, r1
 8006628:	4690      	mov	r8, r2
 800662a:	d82c      	bhi.n	8006686 <__ssputs_r+0x6e>
 800662c:	898a      	ldrh	r2, [r1, #12]
 800662e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006632:	d026      	beq.n	8006682 <__ssputs_r+0x6a>
 8006634:	6965      	ldr	r5, [r4, #20]
 8006636:	6909      	ldr	r1, [r1, #16]
 8006638:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800663c:	eba3 0901 	sub.w	r9, r3, r1
 8006640:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006644:	1c7b      	adds	r3, r7, #1
 8006646:	444b      	add	r3, r9
 8006648:	106d      	asrs	r5, r5, #1
 800664a:	429d      	cmp	r5, r3
 800664c:	bf38      	it	cc
 800664e:	461d      	movcc	r5, r3
 8006650:	0553      	lsls	r3, r2, #21
 8006652:	d527      	bpl.n	80066a4 <__ssputs_r+0x8c>
 8006654:	4629      	mov	r1, r5
 8006656:	f7ff fbd7 	bl	8005e08 <_malloc_r>
 800665a:	4606      	mov	r6, r0
 800665c:	b360      	cbz	r0, 80066b8 <__ssputs_r+0xa0>
 800665e:	6921      	ldr	r1, [r4, #16]
 8006660:	464a      	mov	r2, r9
 8006662:	f000 fa09 	bl	8006a78 <memcpy>
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800666c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006670:	81a3      	strh	r3, [r4, #12]
 8006672:	6126      	str	r6, [r4, #16]
 8006674:	6165      	str	r5, [r4, #20]
 8006676:	444e      	add	r6, r9
 8006678:	eba5 0509 	sub.w	r5, r5, r9
 800667c:	6026      	str	r6, [r4, #0]
 800667e:	60a5      	str	r5, [r4, #8]
 8006680:	463e      	mov	r6, r7
 8006682:	42be      	cmp	r6, r7
 8006684:	d900      	bls.n	8006688 <__ssputs_r+0x70>
 8006686:	463e      	mov	r6, r7
 8006688:	6820      	ldr	r0, [r4, #0]
 800668a:	4632      	mov	r2, r6
 800668c:	4641      	mov	r1, r8
 800668e:	f000 f9c9 	bl	8006a24 <memmove>
 8006692:	68a3      	ldr	r3, [r4, #8]
 8006694:	1b9b      	subs	r3, r3, r6
 8006696:	60a3      	str	r3, [r4, #8]
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	4433      	add	r3, r6
 800669c:	6023      	str	r3, [r4, #0]
 800669e:	2000      	movs	r0, #0
 80066a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a4:	462a      	mov	r2, r5
 80066a6:	f000 fa3b 	bl	8006b20 <_realloc_r>
 80066aa:	4606      	mov	r6, r0
 80066ac:	2800      	cmp	r0, #0
 80066ae:	d1e0      	bne.n	8006672 <__ssputs_r+0x5a>
 80066b0:	6921      	ldr	r1, [r4, #16]
 80066b2:	4650      	mov	r0, sl
 80066b4:	f7ff fb34 	bl	8005d20 <_free_r>
 80066b8:	230c      	movs	r3, #12
 80066ba:	f8ca 3000 	str.w	r3, [sl]
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066c4:	81a3      	strh	r3, [r4, #12]
 80066c6:	f04f 30ff 	mov.w	r0, #4294967295
 80066ca:	e7e9      	b.n	80066a0 <__ssputs_r+0x88>

080066cc <_svfiprintf_r>:
 80066cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d0:	4698      	mov	r8, r3
 80066d2:	898b      	ldrh	r3, [r1, #12]
 80066d4:	061b      	lsls	r3, r3, #24
 80066d6:	b09d      	sub	sp, #116	; 0x74
 80066d8:	4607      	mov	r7, r0
 80066da:	460d      	mov	r5, r1
 80066dc:	4614      	mov	r4, r2
 80066de:	d50e      	bpl.n	80066fe <_svfiprintf_r+0x32>
 80066e0:	690b      	ldr	r3, [r1, #16]
 80066e2:	b963      	cbnz	r3, 80066fe <_svfiprintf_r+0x32>
 80066e4:	2140      	movs	r1, #64	; 0x40
 80066e6:	f7ff fb8f 	bl	8005e08 <_malloc_r>
 80066ea:	6028      	str	r0, [r5, #0]
 80066ec:	6128      	str	r0, [r5, #16]
 80066ee:	b920      	cbnz	r0, 80066fa <_svfiprintf_r+0x2e>
 80066f0:	230c      	movs	r3, #12
 80066f2:	603b      	str	r3, [r7, #0]
 80066f4:	f04f 30ff 	mov.w	r0, #4294967295
 80066f8:	e0d0      	b.n	800689c <_svfiprintf_r+0x1d0>
 80066fa:	2340      	movs	r3, #64	; 0x40
 80066fc:	616b      	str	r3, [r5, #20]
 80066fe:	2300      	movs	r3, #0
 8006700:	9309      	str	r3, [sp, #36]	; 0x24
 8006702:	2320      	movs	r3, #32
 8006704:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006708:	f8cd 800c 	str.w	r8, [sp, #12]
 800670c:	2330      	movs	r3, #48	; 0x30
 800670e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068b4 <_svfiprintf_r+0x1e8>
 8006712:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006716:	f04f 0901 	mov.w	r9, #1
 800671a:	4623      	mov	r3, r4
 800671c:	469a      	mov	sl, r3
 800671e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006722:	b10a      	cbz	r2, 8006728 <_svfiprintf_r+0x5c>
 8006724:	2a25      	cmp	r2, #37	; 0x25
 8006726:	d1f9      	bne.n	800671c <_svfiprintf_r+0x50>
 8006728:	ebba 0b04 	subs.w	fp, sl, r4
 800672c:	d00b      	beq.n	8006746 <_svfiprintf_r+0x7a>
 800672e:	465b      	mov	r3, fp
 8006730:	4622      	mov	r2, r4
 8006732:	4629      	mov	r1, r5
 8006734:	4638      	mov	r0, r7
 8006736:	f7ff ff6f 	bl	8006618 <__ssputs_r>
 800673a:	3001      	adds	r0, #1
 800673c:	f000 80a9 	beq.w	8006892 <_svfiprintf_r+0x1c6>
 8006740:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006742:	445a      	add	r2, fp
 8006744:	9209      	str	r2, [sp, #36]	; 0x24
 8006746:	f89a 3000 	ldrb.w	r3, [sl]
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 80a1 	beq.w	8006892 <_svfiprintf_r+0x1c6>
 8006750:	2300      	movs	r3, #0
 8006752:	f04f 32ff 	mov.w	r2, #4294967295
 8006756:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800675a:	f10a 0a01 	add.w	sl, sl, #1
 800675e:	9304      	str	r3, [sp, #16]
 8006760:	9307      	str	r3, [sp, #28]
 8006762:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006766:	931a      	str	r3, [sp, #104]	; 0x68
 8006768:	4654      	mov	r4, sl
 800676a:	2205      	movs	r2, #5
 800676c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006770:	4850      	ldr	r0, [pc, #320]	; (80068b4 <_svfiprintf_r+0x1e8>)
 8006772:	f7f9 fd65 	bl	8000240 <memchr>
 8006776:	9a04      	ldr	r2, [sp, #16]
 8006778:	b9d8      	cbnz	r0, 80067b2 <_svfiprintf_r+0xe6>
 800677a:	06d0      	lsls	r0, r2, #27
 800677c:	bf44      	itt	mi
 800677e:	2320      	movmi	r3, #32
 8006780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006784:	0711      	lsls	r1, r2, #28
 8006786:	bf44      	itt	mi
 8006788:	232b      	movmi	r3, #43	; 0x2b
 800678a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800678e:	f89a 3000 	ldrb.w	r3, [sl]
 8006792:	2b2a      	cmp	r3, #42	; 0x2a
 8006794:	d015      	beq.n	80067c2 <_svfiprintf_r+0xf6>
 8006796:	9a07      	ldr	r2, [sp, #28]
 8006798:	4654      	mov	r4, sl
 800679a:	2000      	movs	r0, #0
 800679c:	f04f 0c0a 	mov.w	ip, #10
 80067a0:	4621      	mov	r1, r4
 80067a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067a6:	3b30      	subs	r3, #48	; 0x30
 80067a8:	2b09      	cmp	r3, #9
 80067aa:	d94d      	bls.n	8006848 <_svfiprintf_r+0x17c>
 80067ac:	b1b0      	cbz	r0, 80067dc <_svfiprintf_r+0x110>
 80067ae:	9207      	str	r2, [sp, #28]
 80067b0:	e014      	b.n	80067dc <_svfiprintf_r+0x110>
 80067b2:	eba0 0308 	sub.w	r3, r0, r8
 80067b6:	fa09 f303 	lsl.w	r3, r9, r3
 80067ba:	4313      	orrs	r3, r2
 80067bc:	9304      	str	r3, [sp, #16]
 80067be:	46a2      	mov	sl, r4
 80067c0:	e7d2      	b.n	8006768 <_svfiprintf_r+0x9c>
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	1d19      	adds	r1, r3, #4
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	9103      	str	r1, [sp, #12]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	bfbb      	ittet	lt
 80067ce:	425b      	neglt	r3, r3
 80067d0:	f042 0202 	orrlt.w	r2, r2, #2
 80067d4:	9307      	strge	r3, [sp, #28]
 80067d6:	9307      	strlt	r3, [sp, #28]
 80067d8:	bfb8      	it	lt
 80067da:	9204      	strlt	r2, [sp, #16]
 80067dc:	7823      	ldrb	r3, [r4, #0]
 80067de:	2b2e      	cmp	r3, #46	; 0x2e
 80067e0:	d10c      	bne.n	80067fc <_svfiprintf_r+0x130>
 80067e2:	7863      	ldrb	r3, [r4, #1]
 80067e4:	2b2a      	cmp	r3, #42	; 0x2a
 80067e6:	d134      	bne.n	8006852 <_svfiprintf_r+0x186>
 80067e8:	9b03      	ldr	r3, [sp, #12]
 80067ea:	1d1a      	adds	r2, r3, #4
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	9203      	str	r2, [sp, #12]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	bfb8      	it	lt
 80067f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80067f8:	3402      	adds	r4, #2
 80067fa:	9305      	str	r3, [sp, #20]
 80067fc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068c4 <_svfiprintf_r+0x1f8>
 8006800:	7821      	ldrb	r1, [r4, #0]
 8006802:	2203      	movs	r2, #3
 8006804:	4650      	mov	r0, sl
 8006806:	f7f9 fd1b 	bl	8000240 <memchr>
 800680a:	b138      	cbz	r0, 800681c <_svfiprintf_r+0x150>
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	eba0 000a 	sub.w	r0, r0, sl
 8006812:	2240      	movs	r2, #64	; 0x40
 8006814:	4082      	lsls	r2, r0
 8006816:	4313      	orrs	r3, r2
 8006818:	3401      	adds	r4, #1
 800681a:	9304      	str	r3, [sp, #16]
 800681c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006820:	4825      	ldr	r0, [pc, #148]	; (80068b8 <_svfiprintf_r+0x1ec>)
 8006822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006826:	2206      	movs	r2, #6
 8006828:	f7f9 fd0a 	bl	8000240 <memchr>
 800682c:	2800      	cmp	r0, #0
 800682e:	d038      	beq.n	80068a2 <_svfiprintf_r+0x1d6>
 8006830:	4b22      	ldr	r3, [pc, #136]	; (80068bc <_svfiprintf_r+0x1f0>)
 8006832:	bb1b      	cbnz	r3, 800687c <_svfiprintf_r+0x1b0>
 8006834:	9b03      	ldr	r3, [sp, #12]
 8006836:	3307      	adds	r3, #7
 8006838:	f023 0307 	bic.w	r3, r3, #7
 800683c:	3308      	adds	r3, #8
 800683e:	9303      	str	r3, [sp, #12]
 8006840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006842:	4433      	add	r3, r6
 8006844:	9309      	str	r3, [sp, #36]	; 0x24
 8006846:	e768      	b.n	800671a <_svfiprintf_r+0x4e>
 8006848:	fb0c 3202 	mla	r2, ip, r2, r3
 800684c:	460c      	mov	r4, r1
 800684e:	2001      	movs	r0, #1
 8006850:	e7a6      	b.n	80067a0 <_svfiprintf_r+0xd4>
 8006852:	2300      	movs	r3, #0
 8006854:	3401      	adds	r4, #1
 8006856:	9305      	str	r3, [sp, #20]
 8006858:	4619      	mov	r1, r3
 800685a:	f04f 0c0a 	mov.w	ip, #10
 800685e:	4620      	mov	r0, r4
 8006860:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006864:	3a30      	subs	r2, #48	; 0x30
 8006866:	2a09      	cmp	r2, #9
 8006868:	d903      	bls.n	8006872 <_svfiprintf_r+0x1a6>
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0c6      	beq.n	80067fc <_svfiprintf_r+0x130>
 800686e:	9105      	str	r1, [sp, #20]
 8006870:	e7c4      	b.n	80067fc <_svfiprintf_r+0x130>
 8006872:	fb0c 2101 	mla	r1, ip, r1, r2
 8006876:	4604      	mov	r4, r0
 8006878:	2301      	movs	r3, #1
 800687a:	e7f0      	b.n	800685e <_svfiprintf_r+0x192>
 800687c:	ab03      	add	r3, sp, #12
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	462a      	mov	r2, r5
 8006882:	4b0f      	ldr	r3, [pc, #60]	; (80068c0 <_svfiprintf_r+0x1f4>)
 8006884:	a904      	add	r1, sp, #16
 8006886:	4638      	mov	r0, r7
 8006888:	f7fd ff0a 	bl	80046a0 <_printf_float>
 800688c:	1c42      	adds	r2, r0, #1
 800688e:	4606      	mov	r6, r0
 8006890:	d1d6      	bne.n	8006840 <_svfiprintf_r+0x174>
 8006892:	89ab      	ldrh	r3, [r5, #12]
 8006894:	065b      	lsls	r3, r3, #25
 8006896:	f53f af2d 	bmi.w	80066f4 <_svfiprintf_r+0x28>
 800689a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800689c:	b01d      	add	sp, #116	; 0x74
 800689e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a2:	ab03      	add	r3, sp, #12
 80068a4:	9300      	str	r3, [sp, #0]
 80068a6:	462a      	mov	r2, r5
 80068a8:	4b05      	ldr	r3, [pc, #20]	; (80068c0 <_svfiprintf_r+0x1f4>)
 80068aa:	a904      	add	r1, sp, #16
 80068ac:	4638      	mov	r0, r7
 80068ae:	f7fe f97f 	bl	8004bb0 <_printf_i>
 80068b2:	e7eb      	b.n	800688c <_svfiprintf_r+0x1c0>
 80068b4:	080073dc 	.word	0x080073dc
 80068b8:	080073e6 	.word	0x080073e6
 80068bc:	080046a1 	.word	0x080046a1
 80068c0:	08006619 	.word	0x08006619
 80068c4:	080073e2 	.word	0x080073e2

080068c8 <__sflush_r>:
 80068c8:	898a      	ldrh	r2, [r1, #12]
 80068ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ce:	4605      	mov	r5, r0
 80068d0:	0710      	lsls	r0, r2, #28
 80068d2:	460c      	mov	r4, r1
 80068d4:	d458      	bmi.n	8006988 <__sflush_r+0xc0>
 80068d6:	684b      	ldr	r3, [r1, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	dc05      	bgt.n	80068e8 <__sflush_r+0x20>
 80068dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068de:	2b00      	cmp	r3, #0
 80068e0:	dc02      	bgt.n	80068e8 <__sflush_r+0x20>
 80068e2:	2000      	movs	r0, #0
 80068e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068ea:	2e00      	cmp	r6, #0
 80068ec:	d0f9      	beq.n	80068e2 <__sflush_r+0x1a>
 80068ee:	2300      	movs	r3, #0
 80068f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068f4:	682f      	ldr	r7, [r5, #0]
 80068f6:	6a21      	ldr	r1, [r4, #32]
 80068f8:	602b      	str	r3, [r5, #0]
 80068fa:	d032      	beq.n	8006962 <__sflush_r+0x9a>
 80068fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068fe:	89a3      	ldrh	r3, [r4, #12]
 8006900:	075a      	lsls	r2, r3, #29
 8006902:	d505      	bpl.n	8006910 <__sflush_r+0x48>
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	1ac0      	subs	r0, r0, r3
 8006908:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800690a:	b10b      	cbz	r3, 8006910 <__sflush_r+0x48>
 800690c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800690e:	1ac0      	subs	r0, r0, r3
 8006910:	2300      	movs	r3, #0
 8006912:	4602      	mov	r2, r0
 8006914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006916:	6a21      	ldr	r1, [r4, #32]
 8006918:	4628      	mov	r0, r5
 800691a:	47b0      	blx	r6
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	d106      	bne.n	8006930 <__sflush_r+0x68>
 8006922:	6829      	ldr	r1, [r5, #0]
 8006924:	291d      	cmp	r1, #29
 8006926:	d82b      	bhi.n	8006980 <__sflush_r+0xb8>
 8006928:	4a29      	ldr	r2, [pc, #164]	; (80069d0 <__sflush_r+0x108>)
 800692a:	410a      	asrs	r2, r1
 800692c:	07d6      	lsls	r6, r2, #31
 800692e:	d427      	bmi.n	8006980 <__sflush_r+0xb8>
 8006930:	2200      	movs	r2, #0
 8006932:	6062      	str	r2, [r4, #4]
 8006934:	04d9      	lsls	r1, r3, #19
 8006936:	6922      	ldr	r2, [r4, #16]
 8006938:	6022      	str	r2, [r4, #0]
 800693a:	d504      	bpl.n	8006946 <__sflush_r+0x7e>
 800693c:	1c42      	adds	r2, r0, #1
 800693e:	d101      	bne.n	8006944 <__sflush_r+0x7c>
 8006940:	682b      	ldr	r3, [r5, #0]
 8006942:	b903      	cbnz	r3, 8006946 <__sflush_r+0x7e>
 8006944:	6560      	str	r0, [r4, #84]	; 0x54
 8006946:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006948:	602f      	str	r7, [r5, #0]
 800694a:	2900      	cmp	r1, #0
 800694c:	d0c9      	beq.n	80068e2 <__sflush_r+0x1a>
 800694e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006952:	4299      	cmp	r1, r3
 8006954:	d002      	beq.n	800695c <__sflush_r+0x94>
 8006956:	4628      	mov	r0, r5
 8006958:	f7ff f9e2 	bl	8005d20 <_free_r>
 800695c:	2000      	movs	r0, #0
 800695e:	6360      	str	r0, [r4, #52]	; 0x34
 8006960:	e7c0      	b.n	80068e4 <__sflush_r+0x1c>
 8006962:	2301      	movs	r3, #1
 8006964:	4628      	mov	r0, r5
 8006966:	47b0      	blx	r6
 8006968:	1c41      	adds	r1, r0, #1
 800696a:	d1c8      	bne.n	80068fe <__sflush_r+0x36>
 800696c:	682b      	ldr	r3, [r5, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0c5      	beq.n	80068fe <__sflush_r+0x36>
 8006972:	2b1d      	cmp	r3, #29
 8006974:	d001      	beq.n	800697a <__sflush_r+0xb2>
 8006976:	2b16      	cmp	r3, #22
 8006978:	d101      	bne.n	800697e <__sflush_r+0xb6>
 800697a:	602f      	str	r7, [r5, #0]
 800697c:	e7b1      	b.n	80068e2 <__sflush_r+0x1a>
 800697e:	89a3      	ldrh	r3, [r4, #12]
 8006980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006984:	81a3      	strh	r3, [r4, #12]
 8006986:	e7ad      	b.n	80068e4 <__sflush_r+0x1c>
 8006988:	690f      	ldr	r7, [r1, #16]
 800698a:	2f00      	cmp	r7, #0
 800698c:	d0a9      	beq.n	80068e2 <__sflush_r+0x1a>
 800698e:	0793      	lsls	r3, r2, #30
 8006990:	680e      	ldr	r6, [r1, #0]
 8006992:	bf08      	it	eq
 8006994:	694b      	ldreq	r3, [r1, #20]
 8006996:	600f      	str	r7, [r1, #0]
 8006998:	bf18      	it	ne
 800699a:	2300      	movne	r3, #0
 800699c:	eba6 0807 	sub.w	r8, r6, r7
 80069a0:	608b      	str	r3, [r1, #8]
 80069a2:	f1b8 0f00 	cmp.w	r8, #0
 80069a6:	dd9c      	ble.n	80068e2 <__sflush_r+0x1a>
 80069a8:	6a21      	ldr	r1, [r4, #32]
 80069aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069ac:	4643      	mov	r3, r8
 80069ae:	463a      	mov	r2, r7
 80069b0:	4628      	mov	r0, r5
 80069b2:	47b0      	blx	r6
 80069b4:	2800      	cmp	r0, #0
 80069b6:	dc06      	bgt.n	80069c6 <__sflush_r+0xfe>
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	f04f 30ff 	mov.w	r0, #4294967295
 80069c4:	e78e      	b.n	80068e4 <__sflush_r+0x1c>
 80069c6:	4407      	add	r7, r0
 80069c8:	eba8 0800 	sub.w	r8, r8, r0
 80069cc:	e7e9      	b.n	80069a2 <__sflush_r+0xda>
 80069ce:	bf00      	nop
 80069d0:	dfbffffe 	.word	0xdfbffffe

080069d4 <_fflush_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	690b      	ldr	r3, [r1, #16]
 80069d8:	4605      	mov	r5, r0
 80069da:	460c      	mov	r4, r1
 80069dc:	b913      	cbnz	r3, 80069e4 <_fflush_r+0x10>
 80069de:	2500      	movs	r5, #0
 80069e0:	4628      	mov	r0, r5
 80069e2:	bd38      	pop	{r3, r4, r5, pc}
 80069e4:	b118      	cbz	r0, 80069ee <_fflush_r+0x1a>
 80069e6:	6a03      	ldr	r3, [r0, #32]
 80069e8:	b90b      	cbnz	r3, 80069ee <_fflush_r+0x1a>
 80069ea:	f7fe fa7d 	bl	8004ee8 <__sinit>
 80069ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d0f3      	beq.n	80069de <_fflush_r+0xa>
 80069f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069f8:	07d0      	lsls	r0, r2, #31
 80069fa:	d404      	bmi.n	8006a06 <_fflush_r+0x32>
 80069fc:	0599      	lsls	r1, r3, #22
 80069fe:	d402      	bmi.n	8006a06 <_fflush_r+0x32>
 8006a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a02:	f7fe fb95 	bl	8005130 <__retarget_lock_acquire_recursive>
 8006a06:	4628      	mov	r0, r5
 8006a08:	4621      	mov	r1, r4
 8006a0a:	f7ff ff5d 	bl	80068c8 <__sflush_r>
 8006a0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a10:	07da      	lsls	r2, r3, #31
 8006a12:	4605      	mov	r5, r0
 8006a14:	d4e4      	bmi.n	80069e0 <_fflush_r+0xc>
 8006a16:	89a3      	ldrh	r3, [r4, #12]
 8006a18:	059b      	lsls	r3, r3, #22
 8006a1a:	d4e1      	bmi.n	80069e0 <_fflush_r+0xc>
 8006a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a1e:	f7fe fb88 	bl	8005132 <__retarget_lock_release_recursive>
 8006a22:	e7dd      	b.n	80069e0 <_fflush_r+0xc>

08006a24 <memmove>:
 8006a24:	4288      	cmp	r0, r1
 8006a26:	b510      	push	{r4, lr}
 8006a28:	eb01 0402 	add.w	r4, r1, r2
 8006a2c:	d902      	bls.n	8006a34 <memmove+0x10>
 8006a2e:	4284      	cmp	r4, r0
 8006a30:	4623      	mov	r3, r4
 8006a32:	d807      	bhi.n	8006a44 <memmove+0x20>
 8006a34:	1e43      	subs	r3, r0, #1
 8006a36:	42a1      	cmp	r1, r4
 8006a38:	d008      	beq.n	8006a4c <memmove+0x28>
 8006a3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a42:	e7f8      	b.n	8006a36 <memmove+0x12>
 8006a44:	4402      	add	r2, r0
 8006a46:	4601      	mov	r1, r0
 8006a48:	428a      	cmp	r2, r1
 8006a4a:	d100      	bne.n	8006a4e <memmove+0x2a>
 8006a4c:	bd10      	pop	{r4, pc}
 8006a4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a56:	e7f7      	b.n	8006a48 <memmove+0x24>

08006a58 <_sbrk_r>:
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	4d06      	ldr	r5, [pc, #24]	; (8006a74 <_sbrk_r+0x1c>)
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	4604      	mov	r4, r0
 8006a60:	4608      	mov	r0, r1
 8006a62:	602b      	str	r3, [r5, #0]
 8006a64:	f7fa faf6 	bl	8001054 <_sbrk>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	d102      	bne.n	8006a72 <_sbrk_r+0x1a>
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	b103      	cbz	r3, 8006a72 <_sbrk_r+0x1a>
 8006a70:	6023      	str	r3, [r4, #0]
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	20000484 	.word	0x20000484

08006a78 <memcpy>:
 8006a78:	440a      	add	r2, r1
 8006a7a:	4291      	cmp	r1, r2
 8006a7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a80:	d100      	bne.n	8006a84 <memcpy+0xc>
 8006a82:	4770      	bx	lr
 8006a84:	b510      	push	{r4, lr}
 8006a86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a8e:	4291      	cmp	r1, r2
 8006a90:	d1f9      	bne.n	8006a86 <memcpy+0xe>
 8006a92:	bd10      	pop	{r4, pc}

08006a94 <__assert_func>:
 8006a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a96:	4614      	mov	r4, r2
 8006a98:	461a      	mov	r2, r3
 8006a9a:	4b09      	ldr	r3, [pc, #36]	; (8006ac0 <__assert_func+0x2c>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4605      	mov	r5, r0
 8006aa0:	68d8      	ldr	r0, [r3, #12]
 8006aa2:	b14c      	cbz	r4, 8006ab8 <__assert_func+0x24>
 8006aa4:	4b07      	ldr	r3, [pc, #28]	; (8006ac4 <__assert_func+0x30>)
 8006aa6:	9100      	str	r1, [sp, #0]
 8006aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006aac:	4906      	ldr	r1, [pc, #24]	; (8006ac8 <__assert_func+0x34>)
 8006aae:	462b      	mov	r3, r5
 8006ab0:	f000 f872 	bl	8006b98 <fiprintf>
 8006ab4:	f000 f882 	bl	8006bbc <abort>
 8006ab8:	4b04      	ldr	r3, [pc, #16]	; (8006acc <__assert_func+0x38>)
 8006aba:	461c      	mov	r4, r3
 8006abc:	e7f3      	b.n	8006aa6 <__assert_func+0x12>
 8006abe:	bf00      	nop
 8006ac0:	20000064 	.word	0x20000064
 8006ac4:	080073f7 	.word	0x080073f7
 8006ac8:	08007404 	.word	0x08007404
 8006acc:	08007432 	.word	0x08007432

08006ad0 <_calloc_r>:
 8006ad0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ad2:	fba1 2402 	umull	r2, r4, r1, r2
 8006ad6:	b94c      	cbnz	r4, 8006aec <_calloc_r+0x1c>
 8006ad8:	4611      	mov	r1, r2
 8006ada:	9201      	str	r2, [sp, #4]
 8006adc:	f7ff f994 	bl	8005e08 <_malloc_r>
 8006ae0:	9a01      	ldr	r2, [sp, #4]
 8006ae2:	4605      	mov	r5, r0
 8006ae4:	b930      	cbnz	r0, 8006af4 <_calloc_r+0x24>
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	b003      	add	sp, #12
 8006aea:	bd30      	pop	{r4, r5, pc}
 8006aec:	220c      	movs	r2, #12
 8006aee:	6002      	str	r2, [r0, #0]
 8006af0:	2500      	movs	r5, #0
 8006af2:	e7f8      	b.n	8006ae6 <_calloc_r+0x16>
 8006af4:	4621      	mov	r1, r4
 8006af6:	f7fe fa90 	bl	800501a <memset>
 8006afa:	e7f4      	b.n	8006ae6 <_calloc_r+0x16>

08006afc <__ascii_mbtowc>:
 8006afc:	b082      	sub	sp, #8
 8006afe:	b901      	cbnz	r1, 8006b02 <__ascii_mbtowc+0x6>
 8006b00:	a901      	add	r1, sp, #4
 8006b02:	b142      	cbz	r2, 8006b16 <__ascii_mbtowc+0x1a>
 8006b04:	b14b      	cbz	r3, 8006b1a <__ascii_mbtowc+0x1e>
 8006b06:	7813      	ldrb	r3, [r2, #0]
 8006b08:	600b      	str	r3, [r1, #0]
 8006b0a:	7812      	ldrb	r2, [r2, #0]
 8006b0c:	1e10      	subs	r0, r2, #0
 8006b0e:	bf18      	it	ne
 8006b10:	2001      	movne	r0, #1
 8006b12:	b002      	add	sp, #8
 8006b14:	4770      	bx	lr
 8006b16:	4610      	mov	r0, r2
 8006b18:	e7fb      	b.n	8006b12 <__ascii_mbtowc+0x16>
 8006b1a:	f06f 0001 	mvn.w	r0, #1
 8006b1e:	e7f8      	b.n	8006b12 <__ascii_mbtowc+0x16>

08006b20 <_realloc_r>:
 8006b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b24:	4680      	mov	r8, r0
 8006b26:	4614      	mov	r4, r2
 8006b28:	460e      	mov	r6, r1
 8006b2a:	b921      	cbnz	r1, 8006b36 <_realloc_r+0x16>
 8006b2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b30:	4611      	mov	r1, r2
 8006b32:	f7ff b969 	b.w	8005e08 <_malloc_r>
 8006b36:	b92a      	cbnz	r2, 8006b44 <_realloc_r+0x24>
 8006b38:	f7ff f8f2 	bl	8005d20 <_free_r>
 8006b3c:	4625      	mov	r5, r4
 8006b3e:	4628      	mov	r0, r5
 8006b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b44:	f000 f841 	bl	8006bca <_malloc_usable_size_r>
 8006b48:	4284      	cmp	r4, r0
 8006b4a:	4607      	mov	r7, r0
 8006b4c:	d802      	bhi.n	8006b54 <_realloc_r+0x34>
 8006b4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b52:	d812      	bhi.n	8006b7a <_realloc_r+0x5a>
 8006b54:	4621      	mov	r1, r4
 8006b56:	4640      	mov	r0, r8
 8006b58:	f7ff f956 	bl	8005e08 <_malloc_r>
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d0ed      	beq.n	8006b3e <_realloc_r+0x1e>
 8006b62:	42bc      	cmp	r4, r7
 8006b64:	4622      	mov	r2, r4
 8006b66:	4631      	mov	r1, r6
 8006b68:	bf28      	it	cs
 8006b6a:	463a      	movcs	r2, r7
 8006b6c:	f7ff ff84 	bl	8006a78 <memcpy>
 8006b70:	4631      	mov	r1, r6
 8006b72:	4640      	mov	r0, r8
 8006b74:	f7ff f8d4 	bl	8005d20 <_free_r>
 8006b78:	e7e1      	b.n	8006b3e <_realloc_r+0x1e>
 8006b7a:	4635      	mov	r5, r6
 8006b7c:	e7df      	b.n	8006b3e <_realloc_r+0x1e>

08006b7e <__ascii_wctomb>:
 8006b7e:	b149      	cbz	r1, 8006b94 <__ascii_wctomb+0x16>
 8006b80:	2aff      	cmp	r2, #255	; 0xff
 8006b82:	bf85      	ittet	hi
 8006b84:	238a      	movhi	r3, #138	; 0x8a
 8006b86:	6003      	strhi	r3, [r0, #0]
 8006b88:	700a      	strbls	r2, [r1, #0]
 8006b8a:	f04f 30ff 	movhi.w	r0, #4294967295
 8006b8e:	bf98      	it	ls
 8006b90:	2001      	movls	r0, #1
 8006b92:	4770      	bx	lr
 8006b94:	4608      	mov	r0, r1
 8006b96:	4770      	bx	lr

08006b98 <fiprintf>:
 8006b98:	b40e      	push	{r1, r2, r3}
 8006b9a:	b503      	push	{r0, r1, lr}
 8006b9c:	4601      	mov	r1, r0
 8006b9e:	ab03      	add	r3, sp, #12
 8006ba0:	4805      	ldr	r0, [pc, #20]	; (8006bb8 <fiprintf+0x20>)
 8006ba2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ba6:	6800      	ldr	r0, [r0, #0]
 8006ba8:	9301      	str	r3, [sp, #4]
 8006baa:	f000 f83f 	bl	8006c2c <_vfiprintf_r>
 8006bae:	b002      	add	sp, #8
 8006bb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bb4:	b003      	add	sp, #12
 8006bb6:	4770      	bx	lr
 8006bb8:	20000064 	.word	0x20000064

08006bbc <abort>:
 8006bbc:	b508      	push	{r3, lr}
 8006bbe:	2006      	movs	r0, #6
 8006bc0:	f000 fa0c 	bl	8006fdc <raise>
 8006bc4:	2001      	movs	r0, #1
 8006bc6:	f7fa f9cd 	bl	8000f64 <_exit>

08006bca <_malloc_usable_size_r>:
 8006bca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bce:	1f18      	subs	r0, r3, #4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	bfbc      	itt	lt
 8006bd4:	580b      	ldrlt	r3, [r1, r0]
 8006bd6:	18c0      	addlt	r0, r0, r3
 8006bd8:	4770      	bx	lr

08006bda <__sfputc_r>:
 8006bda:	6893      	ldr	r3, [r2, #8]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	b410      	push	{r4}
 8006be2:	6093      	str	r3, [r2, #8]
 8006be4:	da08      	bge.n	8006bf8 <__sfputc_r+0x1e>
 8006be6:	6994      	ldr	r4, [r2, #24]
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	db01      	blt.n	8006bf0 <__sfputc_r+0x16>
 8006bec:	290a      	cmp	r1, #10
 8006bee:	d103      	bne.n	8006bf8 <__sfputc_r+0x1e>
 8006bf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bf4:	f000 b934 	b.w	8006e60 <__swbuf_r>
 8006bf8:	6813      	ldr	r3, [r2, #0]
 8006bfa:	1c58      	adds	r0, r3, #1
 8006bfc:	6010      	str	r0, [r2, #0]
 8006bfe:	7019      	strb	r1, [r3, #0]
 8006c00:	4608      	mov	r0, r1
 8006c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <__sfputs_r>:
 8006c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0a:	4606      	mov	r6, r0
 8006c0c:	460f      	mov	r7, r1
 8006c0e:	4614      	mov	r4, r2
 8006c10:	18d5      	adds	r5, r2, r3
 8006c12:	42ac      	cmp	r4, r5
 8006c14:	d101      	bne.n	8006c1a <__sfputs_r+0x12>
 8006c16:	2000      	movs	r0, #0
 8006c18:	e007      	b.n	8006c2a <__sfputs_r+0x22>
 8006c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c1e:	463a      	mov	r2, r7
 8006c20:	4630      	mov	r0, r6
 8006c22:	f7ff ffda 	bl	8006bda <__sfputc_r>
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	d1f3      	bne.n	8006c12 <__sfputs_r+0xa>
 8006c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006c2c <_vfiprintf_r>:
 8006c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c30:	460d      	mov	r5, r1
 8006c32:	b09d      	sub	sp, #116	; 0x74
 8006c34:	4614      	mov	r4, r2
 8006c36:	4698      	mov	r8, r3
 8006c38:	4606      	mov	r6, r0
 8006c3a:	b118      	cbz	r0, 8006c44 <_vfiprintf_r+0x18>
 8006c3c:	6a03      	ldr	r3, [r0, #32]
 8006c3e:	b90b      	cbnz	r3, 8006c44 <_vfiprintf_r+0x18>
 8006c40:	f7fe f952 	bl	8004ee8 <__sinit>
 8006c44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c46:	07d9      	lsls	r1, r3, #31
 8006c48:	d405      	bmi.n	8006c56 <_vfiprintf_r+0x2a>
 8006c4a:	89ab      	ldrh	r3, [r5, #12]
 8006c4c:	059a      	lsls	r2, r3, #22
 8006c4e:	d402      	bmi.n	8006c56 <_vfiprintf_r+0x2a>
 8006c50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c52:	f7fe fa6d 	bl	8005130 <__retarget_lock_acquire_recursive>
 8006c56:	89ab      	ldrh	r3, [r5, #12]
 8006c58:	071b      	lsls	r3, r3, #28
 8006c5a:	d501      	bpl.n	8006c60 <_vfiprintf_r+0x34>
 8006c5c:	692b      	ldr	r3, [r5, #16]
 8006c5e:	b99b      	cbnz	r3, 8006c88 <_vfiprintf_r+0x5c>
 8006c60:	4629      	mov	r1, r5
 8006c62:	4630      	mov	r0, r6
 8006c64:	f000 f93a 	bl	8006edc <__swsetup_r>
 8006c68:	b170      	cbz	r0, 8006c88 <_vfiprintf_r+0x5c>
 8006c6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c6c:	07dc      	lsls	r4, r3, #31
 8006c6e:	d504      	bpl.n	8006c7a <_vfiprintf_r+0x4e>
 8006c70:	f04f 30ff 	mov.w	r0, #4294967295
 8006c74:	b01d      	add	sp, #116	; 0x74
 8006c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c7a:	89ab      	ldrh	r3, [r5, #12]
 8006c7c:	0598      	lsls	r0, r3, #22
 8006c7e:	d4f7      	bmi.n	8006c70 <_vfiprintf_r+0x44>
 8006c80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c82:	f7fe fa56 	bl	8005132 <__retarget_lock_release_recursive>
 8006c86:	e7f3      	b.n	8006c70 <_vfiprintf_r+0x44>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c8c:	2320      	movs	r3, #32
 8006c8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c92:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c96:	2330      	movs	r3, #48	; 0x30
 8006c98:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006e4c <_vfiprintf_r+0x220>
 8006c9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ca0:	f04f 0901 	mov.w	r9, #1
 8006ca4:	4623      	mov	r3, r4
 8006ca6:	469a      	mov	sl, r3
 8006ca8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cac:	b10a      	cbz	r2, 8006cb2 <_vfiprintf_r+0x86>
 8006cae:	2a25      	cmp	r2, #37	; 0x25
 8006cb0:	d1f9      	bne.n	8006ca6 <_vfiprintf_r+0x7a>
 8006cb2:	ebba 0b04 	subs.w	fp, sl, r4
 8006cb6:	d00b      	beq.n	8006cd0 <_vfiprintf_r+0xa4>
 8006cb8:	465b      	mov	r3, fp
 8006cba:	4622      	mov	r2, r4
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	f7ff ffa2 	bl	8006c08 <__sfputs_r>
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	f000 80a9 	beq.w	8006e1c <_vfiprintf_r+0x1f0>
 8006cca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ccc:	445a      	add	r2, fp
 8006cce:	9209      	str	r2, [sp, #36]	; 0x24
 8006cd0:	f89a 3000 	ldrb.w	r3, [sl]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f000 80a1 	beq.w	8006e1c <_vfiprintf_r+0x1f0>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ce4:	f10a 0a01 	add.w	sl, sl, #1
 8006ce8:	9304      	str	r3, [sp, #16]
 8006cea:	9307      	str	r3, [sp, #28]
 8006cec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006cf0:	931a      	str	r3, [sp, #104]	; 0x68
 8006cf2:	4654      	mov	r4, sl
 8006cf4:	2205      	movs	r2, #5
 8006cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfa:	4854      	ldr	r0, [pc, #336]	; (8006e4c <_vfiprintf_r+0x220>)
 8006cfc:	f7f9 faa0 	bl	8000240 <memchr>
 8006d00:	9a04      	ldr	r2, [sp, #16]
 8006d02:	b9d8      	cbnz	r0, 8006d3c <_vfiprintf_r+0x110>
 8006d04:	06d1      	lsls	r1, r2, #27
 8006d06:	bf44      	itt	mi
 8006d08:	2320      	movmi	r3, #32
 8006d0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d0e:	0713      	lsls	r3, r2, #28
 8006d10:	bf44      	itt	mi
 8006d12:	232b      	movmi	r3, #43	; 0x2b
 8006d14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d18:	f89a 3000 	ldrb.w	r3, [sl]
 8006d1c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d1e:	d015      	beq.n	8006d4c <_vfiprintf_r+0x120>
 8006d20:	9a07      	ldr	r2, [sp, #28]
 8006d22:	4654      	mov	r4, sl
 8006d24:	2000      	movs	r0, #0
 8006d26:	f04f 0c0a 	mov.w	ip, #10
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d30:	3b30      	subs	r3, #48	; 0x30
 8006d32:	2b09      	cmp	r3, #9
 8006d34:	d94d      	bls.n	8006dd2 <_vfiprintf_r+0x1a6>
 8006d36:	b1b0      	cbz	r0, 8006d66 <_vfiprintf_r+0x13a>
 8006d38:	9207      	str	r2, [sp, #28]
 8006d3a:	e014      	b.n	8006d66 <_vfiprintf_r+0x13a>
 8006d3c:	eba0 0308 	sub.w	r3, r0, r8
 8006d40:	fa09 f303 	lsl.w	r3, r9, r3
 8006d44:	4313      	orrs	r3, r2
 8006d46:	9304      	str	r3, [sp, #16]
 8006d48:	46a2      	mov	sl, r4
 8006d4a:	e7d2      	b.n	8006cf2 <_vfiprintf_r+0xc6>
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	1d19      	adds	r1, r3, #4
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	9103      	str	r1, [sp, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	bfbb      	ittet	lt
 8006d58:	425b      	neglt	r3, r3
 8006d5a:	f042 0202 	orrlt.w	r2, r2, #2
 8006d5e:	9307      	strge	r3, [sp, #28]
 8006d60:	9307      	strlt	r3, [sp, #28]
 8006d62:	bfb8      	it	lt
 8006d64:	9204      	strlt	r2, [sp, #16]
 8006d66:	7823      	ldrb	r3, [r4, #0]
 8006d68:	2b2e      	cmp	r3, #46	; 0x2e
 8006d6a:	d10c      	bne.n	8006d86 <_vfiprintf_r+0x15a>
 8006d6c:	7863      	ldrb	r3, [r4, #1]
 8006d6e:	2b2a      	cmp	r3, #42	; 0x2a
 8006d70:	d134      	bne.n	8006ddc <_vfiprintf_r+0x1b0>
 8006d72:	9b03      	ldr	r3, [sp, #12]
 8006d74:	1d1a      	adds	r2, r3, #4
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	9203      	str	r2, [sp, #12]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	bfb8      	it	lt
 8006d7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d82:	3402      	adds	r4, #2
 8006d84:	9305      	str	r3, [sp, #20]
 8006d86:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006e5c <_vfiprintf_r+0x230>
 8006d8a:	7821      	ldrb	r1, [r4, #0]
 8006d8c:	2203      	movs	r2, #3
 8006d8e:	4650      	mov	r0, sl
 8006d90:	f7f9 fa56 	bl	8000240 <memchr>
 8006d94:	b138      	cbz	r0, 8006da6 <_vfiprintf_r+0x17a>
 8006d96:	9b04      	ldr	r3, [sp, #16]
 8006d98:	eba0 000a 	sub.w	r0, r0, sl
 8006d9c:	2240      	movs	r2, #64	; 0x40
 8006d9e:	4082      	lsls	r2, r0
 8006da0:	4313      	orrs	r3, r2
 8006da2:	3401      	adds	r4, #1
 8006da4:	9304      	str	r3, [sp, #16]
 8006da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006daa:	4829      	ldr	r0, [pc, #164]	; (8006e50 <_vfiprintf_r+0x224>)
 8006dac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006db0:	2206      	movs	r2, #6
 8006db2:	f7f9 fa45 	bl	8000240 <memchr>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d03f      	beq.n	8006e3a <_vfiprintf_r+0x20e>
 8006dba:	4b26      	ldr	r3, [pc, #152]	; (8006e54 <_vfiprintf_r+0x228>)
 8006dbc:	bb1b      	cbnz	r3, 8006e06 <_vfiprintf_r+0x1da>
 8006dbe:	9b03      	ldr	r3, [sp, #12]
 8006dc0:	3307      	adds	r3, #7
 8006dc2:	f023 0307 	bic.w	r3, r3, #7
 8006dc6:	3308      	adds	r3, #8
 8006dc8:	9303      	str	r3, [sp, #12]
 8006dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dcc:	443b      	add	r3, r7
 8006dce:	9309      	str	r3, [sp, #36]	; 0x24
 8006dd0:	e768      	b.n	8006ca4 <_vfiprintf_r+0x78>
 8006dd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dd6:	460c      	mov	r4, r1
 8006dd8:	2001      	movs	r0, #1
 8006dda:	e7a6      	b.n	8006d2a <_vfiprintf_r+0xfe>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	3401      	adds	r4, #1
 8006de0:	9305      	str	r3, [sp, #20]
 8006de2:	4619      	mov	r1, r3
 8006de4:	f04f 0c0a 	mov.w	ip, #10
 8006de8:	4620      	mov	r0, r4
 8006dea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dee:	3a30      	subs	r2, #48	; 0x30
 8006df0:	2a09      	cmp	r2, #9
 8006df2:	d903      	bls.n	8006dfc <_vfiprintf_r+0x1d0>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d0c6      	beq.n	8006d86 <_vfiprintf_r+0x15a>
 8006df8:	9105      	str	r1, [sp, #20]
 8006dfa:	e7c4      	b.n	8006d86 <_vfiprintf_r+0x15a>
 8006dfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e00:	4604      	mov	r4, r0
 8006e02:	2301      	movs	r3, #1
 8006e04:	e7f0      	b.n	8006de8 <_vfiprintf_r+0x1bc>
 8006e06:	ab03      	add	r3, sp, #12
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	462a      	mov	r2, r5
 8006e0c:	4b12      	ldr	r3, [pc, #72]	; (8006e58 <_vfiprintf_r+0x22c>)
 8006e0e:	a904      	add	r1, sp, #16
 8006e10:	4630      	mov	r0, r6
 8006e12:	f7fd fc45 	bl	80046a0 <_printf_float>
 8006e16:	4607      	mov	r7, r0
 8006e18:	1c78      	adds	r0, r7, #1
 8006e1a:	d1d6      	bne.n	8006dca <_vfiprintf_r+0x19e>
 8006e1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e1e:	07d9      	lsls	r1, r3, #31
 8006e20:	d405      	bmi.n	8006e2e <_vfiprintf_r+0x202>
 8006e22:	89ab      	ldrh	r3, [r5, #12]
 8006e24:	059a      	lsls	r2, r3, #22
 8006e26:	d402      	bmi.n	8006e2e <_vfiprintf_r+0x202>
 8006e28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e2a:	f7fe f982 	bl	8005132 <__retarget_lock_release_recursive>
 8006e2e:	89ab      	ldrh	r3, [r5, #12]
 8006e30:	065b      	lsls	r3, r3, #25
 8006e32:	f53f af1d 	bmi.w	8006c70 <_vfiprintf_r+0x44>
 8006e36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e38:	e71c      	b.n	8006c74 <_vfiprintf_r+0x48>
 8006e3a:	ab03      	add	r3, sp, #12
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	462a      	mov	r2, r5
 8006e40:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <_vfiprintf_r+0x22c>)
 8006e42:	a904      	add	r1, sp, #16
 8006e44:	4630      	mov	r0, r6
 8006e46:	f7fd feb3 	bl	8004bb0 <_printf_i>
 8006e4a:	e7e4      	b.n	8006e16 <_vfiprintf_r+0x1ea>
 8006e4c:	080073dc 	.word	0x080073dc
 8006e50:	080073e6 	.word	0x080073e6
 8006e54:	080046a1 	.word	0x080046a1
 8006e58:	08006c09 	.word	0x08006c09
 8006e5c:	080073e2 	.word	0x080073e2

08006e60 <__swbuf_r>:
 8006e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e62:	460e      	mov	r6, r1
 8006e64:	4614      	mov	r4, r2
 8006e66:	4605      	mov	r5, r0
 8006e68:	b118      	cbz	r0, 8006e72 <__swbuf_r+0x12>
 8006e6a:	6a03      	ldr	r3, [r0, #32]
 8006e6c:	b90b      	cbnz	r3, 8006e72 <__swbuf_r+0x12>
 8006e6e:	f7fe f83b 	bl	8004ee8 <__sinit>
 8006e72:	69a3      	ldr	r3, [r4, #24]
 8006e74:	60a3      	str	r3, [r4, #8]
 8006e76:	89a3      	ldrh	r3, [r4, #12]
 8006e78:	071a      	lsls	r2, r3, #28
 8006e7a:	d525      	bpl.n	8006ec8 <__swbuf_r+0x68>
 8006e7c:	6923      	ldr	r3, [r4, #16]
 8006e7e:	b31b      	cbz	r3, 8006ec8 <__swbuf_r+0x68>
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	6922      	ldr	r2, [r4, #16]
 8006e84:	1a98      	subs	r0, r3, r2
 8006e86:	6963      	ldr	r3, [r4, #20]
 8006e88:	b2f6      	uxtb	r6, r6
 8006e8a:	4283      	cmp	r3, r0
 8006e8c:	4637      	mov	r7, r6
 8006e8e:	dc04      	bgt.n	8006e9a <__swbuf_r+0x3a>
 8006e90:	4621      	mov	r1, r4
 8006e92:	4628      	mov	r0, r5
 8006e94:	f7ff fd9e 	bl	80069d4 <_fflush_r>
 8006e98:	b9e0      	cbnz	r0, 8006ed4 <__swbuf_r+0x74>
 8006e9a:	68a3      	ldr	r3, [r4, #8]
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	60a3      	str	r3, [r4, #8]
 8006ea0:	6823      	ldr	r3, [r4, #0]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	6022      	str	r2, [r4, #0]
 8006ea6:	701e      	strb	r6, [r3, #0]
 8006ea8:	6962      	ldr	r2, [r4, #20]
 8006eaa:	1c43      	adds	r3, r0, #1
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d004      	beq.n	8006eba <__swbuf_r+0x5a>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	07db      	lsls	r3, r3, #31
 8006eb4:	d506      	bpl.n	8006ec4 <__swbuf_r+0x64>
 8006eb6:	2e0a      	cmp	r6, #10
 8006eb8:	d104      	bne.n	8006ec4 <__swbuf_r+0x64>
 8006eba:	4621      	mov	r1, r4
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	f7ff fd89 	bl	80069d4 <_fflush_r>
 8006ec2:	b938      	cbnz	r0, 8006ed4 <__swbuf_r+0x74>
 8006ec4:	4638      	mov	r0, r7
 8006ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ec8:	4621      	mov	r1, r4
 8006eca:	4628      	mov	r0, r5
 8006ecc:	f000 f806 	bl	8006edc <__swsetup_r>
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	d0d5      	beq.n	8006e80 <__swbuf_r+0x20>
 8006ed4:	f04f 37ff 	mov.w	r7, #4294967295
 8006ed8:	e7f4      	b.n	8006ec4 <__swbuf_r+0x64>
	...

08006edc <__swsetup_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	4b2a      	ldr	r3, [pc, #168]	; (8006f88 <__swsetup_r+0xac>)
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	6818      	ldr	r0, [r3, #0]
 8006ee4:	460c      	mov	r4, r1
 8006ee6:	b118      	cbz	r0, 8006ef0 <__swsetup_r+0x14>
 8006ee8:	6a03      	ldr	r3, [r0, #32]
 8006eea:	b90b      	cbnz	r3, 8006ef0 <__swsetup_r+0x14>
 8006eec:	f7fd fffc 	bl	8004ee8 <__sinit>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ef6:	0718      	lsls	r0, r3, #28
 8006ef8:	d422      	bmi.n	8006f40 <__swsetup_r+0x64>
 8006efa:	06d9      	lsls	r1, r3, #27
 8006efc:	d407      	bmi.n	8006f0e <__swsetup_r+0x32>
 8006efe:	2309      	movs	r3, #9
 8006f00:	602b      	str	r3, [r5, #0]
 8006f02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f06:	81a3      	strh	r3, [r4, #12]
 8006f08:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0c:	e034      	b.n	8006f78 <__swsetup_r+0x9c>
 8006f0e:	0758      	lsls	r0, r3, #29
 8006f10:	d512      	bpl.n	8006f38 <__swsetup_r+0x5c>
 8006f12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f14:	b141      	cbz	r1, 8006f28 <__swsetup_r+0x4c>
 8006f16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f1a:	4299      	cmp	r1, r3
 8006f1c:	d002      	beq.n	8006f24 <__swsetup_r+0x48>
 8006f1e:	4628      	mov	r0, r5
 8006f20:	f7fe fefe 	bl	8005d20 <_free_r>
 8006f24:	2300      	movs	r3, #0
 8006f26:	6363      	str	r3, [r4, #52]	; 0x34
 8006f28:	89a3      	ldrh	r3, [r4, #12]
 8006f2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f2e:	81a3      	strh	r3, [r4, #12]
 8006f30:	2300      	movs	r3, #0
 8006f32:	6063      	str	r3, [r4, #4]
 8006f34:	6923      	ldr	r3, [r4, #16]
 8006f36:	6023      	str	r3, [r4, #0]
 8006f38:	89a3      	ldrh	r3, [r4, #12]
 8006f3a:	f043 0308 	orr.w	r3, r3, #8
 8006f3e:	81a3      	strh	r3, [r4, #12]
 8006f40:	6923      	ldr	r3, [r4, #16]
 8006f42:	b94b      	cbnz	r3, 8006f58 <__swsetup_r+0x7c>
 8006f44:	89a3      	ldrh	r3, [r4, #12]
 8006f46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f4e:	d003      	beq.n	8006f58 <__swsetup_r+0x7c>
 8006f50:	4621      	mov	r1, r4
 8006f52:	4628      	mov	r0, r5
 8006f54:	f000 f884 	bl	8007060 <__smakebuf_r>
 8006f58:	89a0      	ldrh	r0, [r4, #12]
 8006f5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f5e:	f010 0301 	ands.w	r3, r0, #1
 8006f62:	d00a      	beq.n	8006f7a <__swsetup_r+0x9e>
 8006f64:	2300      	movs	r3, #0
 8006f66:	60a3      	str	r3, [r4, #8]
 8006f68:	6963      	ldr	r3, [r4, #20]
 8006f6a:	425b      	negs	r3, r3
 8006f6c:	61a3      	str	r3, [r4, #24]
 8006f6e:	6923      	ldr	r3, [r4, #16]
 8006f70:	b943      	cbnz	r3, 8006f84 <__swsetup_r+0xa8>
 8006f72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f76:	d1c4      	bne.n	8006f02 <__swsetup_r+0x26>
 8006f78:	bd38      	pop	{r3, r4, r5, pc}
 8006f7a:	0781      	lsls	r1, r0, #30
 8006f7c:	bf58      	it	pl
 8006f7e:	6963      	ldrpl	r3, [r4, #20]
 8006f80:	60a3      	str	r3, [r4, #8]
 8006f82:	e7f4      	b.n	8006f6e <__swsetup_r+0x92>
 8006f84:	2000      	movs	r0, #0
 8006f86:	e7f7      	b.n	8006f78 <__swsetup_r+0x9c>
 8006f88:	20000064 	.word	0x20000064

08006f8c <_raise_r>:
 8006f8c:	291f      	cmp	r1, #31
 8006f8e:	b538      	push	{r3, r4, r5, lr}
 8006f90:	4604      	mov	r4, r0
 8006f92:	460d      	mov	r5, r1
 8006f94:	d904      	bls.n	8006fa0 <_raise_r+0x14>
 8006f96:	2316      	movs	r3, #22
 8006f98:	6003      	str	r3, [r0, #0]
 8006f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006fa2:	b112      	cbz	r2, 8006faa <_raise_r+0x1e>
 8006fa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006fa8:	b94b      	cbnz	r3, 8006fbe <_raise_r+0x32>
 8006faa:	4620      	mov	r0, r4
 8006fac:	f000 f830 	bl	8007010 <_getpid_r>
 8006fb0:	462a      	mov	r2, r5
 8006fb2:	4601      	mov	r1, r0
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fba:	f000 b817 	b.w	8006fec <_kill_r>
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d00a      	beq.n	8006fd8 <_raise_r+0x4c>
 8006fc2:	1c59      	adds	r1, r3, #1
 8006fc4:	d103      	bne.n	8006fce <_raise_r+0x42>
 8006fc6:	2316      	movs	r3, #22
 8006fc8:	6003      	str	r3, [r0, #0]
 8006fca:	2001      	movs	r0, #1
 8006fcc:	e7e7      	b.n	8006f9e <_raise_r+0x12>
 8006fce:	2400      	movs	r4, #0
 8006fd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	4798      	blx	r3
 8006fd8:	2000      	movs	r0, #0
 8006fda:	e7e0      	b.n	8006f9e <_raise_r+0x12>

08006fdc <raise>:
 8006fdc:	4b02      	ldr	r3, [pc, #8]	; (8006fe8 <raise+0xc>)
 8006fde:	4601      	mov	r1, r0
 8006fe0:	6818      	ldr	r0, [r3, #0]
 8006fe2:	f7ff bfd3 	b.w	8006f8c <_raise_r>
 8006fe6:	bf00      	nop
 8006fe8:	20000064 	.word	0x20000064

08006fec <_kill_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	; (800700c <_kill_r+0x20>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	f7f9 ffa3 	bl	8000f44 <_kill>
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d102      	bne.n	8007008 <_kill_r+0x1c>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b103      	cbz	r3, 8007008 <_kill_r+0x1c>
 8007006:	6023      	str	r3, [r4, #0]
 8007008:	bd38      	pop	{r3, r4, r5, pc}
 800700a:	bf00      	nop
 800700c:	20000484 	.word	0x20000484

08007010 <_getpid_r>:
 8007010:	f7f9 bf90 	b.w	8000f34 <_getpid>

08007014 <__swhatbuf_r>:
 8007014:	b570      	push	{r4, r5, r6, lr}
 8007016:	460c      	mov	r4, r1
 8007018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800701c:	2900      	cmp	r1, #0
 800701e:	b096      	sub	sp, #88	; 0x58
 8007020:	4615      	mov	r5, r2
 8007022:	461e      	mov	r6, r3
 8007024:	da0d      	bge.n	8007042 <__swhatbuf_r+0x2e>
 8007026:	89a3      	ldrh	r3, [r4, #12]
 8007028:	f013 0f80 	tst.w	r3, #128	; 0x80
 800702c:	f04f 0100 	mov.w	r1, #0
 8007030:	bf0c      	ite	eq
 8007032:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007036:	2340      	movne	r3, #64	; 0x40
 8007038:	2000      	movs	r0, #0
 800703a:	6031      	str	r1, [r6, #0]
 800703c:	602b      	str	r3, [r5, #0]
 800703e:	b016      	add	sp, #88	; 0x58
 8007040:	bd70      	pop	{r4, r5, r6, pc}
 8007042:	466a      	mov	r2, sp
 8007044:	f000 f848 	bl	80070d8 <_fstat_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	dbec      	blt.n	8007026 <__swhatbuf_r+0x12>
 800704c:	9901      	ldr	r1, [sp, #4]
 800704e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007052:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007056:	4259      	negs	r1, r3
 8007058:	4159      	adcs	r1, r3
 800705a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800705e:	e7eb      	b.n	8007038 <__swhatbuf_r+0x24>

08007060 <__smakebuf_r>:
 8007060:	898b      	ldrh	r3, [r1, #12]
 8007062:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007064:	079d      	lsls	r5, r3, #30
 8007066:	4606      	mov	r6, r0
 8007068:	460c      	mov	r4, r1
 800706a:	d507      	bpl.n	800707c <__smakebuf_r+0x1c>
 800706c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	6123      	str	r3, [r4, #16]
 8007074:	2301      	movs	r3, #1
 8007076:	6163      	str	r3, [r4, #20]
 8007078:	b002      	add	sp, #8
 800707a:	bd70      	pop	{r4, r5, r6, pc}
 800707c:	ab01      	add	r3, sp, #4
 800707e:	466a      	mov	r2, sp
 8007080:	f7ff ffc8 	bl	8007014 <__swhatbuf_r>
 8007084:	9900      	ldr	r1, [sp, #0]
 8007086:	4605      	mov	r5, r0
 8007088:	4630      	mov	r0, r6
 800708a:	f7fe febd 	bl	8005e08 <_malloc_r>
 800708e:	b948      	cbnz	r0, 80070a4 <__smakebuf_r+0x44>
 8007090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007094:	059a      	lsls	r2, r3, #22
 8007096:	d4ef      	bmi.n	8007078 <__smakebuf_r+0x18>
 8007098:	f023 0303 	bic.w	r3, r3, #3
 800709c:	f043 0302 	orr.w	r3, r3, #2
 80070a0:	81a3      	strh	r3, [r4, #12]
 80070a2:	e7e3      	b.n	800706c <__smakebuf_r+0xc>
 80070a4:	89a3      	ldrh	r3, [r4, #12]
 80070a6:	6020      	str	r0, [r4, #0]
 80070a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070ac:	81a3      	strh	r3, [r4, #12]
 80070ae:	9b00      	ldr	r3, [sp, #0]
 80070b0:	6163      	str	r3, [r4, #20]
 80070b2:	9b01      	ldr	r3, [sp, #4]
 80070b4:	6120      	str	r0, [r4, #16]
 80070b6:	b15b      	cbz	r3, 80070d0 <__smakebuf_r+0x70>
 80070b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070bc:	4630      	mov	r0, r6
 80070be:	f000 f81d 	bl	80070fc <_isatty_r>
 80070c2:	b128      	cbz	r0, 80070d0 <__smakebuf_r+0x70>
 80070c4:	89a3      	ldrh	r3, [r4, #12]
 80070c6:	f023 0303 	bic.w	r3, r3, #3
 80070ca:	f043 0301 	orr.w	r3, r3, #1
 80070ce:	81a3      	strh	r3, [r4, #12]
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	431d      	orrs	r5, r3
 80070d4:	81a5      	strh	r5, [r4, #12]
 80070d6:	e7cf      	b.n	8007078 <__smakebuf_r+0x18>

080070d8 <_fstat_r>:
 80070d8:	b538      	push	{r3, r4, r5, lr}
 80070da:	4d07      	ldr	r5, [pc, #28]	; (80070f8 <_fstat_r+0x20>)
 80070dc:	2300      	movs	r3, #0
 80070de:	4604      	mov	r4, r0
 80070e0:	4608      	mov	r0, r1
 80070e2:	4611      	mov	r1, r2
 80070e4:	602b      	str	r3, [r5, #0]
 80070e6:	f7f9 ff8c 	bl	8001002 <_fstat>
 80070ea:	1c43      	adds	r3, r0, #1
 80070ec:	d102      	bne.n	80070f4 <_fstat_r+0x1c>
 80070ee:	682b      	ldr	r3, [r5, #0]
 80070f0:	b103      	cbz	r3, 80070f4 <_fstat_r+0x1c>
 80070f2:	6023      	str	r3, [r4, #0]
 80070f4:	bd38      	pop	{r3, r4, r5, pc}
 80070f6:	bf00      	nop
 80070f8:	20000484 	.word	0x20000484

080070fc <_isatty_r>:
 80070fc:	b538      	push	{r3, r4, r5, lr}
 80070fe:	4d06      	ldr	r5, [pc, #24]	; (8007118 <_isatty_r+0x1c>)
 8007100:	2300      	movs	r3, #0
 8007102:	4604      	mov	r4, r0
 8007104:	4608      	mov	r0, r1
 8007106:	602b      	str	r3, [r5, #0]
 8007108:	f7f9 ff8b 	bl	8001022 <_isatty>
 800710c:	1c43      	adds	r3, r0, #1
 800710e:	d102      	bne.n	8007116 <_isatty_r+0x1a>
 8007110:	682b      	ldr	r3, [r5, #0]
 8007112:	b103      	cbz	r3, 8007116 <_isatty_r+0x1a>
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	bd38      	pop	{r3, r4, r5, pc}
 8007118:	20000484 	.word	0x20000484

0800711c <_init>:
 800711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800711e:	bf00      	nop
 8007120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007122:	bc08      	pop	{r3}
 8007124:	469e      	mov	lr, r3
 8007126:	4770      	bx	lr

08007128 <_fini>:
 8007128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800712a:	bf00      	nop
 800712c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800712e:	bc08      	pop	{r3}
 8007130:	469e      	mov	lr, r3
 8007132:	4770      	bx	lr
