Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Feb 28 20:31:17 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.321
  Slack (ns):              2.586
  Arrival (ns):            9.781
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.325
  Slack (ns):              2.607
  Arrival (ns):            9.516
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.266
  Slack (ns):              2.640
  Arrival (ns):            9.726
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[7]:D
  Delay (ns):              3.262
  Slack (ns):              2.645
  Arrival (ns):            9.722
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[9]:D
  Delay (ns):              3.249
  Slack (ns):              2.658
  Arrival (ns):            9.709
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.256
  Slack (ns):              2.667
  Arrival (ns):            9.456
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.193
  Slack (ns):              2.669
  Arrival (ns):            9.417
  Required (ns):          12.086
  Operating Conditions: slow_lv_ht

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.192
  Slack (ns):              2.670
  Arrival (ns):            9.416
  Required (ns):          12.086
  Operating Conditions: slow_lv_ht

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.237
  Slack (ns):              2.670
  Arrival (ns):            9.697
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.253
  Slack (ns):              2.670
  Arrival (ns):            9.444
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.234
  Slack (ns):              2.673
  Arrival (ns):            9.694
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.238
  Slack (ns):              2.685
  Arrival (ns):            9.438
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[4]:D
  Delay (ns):              3.213
  Slack (ns):              2.686
  Arrival (ns):            9.673
  Required (ns):          12.359
  Operating Conditions: slow_lv_ht

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[5]:D
  Delay (ns):              3.214
  Slack (ns):              2.693
  Arrival (ns):            9.674
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[10]:D
  Delay (ns):              3.205
  Slack (ns):              2.700
  Arrival (ns):            9.665
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.222
  Slack (ns):              2.702
  Arrival (ns):            9.421
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.214
  Slack (ns):              2.710
  Arrival (ns):            9.413
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.214
  Slack (ns):              2.711
  Arrival (ns):            9.412
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.223
  Slack (ns):              2.712
  Arrival (ns):            9.411
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[6]:D
  Delay (ns):              3.192
  Slack (ns):              2.715
  Arrival (ns):            9.652
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.218
  Slack (ns):              2.715
  Arrival (ns):            9.408
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.206
  Slack (ns):              2.718
  Arrival (ns):            9.405
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.204
  Slack (ns):              2.720
  Arrival (ns):            9.403
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:EN
  Delay (ns):              3.065
  Slack (ns):              2.722
  Arrival (ns):            9.556
  Required (ns):          12.278
  Operating Conditions: slow_lv_ht

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.182
  Slack (ns):              2.724
  Arrival (ns):            9.642
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.196
  Slack (ns):              2.726
  Arrival (ns):            9.397
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.161
  Slack (ns):              2.727
  Arrival (ns):            9.640
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.179
  Slack (ns):              2.727
  Arrival (ns):            9.639
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[7]:D
  Delay (ns):              3.179
  Slack (ns):              2.728
  Arrival (ns):            9.639
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.184
  Slack (ns):              2.730
  Arrival (ns):            9.384
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.191
  Slack (ns):              2.732
  Arrival (ns):            9.391
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[7]:D
  Delay (ns):              3.175
  Slack (ns):              2.732
  Arrival (ns):            9.635
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.197
  Slack (ns):              2.733
  Arrival (ns):            9.388
  Required (ns):          12.121
  Operating Conditions: slow_lv_ht

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.202
  Slack (ns):              2.733
  Arrival (ns):            9.390
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.190
  Slack (ns):              2.734
  Arrival (ns):            9.389
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.194
  Slack (ns):              2.738
  Arrival (ns):            9.385
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.186
  Slack (ns):              2.738
  Arrival (ns):            9.385
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.185
  Slack (ns):              2.740
  Arrival (ns):            9.383
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.240
  Slack (ns):              2.740
  Arrival (ns):            9.701
  Required (ns):          12.441
  Operating Conditions: slow_lv_ht

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.183
  Slack (ns):              2.740
  Arrival (ns):            9.383
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[2]:D
  Delay (ns):              3.158
  Slack (ns):              2.741
  Arrival (ns):            9.618
  Required (ns):          12.359
  Operating Conditions: slow_lv_ht

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[9]:D
  Delay (ns):              3.165
  Slack (ns):              2.742
  Arrival (ns):            9.625
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[9]:D
  Delay (ns):              3.162
  Slack (ns):              2.745
  Arrival (ns):            9.622
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[7]:D
  Delay (ns):              3.161
  Slack (ns):              2.745
  Arrival (ns):            9.621
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.153
  Slack (ns):              2.745
  Arrival (ns):            9.622
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.166
  Slack (ns):              2.748
  Arrival (ns):            9.366
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[8]:D
  Delay (ns):              3.152
  Slack (ns):              2.753
  Arrival (ns):            9.612
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.186
  Slack (ns):              2.757
  Arrival (ns):            9.377
  Required (ns):          12.134
  Operating Conditions: slow_lv_ht

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[3]:D
  Delay (ns):              3.141
  Slack (ns):              2.758
  Arrival (ns):            9.601
  Required (ns):          12.359
  Operating Conditions: slow_lv_ht

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.150
  Slack (ns):              2.765
  Arrival (ns):            9.349
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.170
  Slack (ns):              2.765
  Arrival (ns):            9.358
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.206
  Slack (ns):              2.767
  Arrival (ns):            9.667
  Required (ns):          12.434
  Operating Conditions: slow_lv_ht

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[9]:D
  Delay (ns):              3.135
  Slack (ns):              2.770
  Arrival (ns):            9.595
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[4]:D
  Delay (ns):              3.129
  Slack (ns):              2.770
  Arrival (ns):            9.589
  Required (ns):          12.359
  Operating Conditions: slow_lv_ht

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[10]:D
  Delay (ns):              3.127
  Slack (ns):              2.771
  Arrival (ns):            9.596
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[10]:D
  Delay (ns):              3.134
  Slack (ns):              2.771
  Arrival (ns):            9.594
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.142
  Slack (ns):              2.773
  Arrival (ns):            9.341
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[4]:D
  Delay (ns):              3.126
  Slack (ns):              2.773
  Arrival (ns):            9.586
  Required (ns):          12.359
  Operating Conditions: slow_lv_ht

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.083
  Slack (ns):              2.774
  Arrival (ns):            9.578
  Required (ns):          12.352
  Operating Conditions: slow_lv_ht

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.142
  Slack (ns):              2.774
  Arrival (ns):            9.340
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.083
  Slack (ns):              2.774
  Arrival (ns):            9.578
  Required (ns):          12.352
  Operating Conditions: slow_lv_ht

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.083
  Slack (ns):              2.774
  Arrival (ns):            9.578
  Required (ns):          12.352
  Operating Conditions: slow_lv_ht

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.151
  Slack (ns):              2.775
  Arrival (ns):            9.339
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.081
  Slack (ns):              2.776
  Arrival (ns):            9.576
  Required (ns):          12.352
  Operating Conditions: slow_lv_ht

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[5]:D
  Delay (ns):              3.130
  Slack (ns):              2.777
  Arrival (ns):            9.590
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.146
  Slack (ns):              2.778
  Arrival (ns):            9.336
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[5]:D
  Delay (ns):              3.127
  Slack (ns):              2.780
  Arrival (ns):            9.587
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              6.152
  Slack (ns):              2.780
  Arrival (ns):            9.343
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.106
  Slack (ns):              2.781
  Arrival (ns):            9.585
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.155
  Slack (ns):              2.781
  Arrival (ns):            9.342
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.134
  Slack (ns):              2.781
  Arrival (ns):            9.333
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.132
  Slack (ns):              2.783
  Arrival (ns):            9.331
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.096
  Slack (ns):              2.786
  Arrival (ns):            9.581
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.126
  Slack (ns):              2.786
  Arrival (ns):            9.586
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[7]:D
  Delay (ns):              3.102
  Slack (ns):              2.786
  Arrival (ns):            9.581
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:D
  Delay (ns):              3.193
  Slack (ns):              2.787
  Arrival (ns):            9.654
  Required (ns):          12.441
  Operating Conditions: slow_lv_ht

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:D
  Delay (ns):              3.193
  Slack (ns):              2.787
  Arrival (ns):            9.654
  Required (ns):          12.441
  Operating Conditions: slow_lv_ht

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[4]:D
  Delay (ns):              3.119
  Slack (ns):              2.787
  Arrival (ns):            9.579
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[10]:D
  Delay (ns):              3.118
  Slack (ns):              2.787
  Arrival (ns):            9.578
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.094
  Slack (ns):              2.788
  Arrival (ns):            9.579
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.124
  Slack (ns):              2.789
  Arrival (ns):            9.325
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.183
  Slack (ns):              2.790
  Arrival (ns):            9.644
  Required (ns):          12.434
  Operating Conditions: slow_lv_ht

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.182
  Slack (ns):              2.790
  Arrival (ns):            9.643
  Required (ns):          12.433
  Operating Conditions: slow_lv_ht

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.182
  Slack (ns):              2.791
  Arrival (ns):            9.643
  Required (ns):          12.434
  Operating Conditions: slow_lv_ht

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.128
  Slack (ns):              2.793
  Arrival (ns):            9.328
  Required (ns):          12.121
  Operating Conditions: slow_lv_ht

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.119
  Slack (ns):              2.795
  Arrival (ns):            9.319
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.065
  Slack (ns):              2.795
  Arrival (ns):            9.289
  Required (ns):          12.084
  Operating Conditions: slow_lv_ht

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.130
  Slack (ns):              2.796
  Arrival (ns):            9.318
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 89
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.064
  Slack (ns):              2.796
  Arrival (ns):            9.288
  Required (ns):          12.084
  Operating Conditions: slow_lv_ht

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.118
  Slack (ns):              2.797
  Arrival (ns):            9.317
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[6]:D
  Delay (ns):              3.109
  Slack (ns):              2.798
  Arrival (ns):            9.569
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count_early[5]:D
  Delay (ns):              3.107
  Slack (ns):              2.798
  Arrival (ns):            9.567
  Required (ns):          12.365
  Operating Conditions: slow_lv_ht

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[9]:D
  Delay (ns):              3.089
  Slack (ns):              2.799
  Arrival (ns):            9.568
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[8]:D
  Delay (ns):              3.098
  Slack (ns):              2.799
  Arrival (ns):            9.567
  Required (ns):          12.366
  Operating Conditions: slow_lv_ht

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.082
  Slack (ns):              2.800
  Arrival (ns):            9.567
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.114
  Slack (ns):              2.801
  Arrival (ns):            9.313
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.122
  Slack (ns):              2.801
  Arrival (ns):            9.313
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/read_count[6]:D
  Delay (ns):              3.105
  Slack (ns):              2.802
  Arrival (ns):            9.565
  Required (ns):          12.367
  Operating Conditions: slow_lv_ht

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[10]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              6.133
  Slack (ns):              2.802
  Arrival (ns):            9.321
  Required (ns):          12.123
  Operating Conditions: slow_lv_ht

Path 100
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.111
  Slack (ns):              2.803
  Arrival (ns):            9.311
  Required (ns):          12.114
  Operating Conditions: slow_lv_ht

