<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › dec › ioasic_addrs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ioasic_addrs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Definitions for the address map in the JUNKIO Asic</span>
<span class="cm"> *</span>
<span class="cm"> * Created with Information from:</span>
<span class="cm"> *</span>
<span class="cm"> * &quot;DEC 3000 300/400/500/600/700/800/900 AXP Models System Programmer&#39;s Manual&quot;</span>
<span class="cm"> *</span>
<span class="cm"> * and the Mach Sources</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 199x  the Anonymous</span>
<span class="cm"> * Copyright (C) 2002, 2003  Maciej W. Rozycki</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_MIPS_DEC_IOASIC_ADDRS_H</span>
<span class="cp">#define __ASM_MIPS_DEC_IOASIC_ADDRS_H</span>

<span class="cp">#define IOASIC_SLOT_SIZE 0x00040000</span>

<span class="cm">/*</span>
<span class="cm"> * Address ranges decoded by the I/O ASIC for onboard devices.</span>
<span class="cm"> */</span>
<span class="cp">#define IOASIC_SYS_ROM	(0*IOASIC_SLOT_SIZE)	</span><span class="cm">/* system board ROM */</span><span class="cp"></span>
<span class="cp">#define IOASIC_IOCTL	(1*IOASIC_SLOT_SIZE)	</span><span class="cm">/* I/O ASIC */</span><span class="cp"></span>
<span class="cp">#define IOASIC_ESAR 	(2*IOASIC_SLOT_SIZE)	</span><span class="cm">/* LANCE MAC address chip */</span><span class="cp"></span>
<span class="cp">#define IOASIC_LANCE 	(3*IOASIC_SLOT_SIZE)	</span><span class="cm">/* LANCE Ethernet */</span><span class="cp"></span>
<span class="cp">#define IOASIC_SCC0 	(4*IOASIC_SLOT_SIZE)	</span><span class="cm">/* SCC #0 */</span><span class="cp"></span>
<span class="cp">#define IOASIC_VDAC_HI	(5*IOASIC_SLOT_SIZE)	</span><span class="cm">/* VDAC (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_SCC1 	(6*IOASIC_SLOT_SIZE)	</span><span class="cm">/* SCC #1 (3min, 3max+) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_VDAC_LO	(7*IOASIC_SLOT_SIZE)	</span><span class="cm">/* VDAC (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_TOY 	(8*IOASIC_SLOT_SIZE)	</span><span class="cm">/* RTC */</span><span class="cp"></span>
<span class="cp">#define IOASIC_ISDN 	(9*IOASIC_SLOT_SIZE)	</span><span class="cm">/* ISDN (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_ERRADDR	(9*IOASIC_SLOT_SIZE)	</span><span class="cm">/* bus error address (3max+) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_CHKSYN 	(10*IOASIC_SLOT_SIZE)	</span><span class="cm">/* ECC syndrome (3max+) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_ACC_BUS	(10*IOASIC_SLOT_SIZE)	</span><span class="cm">/* ACCESS.bus (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_MCR 	(11*IOASIC_SLOT_SIZE)	</span><span class="cm">/* memory control (3max+) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_FLOPPY 	(11*IOASIC_SLOT_SIZE)	</span><span class="cm">/* FDC (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_SCSI 	(12*IOASIC_SLOT_SIZE)	</span><span class="cm">/* ASC SCSI */</span><span class="cp"></span>
<span class="cp">#define IOASIC_FDC_DMA	(13*IOASIC_SLOT_SIZE)	</span><span class="cm">/* FDC DMA (maxine) */</span><span class="cp"></span>
<span class="cp">#define IOASIC_SCSI_DMA	(14*IOASIC_SLOT_SIZE)	</span><span class="cm">/* ??? */</span><span class="cp"></span>
<span class="cp">#define IOASIC_RES_15	(15*IOASIC_SLOT_SIZE)	</span><span class="cm">/* unused? */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Offsets for I/O ASIC registers</span>
<span class="cm"> * (relative to (dec_kn_slot_base + IOASIC_IOCTL)).</span>
<span class="cm"> */</span>
					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_REG_SCSI_DMA_P	0x00	</span><span class="cm">/* SCSI DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCSI_DMA_BP	0x10	</span><span class="cm">/* SCSI DMA Buffer Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_LANCE_DMA_P	0x20	</span><span class="cm">/* LANCE DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCC0A_T_DMA_P	0x30	</span><span class="cm">/* SCC0A Transmit DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCC0A_R_DMA_P	0x40	</span><span class="cm">/* SCC0A Receive DMA Pointer */</span><span class="cp"></span>

					<span class="cm">/* except Maxine */</span>
<span class="cp">#define IO_REG_SCC1A_T_DMA_P	0x50	</span><span class="cm">/* SCC1A Transmit DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCC1A_R_DMA_P	0x60	</span><span class="cm">/* SCC1A Receive DMA Pointer */</span><span class="cp"></span>

					<span class="cm">/* Maxine */</span>
<span class="cp">#define IO_REG_AB_T_DMA_P	0x50	</span><span class="cm">/* ACCESS.bus Transmit DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_AB_R_DMA_P	0x60	</span><span class="cm">/* ACCESS.bus Receive DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_FLOPPY_DMA_P	0x70	</span><span class="cm">/* Floppy DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_ISDN_T_DMA_P	0x80	</span><span class="cm">/* ISDN Transmit DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_ISDN_T_DMA_BP	0x90	</span><span class="cm">/* ISDN Transmit DMA Buffer Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_ISDN_R_DMA_P	0xa0	</span><span class="cm">/* ISDN Receive DMA Pointer */</span><span class="cp"></span>
<span class="cp">#define IO_REG_ISDN_R_DMA_BP	0xb0	</span><span class="cm">/* ISDN Receive DMA Buffer Pointer */</span><span class="cp"></span>

					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_REG_DATA_0		0xc0	</span><span class="cm">/* System Data Buffer 0 */</span><span class="cp"></span>
<span class="cp">#define IO_REG_DATA_1		0xd0	</span><span class="cm">/* System Data Buffer 1 */</span><span class="cp"></span>
<span class="cp">#define IO_REG_DATA_2		0xe0	</span><span class="cm">/* System Data Buffer 2 */</span><span class="cp"></span>
<span class="cp">#define IO_REG_DATA_3		0xf0	</span><span class="cm">/* System Data Buffer 3 */</span><span class="cp"></span>

					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_REG_SSR		0x100	</span><span class="cm">/* System Support Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SIR		0x110	</span><span class="cm">/* System Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SIMR		0x120	</span><span class="cm">/* System Interrupt Mask Reg. */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SAR		0x130	</span><span class="cm">/* System Address Register */</span><span class="cp"></span>

					<span class="cm">/* Maxine */</span>
<span class="cp">#define IO_REG_ISDN_T_DATA	0x140	</span><span class="cm">/* ISDN Xmit Data Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_ISDN_R_DATA	0x150	</span><span class="cm">/* ISDN Receive Data Register */</span><span class="cp"></span>

					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_REG_LANCE_SLOT	0x160	</span><span class="cm">/* LANCE I/O Slot Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCSI_SLOT	0x170	</span><span class="cm">/* SCSI Slot Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCC0A_SLOT	0x180	</span><span class="cm">/* SCC0A DMA Slot Register */</span><span class="cp"></span>

					<span class="cm">/* except Maxine */</span>
<span class="cp">#define IO_REG_SCC1A_SLOT	0x190	</span><span class="cm">/* SCC1A DMA Slot Register */</span><span class="cp"></span>

					<span class="cm">/* Maxine */</span>
<span class="cp">#define IO_REG_AB_SLOT		0x190	</span><span class="cm">/* ACCESS.bus DMA Slot Register */</span><span class="cp"></span>
<span class="cp">#define IO_REG_FLOPPY_SLOT	0x1a0	</span><span class="cm">/* Floppy Slot Register */</span><span class="cp"></span>

					<span class="cm">/* all systems */</span>
<span class="cp">#define IO_REG_SCSI_SCR		0x1b0	</span><span class="cm">/* SCSI Partial-Word DMA Control */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCSI_SDR0	0x1c0	</span><span class="cm">/* SCSI DMA Partial Word 0 */</span><span class="cp"></span>
<span class="cp">#define IO_REG_SCSI_SDR1	0x1d0	</span><span class="cm">/* SCSI DMA Partial Word 1 */</span><span class="cp"></span>
<span class="cp">#define IO_REG_FCTR		0x1e0	</span><span class="cm">/* Free-Running Counter */</span><span class="cp"></span>
<span class="cp">#define IO_REG_RES_31		0x1f0	</span><span class="cm">/* unused */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * The upper 16 bits of the System Support Register are a part of the</span>
<span class="cm"> * I/O ASIC&#39;s internal DMA engine and thus are common to all I/O ASIC</span>
<span class="cm"> * machines.  The exception is the Maxine, which makes use of the</span>
<span class="cm"> * FLOPPY and ISDN bits (otherwise unused) and has a different SCC</span>
<span class="cm"> * wiring.</span>
<span class="cm"> */</span>
						<span class="cm">/* all systems */</span>
<span class="cp">#define IO_SSR_SCC0A_TX_DMA_EN	(1&lt;&lt;31)		</span><span class="cm">/* SCC0A transmit DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_SCC0A_RX_DMA_EN	(1&lt;&lt;30)		</span><span class="cm">/* SCC0A receive DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_27		(1&lt;&lt;27)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_26		(1&lt;&lt;26)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_25		(1&lt;&lt;25)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_24		(1&lt;&lt;24)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_23		(1&lt;&lt;23)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_SCSI_DMA_DIR	(1&lt;&lt;18)		</span><span class="cm">/* SCSI DMA direction */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_SCSI_DMA_EN	(1&lt;&lt;17)		</span><span class="cm">/* SCSI DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_LANCE_DMA_EN	(1&lt;&lt;16)		</span><span class="cm">/* LANCE DMA enable */</span><span class="cp"></span>

						<span class="cm">/* except Maxine */</span>
<span class="cp">#define IO_SSR_SCC1A_TX_DMA_EN	(1&lt;&lt;29)		</span><span class="cm">/* SCC1A transmit DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_SCC1A_RX_DMA_EN	(1&lt;&lt;28)		</span><span class="cm">/* SCC1A receive DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_22		(1&lt;&lt;22)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_21		(1&lt;&lt;21)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_20		(1&lt;&lt;20)		</span><span class="cm">/* unused */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_RES_19		(1&lt;&lt;19)		</span><span class="cm">/* unused */</span><span class="cp"></span>

						<span class="cm">/* Maxine */</span>
<span class="cp">#define IO_SSR_AB_TX_DMA_EN	(1&lt;&lt;29)		</span><span class="cm">/* ACCESS.bus xmit DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_AB_RX_DMA_EN	(1&lt;&lt;28)		</span><span class="cm">/* ACCESS.bus recv DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_FLOPPY_DMA_DIR	(1&lt;&lt;22)		</span><span class="cm">/* Floppy DMA direction */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_FLOPPY_DMA_EN	(1&lt;&lt;21)		</span><span class="cm">/* Floppy DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_ISDN_TX_DMA_EN	(1&lt;&lt;20)		</span><span class="cm">/* ISDN transmit DMA enable */</span><span class="cp"></span>
<span class="cp">#define IO_SSR_ISDN_RX_DMA_EN	(1&lt;&lt;19)		</span><span class="cm">/* ISDN receive DMA enable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The lower 16 bits are system-specific.  Bits 15,11:8 are common and</span>
<span class="cm"> * defined here.  The rest is defined in system-specific headers.</span>
<span class="cm"> */</span>
<span class="cp">#define KN0X_IO_SSR_DIAGDN	(1&lt;&lt;15)		</span><span class="cm">/* diagnostic jumper */</span><span class="cp"></span>
<span class="cp">#define KN0X_IO_SSR_SCC_RST	(1&lt;&lt;11)		</span><span class="cm">/* ~SCC0,1 (Z85C30) reset */</span><span class="cp"></span>
<span class="cp">#define KN0X_IO_SSR_RTC_RST	(1&lt;&lt;10)		</span><span class="cm">/* ~RTC (DS1287) reset */</span><span class="cp"></span>
<span class="cp">#define KN0X_IO_SSR_ASC_RST	(1&lt;&lt;9)		</span><span class="cm">/* ~ASC (NCR53C94) reset */</span><span class="cp"></span>
<span class="cp">#define KN0X_IO_SSR_LANCE_RST	(1&lt;&lt;8)		</span><span class="cm">/* ~LANCE (Am7990) reset */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MIPS_DEC_IOASIC_ADDRS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
