Analysis & Synthesis report for DE10_Nano_Bal
Wed Sep 04 23:02:49 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_Nano_Bal|Qsys:u0|sonic_distance:sonic_distance_0|state
 12. State Machine - |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_right|state
 14. State Machine - |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left|state
 15. State Machine - |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state
 16. State Machine - |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 26. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
 27. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 28. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 29. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
 30. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 31. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 32. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 33. Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 34. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 35. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 36. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 37. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 38. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 39. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 40. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 41. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 42. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 43. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 44. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 45. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 46. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 47. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 48. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 49. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 50. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 51. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 52. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 53. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 54. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 55. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 56. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 57. Source assignments for Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 58. Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated
 59. Source assignments for Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 60. Source assignments for Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 61. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux
 62. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 63. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux
 64. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_001
 65. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_002
 66. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_003
 67. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_004
 68. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_005
 69. Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_006
 70. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux
 71. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001
 72. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux
 73. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_001
 74. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_002
 75. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_003:rsp_demux_003
 76. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_004
 77. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_005
 78. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006
 79. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_007
 80. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_008
 81. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_009
 82. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010
 83. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 84. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 85. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 86. Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 87. Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 88. Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 89. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001
 92. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 93. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 94. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 97. Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated
 98. Parameter Settings for User Entity Instance: FILTER:fir_mtrl
 99. Parameter Settings for User Entity Instance: FILTER:fir_mtrr
100. Parameter Settings for User Entity Instance: Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
101. Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst
102. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
103. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
104. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
105. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo
106. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
107. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
108. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
109. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
110. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
111. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
112. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
113. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
114. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
115. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
116. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
117. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
118. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo
119. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
120. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
121. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
122. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
123. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
124. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
125. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
126. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
127. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
128. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
129. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
130. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
131. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst
132. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
133. Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
134. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0
135. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
136. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i
137. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt
138. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer
139. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
140. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
141. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
142. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer
143. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
144. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
145. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
146. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator
147. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator
148. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator
149. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator
150. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator
151. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator
152. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator
153. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator
154. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator
155. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator
156. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator
157. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent
158. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent
159. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent
160. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent
163. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent
166. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent
169. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent
172. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent
175. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent
178. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_004|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_005|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_006|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_007|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_008|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter
190. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
195. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
196. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
197. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
198. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
199. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005
200. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006
201. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
202. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
203. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
204. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator
205. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator
206. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator
207. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator
208. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
209. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
210. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator
211. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator
212. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator
213. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
214. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
215. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
216. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
217. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent
220. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo
222. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent
223. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo
225. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent
226. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
227. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo
228. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo
229. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent
230. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo
232. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
233. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
234. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
235. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
236. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
237. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
238. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent
239. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
240. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo
241. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent
242. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
243. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
244. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent
245. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor
246. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo
247. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
248. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
249. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
250. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|Qsys_mm_interconnect_2_router_default_decode:the_default_decode
251. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001|Qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
252. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
253. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_003|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
254. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_004|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
255. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_005|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
256. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_006|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
257. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_007|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
258. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_009|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_010|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_011|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_012|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
264. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
265. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb
266. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
267. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb
268. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
269. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
270. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
271. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
272. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
273. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser
274. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
275. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
276. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
277. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001
278. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
279. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
280. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
281. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
282. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
283. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
284. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
285. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
286. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005
287. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006
288. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007
289. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008
290. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_009
291. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_010
292. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer
293. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
294. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
295. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
296. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller
297. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
298. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
299. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001
300. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
301. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
302. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002
303. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
304. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
305. Parameter Settings for Inferred Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
306. Parameter Settings for Inferred Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
307. dcfifo Parameter Settings by Entity Instance
308. scfifo Parameter Settings by Entity Instance
309. altsyncram Parameter Settings by Entity Instance
310. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002"
311. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
312. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001"
313. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
314. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller"
315. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001"
316. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser"
317. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
318. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode"
320. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode"
321. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001|Qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
322. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|Qsys_mm_interconnect_2_router_default_decode:the_default_decode"
323. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
324. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
325. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo"
326. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent"
327. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
328. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent"
329. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"
330. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent"
331. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
332. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
333. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
334. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
335. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo"
336. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent"
337. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo"
338. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo"
339. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent"
340. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo"
341. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent"
342. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo"
343. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent"
344. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
345. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
346. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
347. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
348. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
349. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator"
350. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator"
351. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator"
352. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
353. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
354. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator"
355. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator"
356. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator"
357. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator"
358. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
359. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
360. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
361. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
362. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
363. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode"
364. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode"
365. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode"
366. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode"
367. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo"
368. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent"
369. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
370. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent"
371. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo"
372. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent"
373. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
374. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent"
375. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo"
376. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent"
377. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo"
378. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent"
379. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo"
380. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent"
381. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent"
382. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent"
383. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator"
384. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator"
385. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator"
386. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
387. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator"
388. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator"
389. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator"
390. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator"
391. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator"
392. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1"
393. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator"
394. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator"
395. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0"
396. Port Connectivity Checks: "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
397. Port Connectivity Checks: "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
398. Port Connectivity Checks: "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i"
399. Port Connectivity Checks: "Qsys:u0|Qsys_pll_0:pll_0"
400. Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0"
401. Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0"
402. Port Connectivity Checks: "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst"
403. Port Connectivity Checks: "Qsys:u0|motor_run:motor_run_right"
404. Port Connectivity Checks: "Qsys:u0|motor_run:motor_run_left"
405. Port Connectivity Checks: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"
406. Port Connectivity Checks: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"
407. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"
408. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"
409. Port Connectivity Checks: "Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst"
410. Port Connectivity Checks: "Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right"
411. Port Connectivity Checks: "Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left"
412. Port Connectivity Checks: "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst"
413. Port Connectivity Checks: "Qsys:u0"
414. Port Connectivity Checks: "FILTER:fir_mtrr"
415. Port Connectivity Checks: "FILTER:fir_mtrl"
416. Post-Synthesis Netlist Statistics for Top Partition
417. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
418. Elapsed Time Per Partition
419. Analysis & Synthesis Messages
420. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 04 23:02:49 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10_Nano_Bal                               ;
; Top-level Entity Name           ; DE10_Nano_Bal                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3731                                        ;
; Total pins                      ; 142                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,492,336                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_Nano_Bal      ; DE10_Nano_Bal      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; FILTER.v                                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/FILTER.v                                                                              ;             ;
; DE10_Nano_Bal.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v                                                                       ;             ;
; Qsys/synthesis/Qsys.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v                                                                 ; Qsys        ;
; Qsys/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_controller.v                                   ; Qsys        ;
; Qsys/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_synchronizer.v                                 ; Qsys        ;
; Qsys/synthesis/submodules/altera_irq_clock_crosser.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv                                 ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_irq_mapper.sv                                          ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v                                    ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v                  ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; Qsys        ;
; Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; Qsys        ;
; Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                            ; Qsys        ;
; Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v                             ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv                       ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_006.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_006.sv                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_003.sv                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv                         ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux_006.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux_006.sv                       ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux_001.sv                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv                         ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; Qsys        ;
; Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv                            ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_agent.sv                               ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv                           ; Qsys        ;
; Qsys/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_translator.sv                          ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v                                    ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux_001.sv                       ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv                         ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux_001.sv                       ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux_001.sv                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv                         ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_003.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv                        ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv                            ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v                                    ; Qsys        ;
; Qsys/synthesis/submodules/altera_up_rs232_counters.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_counters.v                                  ; Qsys        ;
; Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v                           ; Qsys        ;
; Qsys/synthesis/submodules/altera_up_rs232_out_serializer.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_out_serializer.v                            ; Qsys        ;
; Qsys/synthesis/submodules/altera_up_sync_fifo.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v                                       ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_uart_bt.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v                                              ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_timer_0.v                                              ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sysid_qsys.v                                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_sw.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sw.v                                                   ; Qsys        ;
; Qsys/synthesis/submodules/sonic_distance.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v                                            ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_pll_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v                                                ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.hex                                   ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v                                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v                                         ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v                                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v                     ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v                           ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v                          ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_mpu_int.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mpu_int.v                                              ; Qsys        ;
; Qsys/synthesis/submodules/i2c_opencores.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_opencores.v                                             ; Qsys        ;
; Qsys/synthesis/submodules/i2c_master_top.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_top.v                                            ; Qsys        ;
; Qsys/synthesis/submodules/i2c_master_defines.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_defines.v                                        ; Qsys        ;
; Qsys/synthesis/submodules/i2c_master_byte_ctrl.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v                                      ; Qsys        ;
; Qsys/synthesis/submodules/i2c_master_bit_ctrl.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v                                       ; Qsys        ;
; Qsys/synthesis/submodules/motor_run.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_run.sv                                                ; Qsys        ;
; Qsys/synthesis/submodules/motor_measure.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v                                             ; Qsys        ;
; Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                    ; Qsys        ;
; Qsys/synthesis/submodules/altera_avalon_dc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v                                     ; Qsys        ;
; Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                         ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v                                            ; Qsys        ;
; Qsys/synthesis/submodules/TERASIC_IRM.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v                                               ; Qsys        ;
; Qsys/synthesis/submodules/irda_receive_terasic.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/irda_receive_terasic.v                                      ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_esp32_io.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_esp32_io.v                                             ; Qsys        ;
; Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v                                      ; Qsys        ;
; Qsys/synthesis/submodules/adc_ltc2308_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v                                          ; Qsys        ;
; Qsys/synthesis/submodules/adc_ltc2308.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v                                               ; Qsys        ;
; Qsys/synthesis/submodules/adc_data_fifo.v                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v                                             ; Qsys        ;
; Qsys/synthesis/submodules/Qsys_LED.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_LED.v                                                  ; Qsys        ;
; dcfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                          ;             ;
; lpm_counter.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                     ;             ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                     ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;             ;
; a_graycounter.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                   ;             ;
; a_fefifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                        ;             ;
; a_gray2bin.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                      ;             ;
; dffpipe.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                         ;             ;
; alt_sync_fifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                   ;             ;
; lpm_compare.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                     ;             ;
; altsyncram_fifo.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                 ;             ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                      ;             ;
; db/dcfifo_s7q1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf                                                                    ;             ;
; db/a_graycounter_pv6.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_pv6.tdf                                                              ;             ;
; db/a_graycounter_ldc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_ldc.tdf                                                              ;             ;
; db/altsyncram_91b1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_91b1.tdf                                                                ;             ;
; db/alt_synch_pipe_apl.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_apl.tdf                                                             ;             ;
; db/dffpipe_re9.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_re9.tdf                                                                    ;             ;
; db/alt_synch_pipe_bpl.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_bpl.tdf                                                             ;             ;
; db/dffpipe_se9.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_se9.tdf                                                                    ;             ;
; db/cmpr_b06.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cmpr_b06.tdf                                                                       ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                          ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                       ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                        ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                        ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                        ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                        ;             ;
; db/scfifo_3291.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                   ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                          ;             ;
; db/altsyncram_spj1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_spj1.tdf                                                                ;             ;
; db/altsyncram_lgj1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_lgj1.tdf                                                                ;             ;
; db/altsyncram_pdj1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_pdj1.tdf                                                                ;             ;
; db/altsyncram_voi1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_voi1.tdf                                                                ;             ;
; altera_mult_add.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                 ;             ;
; db/altera_mult_add_37p2.v                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altera_mult_add_37p2.v                                                             ;             ;
; altera_mult_add_rtl.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                               ;             ;
; db/altsyncram_fpi1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_fpi1.tdf                                                                ;             ;
; db/altsyncram_4kl1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_4kl1.tdf                                                                ;             ;
; db/altsyncram_baj1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_baj1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                           ;             ;
; db/altsyncram_qid1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                            ;             ;
; db/altsyncram_n5n1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_n5n1.tdf                                                                ;             ;
; db/decode_nma.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/decode_nma.tdf                                                                     ;             ;
; db/mux_kib.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/mux_kib.tdf                                                                        ;             ;
; altera_pll.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                        ;             ;
; db/scfifo_q9a1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_q9a1.tdf                                                                    ;             ;
; db/a_dpfifo_d1a1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf                                                                  ;             ;
; db/altsyncram_t0i1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_t0i1.tdf                                                                ;             ;
; db/cmpr_6l8.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cmpr_6l8.tdf                                                                       ;             ;
; db/cntr_h2b.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_h2b.tdf                                                                       ;             ;
; db/cntr_u27.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_u27.tdf                                                                       ;             ;
; db/cntr_i2b.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_i2b.tdf                                                                       ;             ;
; altera_std_synchronizer_bundle.v                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                    ;             ;
; pzdyqx.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                          ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                         ; altera_sld  ;
; db/ip/sld718129a0/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                    ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                      ;             ;
; db/altsyncram_66j1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_66j1.tdf                                                                ;             ;
; db/altsyncram_06j1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_06j1.tdf                                                                ;             ;
; db/altsyncram_46j1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_46j1.tdf                                                                ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------+
; Resource                                    ; Usage                                                           ;
+---------------------------------------------+-----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2552                                                            ;
;                                             ;                                                                 ;
; Combinational ALUT usage for logic          ; 3883                                                            ;
;     -- 7 input functions                    ; 49                                                              ;
;     -- 6 input functions                    ; 782                                                             ;
;     -- 5 input functions                    ; 761                                                             ;
;     -- 4 input functions                    ; 697                                                             ;
;     -- <=3 input functions                  ; 1594                                                            ;
;                                             ;                                                                 ;
; Dedicated logic registers                   ; 3731                                                            ;
;                                             ;                                                                 ;
; I/O pins                                    ; 142                                                             ;
; Total MLAB memory bits                      ; 0                                                               ;
; Total block memory bits                     ; 2492336                                                         ;
;                                             ;                                                                 ;
; Total DSP Blocks                            ; 3                                                               ;
;                                             ;                                                                 ;
; Total PLLs                                  ; 2                                                               ;
;     -- PLLs                                 ; 2                                                               ;
;                                             ;                                                                 ;
; Maximum fan-out node                        ; Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3143                                                            ;
; Total fan-out                               ; 40697                                                           ;
; Average fan-out                             ; 4.72                                                            ;
+---------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |DE10_Nano_Bal                                                                                                                          ; 3883 (1)            ; 3731 (0)                  ; 2492336           ; 3          ; 142  ; 0            ; |DE10_Nano_Bal                                                                                                                                                                                                                                                                                                                                                                         ; DE10_Nano_Bal                                ; work         ;
;    |FILTER:fir_mtrl|                                                                                                                    ; 17 (17)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrl                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |FILTER:fir_mtrr|                                                                                                                    ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|FILTER:fir_mtrr                                                                                                                                                                                                                                                                                                                                                         ; FILTER                                       ; work         ;
;    |Qsys:u0|                                                                                                                            ; 3633 (0)            ; 3546 (0)                  ; 2492336           ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0                                                                                                                                                                                                                                                                                                                                                                 ; Qsys                                         ; Qsys         ;
;       |Qsys_LED:led|                                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_LED:led                                                                                                                                                                                                                                                                                                                                                    ; Qsys_LED                                     ; Qsys         ;
;       |Qsys_esp32_io:esp32_io|                                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_esp32_io:esp32_io                                                                                                                                                                                                                                                                                                                                          ; Qsys_esp32_io                                ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 112 (31)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                        ; Qsys_jtag_uart                               ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_r                      ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                    ; Qsys_jtag_uart_scfifo_w                      ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                       ; scfifo                                       ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                            ; scfifo_3291                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                       ; a_dpfifo_5771                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                               ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                          ; cntr_vg7                                     ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                               ; altsyncram_7pu1                              ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                 ; cntr_jgb                                     ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                       ; cntr_jgb                                     ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                            ; work         ;
;       |Qsys_mm_interconnect_1:mm_interconnect_1|                                                                                        ; 167 (0)             ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_1                       ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_1_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                       ; 10 (6)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_1_cmd_mux               ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_1_router_001:router_001|                                                                                 ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_1_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                               ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_1_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|                                                              ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|                                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:esp32_io_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|                                                                ; 6 (6)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator|                                                         ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:esp32_io_s1_translator|                                                                        ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:ir_rx_avalon_slave_translator|                                                                 ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|                                                    ; 4 (4)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 5 (5)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter|                                                          ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mm_interconnect_2:mm_interconnect_2|                                                                                        ; 523 (0)             ; 364 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                        ; Qsys_mm_interconnect_2                       ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                   ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; Qsys_mm_interconnect_2_cmd_demux             ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_cmd_demux_001         ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|                                                                               ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_006           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|                                                                               ; 62 (58)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_cmd_mux_006           ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                     ; Qsys         ;
;          |Qsys_mm_interconnect_2_router:router|                                                                                         ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_2_router                ; Qsys         ;
;          |Qsys_mm_interconnect_2_router_001:router_001|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_2_router_001            ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_006         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010                                                                                                                                                                                                                                                                     ; Qsys_mm_interconnect_2_rsp_demux_006         ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                       ; 119 (119)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_2_rsp_mux               ; Qsys         ;
;          |Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|                                                                               ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_2_rsp_mux_001           ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|                                                           ; 39 (39)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|                                                      ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|                                                                ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|                                                                  ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 24 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser     ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 36 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser               ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                   ; Qsys         ;
;          |altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|                                                                       ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                    ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor             ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                    ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 4 (4)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|                                                  ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|                                                 ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|                                                             ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:mpu_int_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|                                                         ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 17 (17)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; Qsys         ;
;       |Qsys_mpu_int:mpu_int|                                                                                                            ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_mpu_int:mpu_int                                                                                                                                                                                                                                                                                                                                            ; Qsys_mpu_int                                 ; Qsys         ;
;       |Qsys_nios2_gen2_0:nios2_gen2_0|                                                                                                  ; 1494 (1)            ; 1712 (39)                 ; 63872             ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                  ; Qsys_nios2_gen2_0                            ; Qsys         ;
;          |Qsys_nios2_gen2_0_cpu:cpu|                                                                                                    ; 1493 (1314)         ; 1673 (1335)               ; 63872             ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; Qsys_nios2_gen2_0_cpu                        ; Qsys         ;
;             |Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|                                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                             ; Qsys_nios2_gen2_0_cpu_bht_module             ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                    ; altsyncram_pdj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|                                                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_dc_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                            ; altsyncram_4kl1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|                                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                       ; Qsys_nios2_gen2_0_cpu_dc_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_fpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated                                                                                                                                                                              ; altsyncram_fpi1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|                                                    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                 ; Qsys_nios2_gen2_0_cpu_dc_victim_module       ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                        ; altsyncram_baj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|                                                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_ic_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                            ; altsyncram_spj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|                                                          ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                       ; Qsys_nios2_gen2_0_cpu_ic_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                   |altsyncram_lgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2688              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated                                                                                                                                                                              ; altsyncram_lgj1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|                                                       ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_mult_cell              ; Qsys         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                         ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                         ; ama_register_function                        ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                 ; altera_mult_add                              ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                             ; altera_mult_add_37p2                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                          ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                      ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                         ; ama_register_function                        ; work         ;
;             |Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|                                                       ; 179 (10)            ; 274 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci              ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|                                ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_wrapper    ; Qsys         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|                               ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_0_cpu_debug_slave_sysclk     ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                   |Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|                                     ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_0_cpu_debug_slave_tck        ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                       ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|                                      ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                  ; Qsys_nios2_gen2_0_cpu_nios2_avalon_reg       ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|                                        ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_break        ; Qsys         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|                                        ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                    ; Qsys_nios2_gen2_0_cpu_nios2_oci_debug        ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                      ; work         ;
;                |Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|                                              ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                          ; Qsys_nios2_gen2_0_cpu_nios2_ocimem           ; Qsys         ;
;                   |Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module   ; Qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_register_bank_a_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                              ; work         ;
;             |Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                     ; Qsys_nios2_gen2_0_cpu_register_bank_b_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                            ; altsyncram_voi1                              ; work         ;
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 141 (2)             ; 4 (0)                     ; 2400000           ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                          ; Qsys_onchip_memory2_0                        ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 139 (0)             ; 4 (0)                     ; 2400000           ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                   ; work         ;
;             |altsyncram_n5n1:auto_generated|                                                                                            ; 139 (0)             ; 4 (4)                     ; 2400000           ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_n5n1                              ; work         ;
;                |decode_nma:decode3|                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3                                                                                                                                                                                                                                              ; decode_nma                                   ; work         ;
;                |mux_kib:mux2|                                                                                                           ; 129 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|mux_kib:mux2                                                                                                                                                                                                                                                    ; mux_kib                                      ; work         ;
;       |Qsys_pll_0:pll_0|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                ; Qsys_pll_0                                   ; Qsys         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                        ; altera_pll                                   ; work         ;
;       |Qsys_sw:sw|                                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                                      ; Qsys_sw                                      ; Qsys         ;
;       |Qsys_timer_0:timer_0|                                                                                                            ; 111 (111)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                            ; Qsys_timer_0                                 ; Qsys         ;
;       |Qsys_uart_bt:uart_bt|                                                                                                            ; 180 (17)            ; 168 (33)                  ; 2048              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt                                                                                                                                                                                                                                                                                                                                            ; Qsys_uart_bt                                 ; Qsys         ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 75 (5)              ; 67 (18)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                      ; altera_up_rs232_in_deserializer              ; Qsys         ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 22 (22)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                           ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                   ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                        ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                   ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                           ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                               ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                   ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                            ; cntr_u27                                     ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 88 (22)             ; 68 (19)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                        ; altera_up_rs232_out_serializer               ; Qsys         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                            ; altera_up_rs232_counters                     ; Qsys         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                     ; altera_up_sync_fifo                          ; Qsys         ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                    ; scfifo                                       ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 46 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                         ; scfifo_q9a1                                  ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 46 (23)             ; 33 (13)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                    ; a_dpfifo_d1a1                                ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                            ; altsyncram_t0i1                              ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                ; cntr_h2b                                     ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                    ; cntr_i2b                                     ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                             ; cntr_u27                                     ; work         ;
;       |TERASIC_DC_MOTOR_PWM:dc_motor_left|                                                                                              ; 45 (45)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left                                                                                                                                                                                                                                                                                                                              ; TERASIC_DC_MOTOR_PWM                         ; Qsys         ;
;       |TERASIC_DC_MOTOR_PWM:dc_motor_right|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right                                                                                                                                                                                                                                                                                                                             ; TERASIC_DC_MOTOR_PWM                         ; Qsys         ;
;       |TERASIC_IRM:ir_rx|                                                                                                               ; 203 (36)            ; 165 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx                                                                                                                                                                                                                                                                                                                                               ; TERASIC_IRM                                  ; Qsys         ;
;          |IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|                                                                               ; 167 (167)           ; 163 (163)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst                                                                                                                                                                                                                                                                                                ; IRDA_RECEIVE_Terasic                         ; Qsys         ;
;       |adc_ltc2308_fifo:adc_ltc2308_0|                                                                                                  ; 151 (36)            ; 203 (47)                  ; 24576             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0                                                                                                                                                                                                                                                                                                                                  ; adc_ltc2308_fifo                             ; Qsys         ;
;          |adc_data_fifo:adc_data_fifo_inst|                                                                                             ; 54 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst                                                                                                                                                                                                                                                                                                 ; adc_data_fifo                                ; Qsys         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 54 (0)              ; 114 (0)                   ; 24576             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; dcfifo                                       ; work         ;
;                |dcfifo_s7q1:auto_generated|                                                                                             ; 54 (7)              ; 114 (36)                  ; 24576             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated                                                                                                                                                                                                                                              ; dcfifo_s7q1                                  ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                                                  ; a_graycounter_ldc                            ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                                                  ; a_graycounter_pv6                            ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                                                   ; alt_synch_pipe_apl                           ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                             ; dffpipe_re9                                  ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                                                   ; alt_synch_pipe_bpl                           ; work         ;
;                      |dffpipe_se9:dffpipe15|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                             ; dffpipe_se9                                  ; work         ;
;                   |altsyncram_91b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram                                                                                                                                                                                                                     ; altsyncram_91b1                              ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp                                                                                                                                                                                                                     ; cmpr_b06                                     ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|                                                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:wrfull_eq_comp                                                                                                                                                                                                                      ; cmpr_b06                                     ; work         ;
;          |adc_ltc2308:adc_ltc2308_inst|                                                                                                 ; 61 (61)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst                                                                                                                                                                                                                                                                                                     ; adc_ltc2308                                  ; Qsys         ;
;       |altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|                                                               ; 82 (12)             ; 149 (7)                   ; 816               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_clock_crossing_bridge       ; Qsys         ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 32 (32)             ; 62 (42)                   ; 304               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 304               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_06j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 304               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated                                                                                                                                                                                                            ; altsyncram_06j1                              ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 38 (38)             ; 80 (60)                   ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_dc_fifo                        ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                 ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                         ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle            ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                        ; altera_std_synchronizer_nocut                ; Qsys         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_66j1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                                            ; altsyncram_66j1                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                             ; altera_std_synchronizer                      ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                     ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle               ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                 ; altera_std_synchronizer                      ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                    ; Qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                      ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                    ; Qsys         ;
;       |i2c_opencores:mpu_i2c|                                                                                                           ; 179 (0)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c                                                                                                                                                                                                                                                                                                                                           ; i2c_opencores                                ; Qsys         ;
;          |i2c_master_top:i2c_master_top_inst|                                                                                           ; 179 (49)            ; 129 (54)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst                                                                                                                                                                                                                                                                                                        ; i2c_master_top                               ; Qsys         ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                      ; 130 (34)            ; 75 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                         ; Qsys         ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                     ; 96 (96)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                          ; Qsys         ;
;       |motor_measure:motor_measure_left|                                                                                                ; 70 (67)             ; 37 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left                                                                                                                                                                                                                                                                                                                                ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                   ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_measure:motor_measure_right|                                                                                               ; 69 (66)             ; 37 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right                                                                                                                                                                                                                                                                                                                               ; motor_measure                                ; Qsys         ;
;          |TERAISC_AB_DECODER:u_decoder|                                                                                                 ; 3 (3)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right|TERAISC_AB_DECODER:u_decoder                                                                                                                                                                                                                                                                                                  ; TERAISC_AB_DECODER                           ; Qsys         ;
;       |motor_run:motor_run_left|                                                                                                        ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left                                                                                                                                                                                                                                                                                                                                        ; motor_run                                    ; Qsys         ;
;       |sonic_distance:sonic_distance_0|                                                                                                 ; 73 (73)             ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|Qsys:u0|sonic_distance:sonic_distance_0                                                                                                                                                                                                                                                                                                                                 ; sonic_distance                               ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                  ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                ; GHVD5181                                     ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                              ; LQYT7093                                     ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                            ; KIFI3548                                     ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                            ; LQYT7093                                     ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                            ; PUDL0439                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 134 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 133 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                     ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 133 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 132 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 132 (94)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                        ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                              ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                      ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024    ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688    ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                      ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 75000        ; 32           ; --           ; --           ; 2400000 ; Qsys_onchip_memory2_0.hex ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024    ; None                      ;
; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024    ; None                      ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576   ; None                      ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 16           ; 20           ; 16           ; 20           ; 320     ; None                      ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                              ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                          ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                              ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Nano_Bal|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0                                                                                                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_esp32_io:esp32_io                                                                                                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_LED:led                                                                                                                                                                                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_avalon_mm_clock_crossing_bridge   ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent                                                                                                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent                                                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator                                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter                                                                                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator                                                                                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router                                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_004                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_005                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_006                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_007                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_008                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_001                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_002                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_003                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_004                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_005                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_006                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator                                                                                                                                                                                                       ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_009|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_010|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator                                                                                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                       ; Qsys.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                ; Qsys.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                             ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router                                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_003                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_004                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_005                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_006                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_007                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_009                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_010                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_011                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_012                                                                                                                                                                                                                                    ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010                                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; Qsys.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                  ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                        ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                              ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent                                                                                                                                                                                                                      ; Qsys.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; Qsys.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator                                                                                                                                                                                                            ; Qsys.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_mpu_int:mpu_int                                                                                                                                                                                                                                                                                                     ; Qsys.qsys       ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                           ; Qsys.qsys       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_pll_0:pll_0                                                                                                                                                                                                                                                                                                         ; Qsys.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                   ; Qsys.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                               ; Qsys.qsys       ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_Nano_Bal|Qsys:u0|Qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                     ; Qsys.qsys       ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|sonic_distance:sonic_distance_0|state ;
+-----------+-----------+-----------+-----------+-----------+------------------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100        ;
+-----------+-----------+-----------+-----------+-----------+------------------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0                ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0                ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0                ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0                ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1                ;
+-----------+-----------+-----------+-----------+-----------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+---------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+---------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                               ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                               ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                               ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                               ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                               ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                               ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_right|state ;
+-----------+-----------+-----------+-----------+-----------+------------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100  ;
+-----------+-----------+-----------+-----------+-----------+------------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0          ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0          ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0          ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0          ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1          ;
+-----------+-----------+-----------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left|state ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state ;
+----------------+------------+----------------+----------------------------------------------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE                                                 ;
+----------------+------------+----------------+----------------------------------------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                                              ;
; state.GUIDANCE ; 1          ; 0              ; 1                                                              ;
; state.DATAREAD ; 1          ; 1              ; 0                                                              ;
+----------------+------------+----------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 150                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                               ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[0]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[16]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[8]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[24]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[1]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[17]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[9]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[25]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[2]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[18]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[10]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[26]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[3]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[19]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[11]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[27]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[4]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[20]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[12]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[28]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[5]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[21]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[13]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[29]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[6]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[22]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[14]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[30]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[7]             ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[23]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[15]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Qsys:u0|TERASIC_IRM:ir_rx|s_readdata[31]            ; Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_REAY ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                                                                    ;                        ;
+-----------------------------------------------------+------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,82..85]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,82..85]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..3,7,8,10,11,14,20,23,25,29,31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator|av_readdata_pre[0..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_sw:sw|readdata[4..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[22..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[1..31]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|s_write                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|s_cs                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_left|s_write                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_left|s_cs                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[3..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|config_cmd[1,5]                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][83]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][82]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[3..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[22..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][82]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator|read_accepted                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|motor_measure:motor_measure_right|s_readdata[16..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_measure:motor_measure_left|s_readdata[16..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[16..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[16..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][61]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[4..6,9,12,13,15..19,21,22,24,26..28]                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_uart_bt:uart_bt|readdata[11..14,24..31]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_uart_bt:uart_bt|readdata[10]                                                                                                                                                                                                                                                                               ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_readdata[13..15]                                                                                                                                                                                                                                                           ; Merged with Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_readdata[12]                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_readdata_pre[12..14]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_readdata_pre[15]                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|PWM_OUT                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|PWM_OUT                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|motor_go                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|motor_forward                                                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent|hold_waitrequest                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                        ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[31]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[31]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[30]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[30]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[29]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[29]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[28]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[28]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[27]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[27]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[26]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[26]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[25]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[25]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[24]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[24]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[23]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[23]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[22]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[22]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[21]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[21]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[20]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[20]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[19]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[19]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[18]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[18]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[17]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[17]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[16]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[16]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[15]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[15]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[14]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[14]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[13]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[13]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[12]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[12]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[11]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[11]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[10]                                                                                                                                                                                                                                                                    ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[10]                                                                                                                                                                                                                                                                     ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[9]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[9]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[8]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[8]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[7]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[7]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[6]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[6]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[5]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[5]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[4]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[4]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[3]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[3]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[2]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[2]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[1]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[1]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|tick[0]                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[0]                                                                                                                                                                                                                                                                      ;
; Qsys:u0|motor_run:motor_run_right|s_writedata[0,1]                                                                                                                                                                                                                                                                      ; Merged with Qsys:u0|motor_run:motor_run_right|s_address[1]                                                                                                                                                                                                                                                                          ;
; Qsys:u0|motor_run:motor_run_right|s_writedata[2]                                                                                                                                                                                                                                                                        ; Merged with Qsys:u0|motor_run:motor_run_right|s_address[0]                                                                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[6..9,11..24]                                                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][69]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][67]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][68]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][61]                                                                                                                                                                                          ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[15]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[15]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[14]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[14]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[13]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[13]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[12]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[12]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[11]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[11]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[10]                                                                                                                                                                                                                                                                                      ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[10]                                                                                                                                                                                                                                                                                      ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[9]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[9]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[8]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[8]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[7]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[7]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[6]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[6]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[5]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[5]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[4]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[4]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[3]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[3]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[2]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[2]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[1]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[1]                                                                                                                                                                                                                                                                                       ;
; FILTER:fir_mtrr|FILTER_CLK_DIV[0]                                                                                                                                                                                                                                                                                       ; Merged with FILTER:fir_mtrl|FILTER_CLK_DIV[0]                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][61]                                                                                                                                                                                         ;
; Qsys:u0|motor_run:motor_run_left|s_writedata[0,1]                                                                                                                                                                                                                                                                       ; Merged with Qsys:u0|motor_run:motor_run_left|s_address[1]                                                                                                                                                                                                                                                                           ;
; Qsys:u0|motor_run:motor_run_left|s_writedata[2]                                                                                                                                                                                                                                                                         ; Merged with Qsys:u0|motor_run:motor_run_left|s_address[0]                                                                                                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][61]                                                                                                                                                                                         ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_go                                                                                                                                                                                                                                                                     ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_forward                                                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][69]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][67]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][68]                                                                                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][61]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_uart_bt:uart_bt|readdata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_readdata[12]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_readdata_pre[15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8..31]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|motor_fast_decay                                                                                                                                                                                                                                                            ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|motor_forward                                                                                                                                                                                                                                                               ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_fast_decay                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_forward                                                                                                                                                                                                                                                                ;
; Qsys:u0|sonic_distance:sonic_distance_0|state~4                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|sonic_distance:sonic_distance_0|state~5                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|motor_run:motor_run_right|state~6                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|motor_run:motor_run_right|state~7                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|motor_run:motor_run_left|state~6                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|motor_run:motor_run_left|state~7                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right|motor_forward                                                                                                                                                                                                                                                               ; Merged with Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|motor_forward                                                                                                                                                                                                                                                                ;
; Qsys:u0|motor_run:motor_run_right|s_address[0]                                                                                                                                                                                                                                                                          ; Merged with Qsys:u0|motor_run:motor_run_left|s_address[0]                                                                                                                                                                                                                                                                           ;
; Qsys:u0|motor_run:motor_run_right|s_address[1]                                                                                                                                                                                                                                                                          ; Merged with Qsys:u0|motor_run:motor_run_left|s_address[1]                                                                                                                                                                                                                                                                           ;
; Qsys:u0|motor_run:motor_run_right|state.001                                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|motor_run:motor_run_left|state.001                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|state.011                                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|motor_run:motor_run_left|state.011                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|state.000                                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|motor_run:motor_run_left|state.000                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|state.100                                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|motor_run:motor_run_left|state.100                                                                                                                                                                                                                                                                              ;
; Qsys:u0|motor_run:motor_run_right|state.010                                                                                                                                                                                                                                                                             ; Merged with Qsys:u0|motor_run:motor_run_left|state.010                                                                                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 1476                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][85],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[31],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[30],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[29],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[28],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[27],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[26],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[25],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[24],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[23],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[22],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[21],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[20],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[19],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[18],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[17],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_left|s_readdata[16],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|motor_measure:motor_measure_right|s_readdata[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                        ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][84],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][84],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][84]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                        ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][83],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][83],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][83]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                        ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][82],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][82],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][82]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][103]                                                                                                                                                                                      ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][103],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][103],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[31][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[30][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[29][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[28][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[27][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[26][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[25][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[24][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[23][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[22][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[21][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[20][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[19][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[18][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[17][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[16][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[15][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[14][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[13][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[12][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[11][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[10][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[9][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[8][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[7][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[6][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[5][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[4][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[3][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[2][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[31],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[30],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[29],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[28],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[27],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[26],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[25],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[24],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[23],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|sonic_distance:sonic_distance_0|av_mm_readdata[22],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND              ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_readdata[12],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|av_readdata_pre[15]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                           ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                               ;
; Qsys:u0|motor_run:motor_run_left|s_write                                                                                                                                                                                                                                                                              ; Stuck at VCC              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                  ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                             ;
; Qsys:u0|Qsys_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[7]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[6]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[5]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[4]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[31]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[31]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[30]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[30]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[29]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[29]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[28]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[28]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[27]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[27]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[26]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[26]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[25]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[25]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[24]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[24]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[23]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[23]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[22]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[22]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[21]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[21]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[20]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[20]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[19]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[19]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[18]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[18]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[17]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[17]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[16]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[16]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[15]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[15]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[14]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[14]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[13]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[13]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[12]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[12]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[11]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[11]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[10]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[10]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[9]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[8]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[7]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[6]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[5]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[4]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[3]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[2]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mpu_int:mpu_int|readdata[1]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[31]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[31]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[30]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[30]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[29]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[29]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[28]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[28]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[27]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[27]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[26]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[26]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[25]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[25]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[24]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[24]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[23]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[23]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[22]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[22]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[21]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[21]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[20]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[20]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[19]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[19]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[18]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[17]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[17]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[16]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[16]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[15]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[15]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[13]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[13]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[12]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[12]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[11]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[11]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[10]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[10]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[9]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[9]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[8]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[8]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[7]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[7]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[6]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[6]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[5]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[5]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[4]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[4]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[3]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[3]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_esp32_io:esp32_io|readdata[14]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|av_readdata_pre[14]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                 ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                 ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                 ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                 ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                      ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                     ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND              ; Qsys:u0|Qsys_uart_bt:uart_bt|readdata[10]                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                                                     ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator|read_accepted                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                             ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                             ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                    ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                     ;
; Qsys:u0|Qsys_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                           ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                  ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                  ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                      ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                      ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                  ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                               ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                      ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                   ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                          ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                               ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                      ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                   ; Lost Fanouts              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                   ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                      ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                               ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                  ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                           ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                         ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                  ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                   ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                            ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                 ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC              ; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3731  ;
; Number of registers using Synchronous Clear  ; 614   ;
; Number of registers using Synchronous Load   ; 331   ;
; Number of registers using Asynchronous Clear ; 2900  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2240  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 622     ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                                ; 18      ;
; Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left|tick[0]                                                                                                                                                                                                                                                                              ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 545     ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                  ; 8       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                        ; 26      ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                         ; 13      ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                                                                                                                                                      ; 1       ;
; Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|config_first                                                                                                                                                                                                                                                                             ; 5       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                 ; 5       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                                  ; 6       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                   ; 8       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; 2       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                                                                                                               ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                               ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                                               ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                ; 3       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                            ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                         ; 1       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                          ; 1       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                         ; 1       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_h_register[0]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                              ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                                              ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[7]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|Qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                               ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                 ; 8       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; Qsys:u0|motor_measure:motor_measure_right|counter[15]                                                                                                                                                                                                                                                                           ; 6       ;
; Qsys:u0|motor_measure:motor_measure_left|counter[15]                                                                                                                                                                                                                                                                            ; 6       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                               ; 8       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                               ; 9       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|write_pos[3]                                                                                                                                                                                                                                                ; 4       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|write_pos[1]                                                                                                                                                                                                                                                ; 15      ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|write_pos[0]                                                                                                                                                                                                                                                ; 16      ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                  ; 5       ;
; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 74                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                      ; Megafunction                                                                                                       ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..31]               ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[5..16,37..39,42..46] ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[1]                                                                                                                                                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator|wait_latency_counter[0]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator|wait_latency_counter[0]                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|txr[5]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|ctr[0]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[11]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|prer[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|slave_readdata[10]                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|write_interrupt_en                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst|sdi_index[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|wb_dat_o[4]                                                                                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|wb_dat_o[0]                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[0]                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|d_writedata[11]                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]                                                                                                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                               ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|readdata[5]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right|counter[3]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left|counter[2]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5]                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|readdata[15]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|readdata[8]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|readdata[17]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|cr[4]                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                              ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                                                                                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_right|counter[7]                                                                                                                                                                                                                                                                ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|motor_measure:motor_measure_left|counter[12]                                                                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                         ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|src_channel[6]                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|M_rot[14]                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[1]                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_rot_step1[10]                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|src_channel[8]                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|src_data[65]                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|E_logic_result[30]                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_right|state                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|motor_run:motor_run_left|state                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[31]                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|D_src2_reg[25]                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                            ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|mux_kib:mux2|l4_w6_n0_mux_dataout                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|src_data[87]                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Nano_Bal|Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|src_data[86]                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_Nano_Bal|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+------------------------------------+-------+------+----------------------------------------------+
; Assignment                         ; Value ; From ; To                                           ;
+------------------------------------+-------+------+----------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo               ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo               ;
+------------------------------------+-------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scl_o~buf0                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scl_o~buf0                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sda_o~buf0                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sda_o~buf0                                                                                                        ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILTER:fir_mtrl ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                   ;
; FILTER_Freq    ; 15000    ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILTER:fir_mtrr ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                   ;
; FILTER_Freq    ; 15000    ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_s7q1 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                                                          ;
; GUIDANCE          ; 01     ; Unsigned Binary                                                                          ;
; DATAREAD          ; 10     ; Unsigned Binary                                                                          ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                                                           ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                                                           ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                                                           ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                                                           ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                                                           ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                           ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                           ;
; HDL_ADDR_WIDTH      ; 7     ; Signed Integer                                                                           ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                           ;
; COMMAND_FIFO_DEPTH  ; 16    ; Signed Integer                                                                           ;
; RESPONSE_FIFO_DEPTH ; 16    ; Signed Integer                                                                           ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                           ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL           ; 47    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH                ; 16    ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                    ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                    ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                    ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                    ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                    ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                    ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                    ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH                ; 16    ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                    ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                    ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                    ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                    ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                    ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                    ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                    ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                           ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                           ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                           ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                           ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                           ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                             ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                  ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                  ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                  ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                  ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                  ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                  ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                  ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                  ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                  ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                  ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                  ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                  ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                  ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                  ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                  ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                  ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                  ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                  ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; Qsys_onchip_memory2_0.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                        ; Signed Integer                                       ;
; NUMWORDS_A                         ; 75000                     ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; Qsys_onchip_memory2_0.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 75000                     ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_n5n1           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------+
; Parameter Name                       ; Value                  ; Type                          ;
+--------------------------------------+------------------------+-------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                        ;
; fractional_vco_multiplier            ; false                  ; String                        ;
; pll_type                             ; General                ; String                        ;
; pll_subtype                          ; General                ; String                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                ;
; operation_mode                       ; direct                 ; String                        ;
; deserialization_factor               ; 4                      ; Signed Integer                ;
; data_rate                            ; 0                      ; Signed Integer                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                        ;
; phase_shift0                         ; 0 ps                   ; String                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                        ;
; phase_shift1                         ; 0 ps                   ; String                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                ;
; output_clock_frequency2              ; 0 MHz                  ; String                        ;
; phase_shift2                         ; 0 ps                   ; String                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                ;
; output_clock_frequency3              ; 0 MHz                  ; String                        ;
; phase_shift3                         ; 0 ps                   ; String                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                ;
; output_clock_frequency4              ; 0 MHz                  ; String                        ;
; phase_shift4                         ; 0 ps                   ; String                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                ;
; output_clock_frequency5              ; 0 MHz                  ; String                        ;
; phase_shift5                         ; 0 ps                   ; String                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                ;
; output_clock_frequency6              ; 0 MHz                  ; String                        ;
; phase_shift6                         ; 0 ps                   ; String                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                ;
; output_clock_frequency7              ; 0 MHz                  ; String                        ;
; phase_shift7                         ; 0 ps                   ; String                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                ;
; output_clock_frequency8              ; 0 MHz                  ; String                        ;
; phase_shift8                         ; 0 ps                   ; String                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                ;
; output_clock_frequency9              ; 0 MHz                  ; String                        ;
; phase_shift9                         ; 0 ps                   ; String                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                ;
; output_clock_frequency10             ; 0 MHz                  ; String                        ;
; phase_shift10                        ; 0 ps                   ; String                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                ;
; output_clock_frequency11             ; 0 MHz                  ; String                        ;
; phase_shift11                        ; 0 ps                   ; String                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                ;
; output_clock_frequency12             ; 0 MHz                  ; String                        ;
; phase_shift12                        ; 0 ps                   ; String                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                ;
; output_clock_frequency13             ; 0 MHz                  ; String                        ;
; phase_shift13                        ; 0 ps                   ; String                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                ;
; output_clock_frequency14             ; 0 MHz                  ; String                        ;
; phase_shift14                        ; 0 ps                   ; String                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                ;
; output_clock_frequency15             ; 0 MHz                  ; String                        ;
; phase_shift15                        ; 0 ps                   ; String                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                ;
; output_clock_frequency16             ; 0 MHz                  ; String                        ;
; phase_shift16                        ; 0 ps                   ; String                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                ;
; output_clock_frequency17             ; 0 MHz                  ; String                        ;
; phase_shift17                        ; 0 ps                   ; String                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                ;
; clock_name_0                         ;                        ; String                        ;
; clock_name_1                         ;                        ; String                        ;
; clock_name_2                         ;                        ; String                        ;
; clock_name_3                         ;                        ; String                        ;
; clock_name_4                         ;                        ; String                        ;
; clock_name_5                         ;                        ; String                        ;
; clock_name_6                         ;                        ; String                        ;
; clock_name_7                         ;                        ; String                        ;
; clock_name_8                         ;                        ; String                        ;
; clock_name_global_0                  ; false                  ; String                        ;
; clock_name_global_1                  ; false                  ; String                        ;
; clock_name_global_2                  ; false                  ; String                        ;
; clock_name_global_3                  ; false                  ; String                        ;
; clock_name_global_4                  ; false                  ; String                        ;
; clock_name_global_5                  ; false                  ; String                        ;
; clock_name_global_6                  ; false                  ; String                        ;
; clock_name_global_7                  ; false                  ; String                        ;
; clock_name_global_8                  ; false                  ; String                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; m_cnt_bypass_en                      ; false                  ; String                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; n_cnt_bypass_en                      ; false                  ; String                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en0                     ; false                  ; String                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en1                     ; false                  ; String                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en2                     ; false                  ; String                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en3                     ; false                  ; String                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en4                     ; false                  ; String                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en5                     ; false                  ; String                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en6                     ; false                  ; String                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en7                     ; false                  ; String                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en8                     ; false                  ; String                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en9                     ; false                  ; String                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en10                    ; false                  ; String                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en11                    ; false                  ; String                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en12                    ; false                  ; String                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en13                    ; false                  ; String                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en14                    ; false                  ; String                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en15                    ; false                  ; String                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en16                    ; false                  ; String                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en17                    ; false                  ; String                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                ;
; pll_vco_div                          ; 1                      ; Signed Integer                ;
; pll_slf_rst                          ; false                  ; String                        ;
; pll_bw_sel                           ; low                    ; String                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                ;
; pll_fractional_division              ; 1                      ; Signed Integer                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                        ;
; mimic_fbclk_type                     ; gclk                   ; String                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                ;
; refclk1_frequency                    ; 0 MHz                  ; String                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
+--------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt ;
+----------------------+-------+--------------------------------------------+
; Parameter Name       ; Value ; Type                                       ;
+----------------------+-------+--------------------------------------------+
; CW                   ; 10    ; Signed Integer                             ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                             ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                             ;
; TDW                  ; 10    ; Signed Integer                             ;
; DW                   ; 8     ; Signed Integer                             ;
; ODD_PARITY           ; 0     ; Unsigned Binary                            ;
+----------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                   ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                              ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                              ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                              ;
; TDW                  ; 10    ; Signed Integer                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                 ;
; DW                   ; 7     ; Signed Integer                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                             ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                             ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                             ;
; TDW                  ; 10    ; Signed Integer                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                      ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                   ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 4     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 4     ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 4     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 7     ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 7     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 7     ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 2     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 7     ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 61    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 61    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 59    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 59    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 58    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 58    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 75    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 72    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 68    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 68    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 7     ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 61    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 61    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 59    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 59    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 58    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 58    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 75    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 72    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 68    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 68    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 7     ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 69    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 77    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 78    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 80    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 7     ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 7     ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_004|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_005|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_006|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_007|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_008|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 67    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 65    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 64    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 33    ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|Qsys_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 10    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001|Qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_003|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_004|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_005|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_006|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_007|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_009|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_010|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_011|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_012|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 32    ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                  ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 116   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                    ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 20                   ; Untyped                                                                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 20                   ; Untyped                                                                                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_06j1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                               ;
; Entity Instance            ; Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 12                                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                              ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                     ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                             ;
; Entity Instance                           ; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                            ;
;     -- NUMWORDS_A                         ; 75000                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
; Entity Instance                           ; Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 20                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                  ;
;     -- WIDTH_B                            ; 20                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001|Qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|Qsys_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_int_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_int_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_left_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_left_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:mpu_i2c_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:motor_measure_right_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:motor_measure_right_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:uart_bt_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:uart_bt_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_left_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_ltc2308_0_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:adc_ltc2308_0_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:esp32_io_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:esp32_io_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sonic_distance_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sonic_distance_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ir_rx_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ir_rx_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:esp32_io_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1"                                                                    ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dc_motor_left_avalon_slave_address    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_left_avalon_slave_write      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_left_avalon_slave_read       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_left_avalon_slave_writedata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_left_avalon_slave_chipselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0"                                                                     ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dc_motor_right_avalon_slave_address    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_right_avalon_slave_write      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_right_avalon_slave_read       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_right_avalon_slave_writedata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dc_motor_right_avalon_slave_chipselect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_pll_0:pll_0" ;
+--------+--------+----------+-------------------------+
; Port   ; Type   ; Severity ; Details                 ;
+--------+--------+----------+-------------------------+
; locked ; Output ; Info     ; Explicitly unconnected  ;
+--------+--------+----------+-------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------+
; Port          ; Type   ; Severity ; Details                        ;
+---------------+--------+----------+--------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected         ;
+---------------+--------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|motor_run:motor_run_right"                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_read ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|motor_run:motor_run_left"                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_read ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; iREAD ; Input ; Info     ; Stuck at VCC                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_right"                                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_address  ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_read     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; s_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left"                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_address  ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_read     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; s_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0"             ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "FILTER:fir_mtrr" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; iRST_N ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "FILTER:fir_mtrl" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; iRST_N ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3568                        ;
;     CLR               ; 951                         ;
;     CLR SCLR          ; 144                         ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 200                         ;
;     ENA CLR           ; 1419                        ;
;     ENA CLR SCLR      ; 114                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 160                         ;
;     ENA SCLR          ; 151                         ;
;     ENA SCLR SLD      ; 52                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 85                          ;
;     SLD               ; 29                          ;
;     plain             ; 187                         ;
; arriav_io_obuf        ; 61                          ;
; arriav_lcell_comb     ; 3657                        ;
;     arith             ; 568                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 440                         ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 4                           ;
;     extend            ; 46                          ;
;         7 data inputs ; 46                          ;
;     normal            ; 3043                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 387                         ;
;         3 data inputs ; 470                         ;
;         4 data inputs ; 662                         ;
;         5 data inputs ; 717                         ;
;         6 data inputs ; 740                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 182                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 646                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.62                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 04 23:01:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/aaromal/downloads/try/try/direction_control.sv
    Info (12023): Found entity 1: direction_control File: C:/Users/aaromal/Downloads/try/try/direction_control.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /users/aaromal/downloads/try/try/ledsarray.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/aaromal/downloads/try/try/cartop.sv
    Info (12023): Found entity 1: cartop File: C:/Users/aaromal/Downloads/try/try/cartop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filter.v
    Info (12023): Found entity 1: FILTER File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/FILTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_nano_bal.v
    Info (12023): Found entity 1: DE10_Nano_Bal File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v
    Info (12023): Found entity 1: Qsys File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: Qsys_irq_mapper File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_2 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_rsp_mux_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_rsp_mux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_006.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_rsp_demux_006 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_003.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_rsp_demux_003 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_rsp_demux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux_006.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_cmd_mux_006 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux_006.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_cmd_mux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_cmd_demux_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_cmd_demux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_008.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_router_008_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_2_router_008 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_router_002_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_2_router_002 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_router_001_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_2_router_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_2_router_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_2_router File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_mux_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_mux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_rsp_demux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_mux_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_mux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_demux_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_cmd_demux File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_003_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_003 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_002 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_001_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router_001 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_1_router_default_decode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_1_router File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_uart_bt.v
    Info (12023): Found entity 1: Qsys_uart_bt File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer_0.v
    Info (12023): Found entity 1: Qsys_timer_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sysid_qsys.v
    Info (12023): Found entity 1: Qsys_sysid_qsys File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sw.v
    Info (12023): Found entity 1: Qsys_sw File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/sonic_distance.v
    Info (12023): Found entity 1: sonic_distance File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_pll_0.v
    Info (12023): Found entity 1: Qsys_pll_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: Qsys_onchip_memory2_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_ic_data_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: Qsys_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: Qsys_nios2_gen2_0_cpu_bht_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: Qsys_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: Qsys_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: Qsys_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: Qsys_nios2_gen2_0_cpu_dc_data_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: Qsys_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: Qsys_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: Qsys_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: Qsys_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: Qsys_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: Qsys_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: Qsys_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: Qsys_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: Qsys_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: Qsys_nios2_gen2_0_cpu_nios2_oci File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: Qsys_nios2_gen2_0_cpu File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_mult_cell File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_0_cpu_test_bench File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mpu_int.v
    Info (12023): Found entity 1: Qsys_mpu_int File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mpu_int.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_opencores.v
    Info (12023): Found entity 1: i2c_opencores File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_opencores.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_top.v Line: 75
Info (12021): Found 0 design units, including 0 entities, in source file qsys/synthesis/submodules/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/motor_run.sv
    Info (12023): Found entity 1: motor_run File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_run.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/motor_measure.v
    Info (12023): Found entity 1: motor_measure File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 1
    Info (12023): Found entity 2: TERAISC_AB_DECODER File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_jtag_uart.v
    Info (12023): Found entity 1: Qsys_jtag_uart_sim_scfifo_w File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_jtag_uart_scfifo_w File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Qsys_jtag_uart_sim_scfifo_r File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Qsys_jtag_uart_scfifo_r File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Qsys_jtag_uart File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/terasic_irm.v
    Info (12023): Found entity 1: TERASIC_IRM File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/irda_receive_terasic.v
    Info (12023): Found entity 1: IRDA_RECEIVE_Terasic File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/irda_receive_terasic.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_esp32_io.v
    Info (12023): Found entity 1: Qsys_esp32_io File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_esp32_io.v Line: 21
Warning (10274): Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(20): overriding existing definition for macro "REG_TOTAL_DUR", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 13 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v Line: 20
Warning (10274): Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(21): overriding existing definition for macro "REG_HIGH_DUR", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 14 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v Line: 21
Warning (10274): Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(22): overriding existing definition for macro "REG_CONTROL", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 15 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/terasic_dc_motor_pwm.v
    Info (12023): Found entity 1: TERASIC_DC_MOTOR_PWM File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_led.v
    Info (12023): Found entity 1: Qsys_LED File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_LED.v Line: 21
Warning (10274): Verilog HDL macro warning at motor_run.sv(13): overriding existing definition for macro "REG_TOTAL_DUR", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 13 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv Line: 13
Warning (10274): Verilog HDL macro warning at motor_run.sv(14): overriding existing definition for macro "REG_HIGH_DUR", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 14 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv Line: 14
Warning (10274): Verilog HDL macro warning at motor_run.sv(15): overriding existing definition for macro "REG_CONTROL", which was defined in "Qsys/synthesis/submodules/motor_run.sv", line 15 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file ip/motor_run/motor_run.sv
    Info (12023): Found entity 1: motor_run File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv Line: 1
Info (12127): Elaborating entity "DE10_Nano_Bal" for the top level hierarchy
Warning (10034): Output port "HDMI_TX_D" at DE10_Nano_Bal.v(242) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
Warning (10034): Output port "HDMI_TX_CLK" at DE10_Nano_Bal.v(241) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 241
Warning (10034): Output port "HDMI_TX_DE" at DE10_Nano_Bal.v(243) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 243
Warning (10034): Output port "HDMI_TX_HS" at DE10_Nano_Bal.v(244) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 244
Warning (10034): Output port "HDMI_TX_VS" at DE10_Nano_Bal.v(245) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 245
Warning (10034): Output port "ESP32_UART0_RTS" at DE10_Nano_Bal.v(349) has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 349
Info (12128): Elaborating entity "FILTER" for hierarchy "FILTER:fir_mtrl" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 387
Warning (10230): Verilog HDL assignment warning at FILTER.v(35): truncated value with size 32 to match size of target (16) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/FILTER.v Line: 35
Info (12128): Elaborating entity "Qsys" for hierarchy "Qsys:u0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 447
Info (12128): Elaborating entity "Qsys_LED" for hierarchy "Qsys:u0|Qsys_LED:led" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 199
Info (12128): Elaborating entity "adc_ltc2308_fifo" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 215
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v Line: 62
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v Line: 146
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v Line: 190
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 84
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 123
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 128
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 188
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v Line: 193
Info (12128): Elaborating entity "adc_data_fifo" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v Line: 212
Info (12128): Elaborating entity "dcfifo" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12133): Instantiated megafunction "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf
    Info (12023): Found entity 1: dcfifo_s7q1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_s7q1" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_pv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_ldc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf
    Info (12023): Found entity 1: altsyncram_91b1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_91b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_91b1" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cmpr_b06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf Line: 60
Info (12128): Elaborating entity "TERASIC_DC_MOTOR_PWM" for hierarchy "Qsys:u0|TERASIC_DC_MOTOR_PWM:dc_motor_left" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 229
Info (12128): Elaborating entity "Qsys_esp32_io" for hierarchy "Qsys:u0|Qsys_esp32_io:esp32_io" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 251
Info (12128): Elaborating entity "TERASIC_IRM" for hierarchy "Qsys:u0|TERASIC_IRM:ir_rx" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 263
Info (10041): Inferred latch for "s_readdata[0]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[1]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[2]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[3]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[4]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[5]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[6]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[7]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[8]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[9]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[10]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[11]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[12]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[13]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[14]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[15]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[16]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[17]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[18]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[19]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[20]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[21]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[22]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[23]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[24]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[25]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[26]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[27]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[28]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[29]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[30]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (10041): Inferred latch for "s_readdata[31]" at TERASIC_IRM.v(55) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 55
Info (12128): Elaborating entity "IRDA_RECEIVE_Terasic" for hierarchy "Qsys:u0|TERASIC_IRM:ir_rx|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v Line: 67
Info (12128): Elaborating entity "Qsys_jtag_uart" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 276
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_w" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_r" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 312
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "motor_measure" for hierarchy "Qsys:u0|motor_measure:motor_measure_left" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 324
Warning (10036): Verilog HDL or VHDL warning at motor_measure.v(32): object "cnt_arr" assigned a value but never read File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 32
Warning (10230): Verilog HDL assignment warning at motor_measure.v(53): truncated value with size 32 to match size of target (1) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 53
Warning (10230): Verilog HDL assignment warning at motor_measure.v(73): truncated value with size 32 to match size of target (16) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 73
Warning (10230): Verilog HDL assignment warning at motor_measure.v(78): truncated value with size 32 to match size of target (16) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 78
Info (12128): Elaborating entity "TERAISC_AB_DECODER" for hierarchy "Qsys:u0|motor_measure:motor_measure_left|TERAISC_AB_DECODER:u_decoder" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v Line: 41
Info (12128): Elaborating entity "motor_run" for hierarchy "Qsys:u0|motor_run:motor_run_left" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 346
Info (10264): Verilog HDL Case Statement information at motor_run.sv(21): all case item expressions in this case statement are onehot File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_run.sv Line: 21
Info (12128): Elaborating entity "i2c_opencores" for hierarchy "Qsys:u0|i2c_opencores:mpu_i2c" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 370
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_opencores.v Line: 70
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_top.v Line: 253
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v Line: 164
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 361
Info (12128): Elaborating entity "Qsys_mpu_int" for hierarchy "Qsys:u0|Qsys_mpu_int:mpu_int" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 382
Info (12128): Elaborating entity "Qsys_nios2_gen2_0" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 413
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_test_bench" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_test_bench:the_Qsys_nios2_gen2_0_cpu_test_bench" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 6007
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_ic_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 7009
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 7075
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgj1.tdf
    Info (12023): Found entity 1: altsyncram_lgj1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_lgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgj1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_bht_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 7273
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 8230
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 8248
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_mult_cell" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 8833
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 9255
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpi1.tdf
    Info (12023): Found entity 1: altsyncram_fpi1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_fpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fpi1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_dc_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 9321
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 9433
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 10316
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Qsys_onchip_memory2_0" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 427
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Qsys_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "75000"
    Info (12134): Parameter "numwords_a" = "75000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n5n1.tdf
    Info (12023): Found entity 1: altsyncram_n5n1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_n5n1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_n5n1" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|decode_nma:decode3" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_n5n1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info (12023): Found entity 1: mux_kib File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/mux_kib.tdf Line: 22
Info (12128): Elaborating entity "mux_kib" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_n5n1:auto_generated|mux_kib:mux2" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_n5n1.tdf Line: 44
Info (12128): Elaborating entity "Qsys_pll_0" for hierarchy "Qsys:u0|Qsys_pll_0:pll_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 435
Info (12128): Elaborating entity "altera_pll" for hierarchy "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v Line: 88
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sonic_distance" for hierarchy "Qsys:u0|sonic_distance:sonic_distance_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 446
Warning (10230): Verilog HDL assignment warning at sonic_distance.v(23): truncated value with size 32 to match size of target (22) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v Line: 23
Warning (10230): Verilog HDL assignment warning at sonic_distance.v(35): truncated value with size 32 to match size of target (1) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v Line: 35
Warning (10230): Verilog HDL assignment warning at sonic_distance.v(58): truncated value with size 32 to match size of target (11) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v Line: 58
Warning (10230): Verilog HDL assignment warning at sonic_distance.v(74): truncated value with size 32 to match size of target (22) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v Line: 74
Info (12128): Elaborating entity "Qsys_sw" for hierarchy "Qsys:u0|Qsys_sw:sw" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 454
Info (12128): Elaborating entity "Qsys_sysid_qsys" for hierarchy "Qsys:u0|Qsys_sysid_qsys:sysid_qsys" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 461
Info (12128): Elaborating entity "Qsys_timer_0" for hierarchy "Qsys:u0|Qsys_timer_0:timer_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 472
Info (12128): Elaborating entity "Qsys_uart_bt" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 487
Warning (10036): Verilog HDL or VHDL warning at Qsys_uart_bt.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10) File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_q9a1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/scfifo_q9a1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_t0i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_dpfifo_d1a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "Qsys:u0|Qsys_uart_bt:uart_bt|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v Line: 271
Info (12128): Elaborating entity "Qsys_mm_interconnect_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 503
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:motor_run_right_avalon_master_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v Line: 95
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dc_motor_right_avalon_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v Line: 159
Info (12128): Elaborating entity "Qsys_mm_interconnect_1" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 553
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:motor_run_left_avalon_master_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 597
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 657
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dc_motor_left_avalon_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 721
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ir_rx_avalon_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 785
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sonic_distance_0_avalon_slave_0_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 849
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 913
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_ltc2308_0_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:motor_run_left_avalon_master_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 1186
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 1267
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 1351
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dc_motor_left_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dc_motor_left_avalon_slave_agent_rsp_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 1392
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2158
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router:router|Qsys_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2174
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_001_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_001:router_001|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv Line: 190
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2190
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_002:router_002|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_002.sv Line: 178
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_003" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2206
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_router_003_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_router_003:router_003|Qsys_mm_interconnect_1_router_003_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_003.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2336
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2353
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_demux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2406
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2429
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_cmd_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_cmd_mux_001:cmd_mux_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2446
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2554
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2673
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_rsp_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2726
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux_001.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v Line: 2755
Info (12128): Elaborating entity "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_mm_interconnect_2" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 644
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 905
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 965
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1029
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uart_bt_avalon_rs232_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1093
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:motor_measure_right_avalon_slave_0_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1157
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_i2c_avalon_slave_0_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1221
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1349
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1413
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1477
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1541
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:mpu_int_s1_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1605
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1669
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1750
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1831
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1915
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 1956
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mpu_i2c_avalon_slave_0_agent_rdata_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 2372
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 2872
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3263
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router:router|Qsys_mm_interconnect_2_router_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv Line: 194
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3279
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_001_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_001:router_001|Qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv Line: 180
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3295
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_002:router_002|Qsys_mm_interconnect_2_router_002_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv Line: 173
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_008" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3391
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_router_008_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_router_008:router_008|Qsys_mm_interconnect_2_router_008_default_decode:the_default_decode" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3505
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3555
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux:cmd_demux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3632
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_cmd_demux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_demux_001:cmd_demux_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3655
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux:cmd_mux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3672
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_cmd_mux_006" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_cmd_mux_006:cmd_mux_006" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3780
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux:rsp_demux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3871
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_rsp_demux_003" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_003:rsp_demux_003" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3922
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_rsp_demux_006" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_demux_006:rsp_demux_006" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 3979
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 4130
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_2_rsp_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 4153
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|Qsys_mm_interconnect_2_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v Line: 4187
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "Qsys_irq_mapper" for hierarchy "Qsys:u0|Qsys_irq_mapper:irq_mapper" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 656
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 667
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 741
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_001" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v Line: 804
Warning (12020): Port "jdo" on the entity instantiation of "the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.09.04.23:02:09 Progress: Loading sld718129a0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/ip/sld718129a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf
    Info (12023): Found entity 1: altsyncram_66j1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_66j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06j1.tdf
    Info (12023): Found entity 1: altsyncram_06j1 File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_06j1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Qsys:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a14" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_06j1.tdf Line: 458
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 222
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 223
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 232
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 235
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 236
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 237
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 238
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 239
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 240
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Qsys:u0|i2c_opencores:mpu_i2c|scl_pad_io" to the node "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL" into an OR gate File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_opencores.v Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 241
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 242
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 243
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 244
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 245
    Warning (13410): Pin "MTRR_N" is stuck at VCC File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 327
    Warning (13410): Pin "MTRL_P" is stuck at VCC File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 333
    Warning (13410): Pin "MTR_STBY" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 324
    Warning (13410): Pin "MPU_CS_n" is stuck at VCC File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 338
    Warning (13410): Pin "MPU_AD0_SDO" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 340
    Warning (13410): Pin "ESP32_EN" is stuck at VCC File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 347
    Warning (13410): Pin "ESP32_UART0_RTS" is stuck at GND File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 349
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 338 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_o" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 159
    Info (17048): Logic cell "Qsys:u0|i2c_opencores:mpu_i2c|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_o" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 163
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Qsys:u0|Qsys_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK1_50" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 226
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 228
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 246
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 311
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 311
    Warning (15610): No output dependent on input pin "ESP32_UART0_CTS" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 351
    Warning (15610): No output dependent on input pin "ESP32_CMD[3]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
    Warning (15610): No output dependent on input pin "ESP32_CMD[4]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
    Warning (15610): No output dependent on input pin "ESP32_CMD[5]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
    Warning (15610): No output dependent on input pin "ESP32_CMD[6]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
    Warning (15610): No output dependent on input pin "ESP32_CMD[7]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
    Warning (15610): No output dependent on input pin "ESP32_CMD[8]" File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v Line: 352
Info (21057): Implemented 6692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 60 bidirectional pins
    Info (21061): Implemented 5894 logic cells
    Info (21064): Implemented 646 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 5142 megabytes
    Info: Processing ended: Wed Sep 04 23:02:50 2019
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:02:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.map.smsg.


