var chimera_2chibios_2v1_80_2mcuconf_8h =
[
    [ "SDLOG_ALL_BUFFERS_SIZE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abf3ea4f6b58f67f72d53c6f7e35d76f0", null ],
    [ "SDLOG_MAX_MESSAGE_LEN", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a44f10bdd155d7e6d76a21b00bc10e6a4", null ],
    [ "SDLOG_NUM_FILES", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abfa7a6086a22ce269b39b1a7cd3ca4a1", null ],
    [ "SDLOG_QUEUE_BUCKETS", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab773feef7e8e53c9239138d7c8ca6345", null ],
    [ "STM32_ADC_ADC1_DMA_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a19080c8c395ae24df995fa57a2291465", null ],
    [ "STM32_ADC_ADC1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9", null ],
    [ "STM32_ADC_ADC1_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5a1f7bc818507d43f4d6592bff2ad486", null ],
    [ "STM32_ADC_ADC2_DMA_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6d5f6197c12d2a74a041b54d6e1b80a2", null ],
    [ "STM32_ADC_ADC2_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a65cadd46c1d4b5739f1ef3a623faf196", null ],
    [ "STM32_ADC_ADC2_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a14406df3e82b63f96a67959b5dbff667", null ],
    [ "STM32_ADC_ADC3_DMA_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a45424a47f5a33df11692d9763b72aa48", null ],
    [ "STM32_ADC_ADC3_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aba49d4d898766a690874ccc9e072e4e4", null ],
    [ "STM32_ADC_ADC3_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab34182c029cd8f6e924f1b449e3bae0e", null ],
    [ "STM32_ADC_ADCPRE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a47f41637b35e1b3176029cd1ea95e481", null ],
    [ "STM32_ADC_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a58e21948e78c6cf50c04e64363637dd4", null ],
    [ "STM32_ADC_USE_ADC1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a", null ],
    [ "STM32_ADC_USE_ADC2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0324f80d5775896053a81432c0475ac3", null ],
    [ "STM32_ADC_USE_ADC3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abdbb6a582b057e5065023d7b0fb27821", null ],
    [ "STM32_BKPRAM_ENABLE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2fc47be2589d2a861f2a7e94048d7035", null ],
    [ "STM32_CAN_CAN1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab", null ],
    [ "STM32_CAN_CAN2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aea17e07d4f22e7757ac6193ab9d72a15", null ],
    [ "STM32_CAN_USE_CAN1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd", null ],
    [ "STM32_CAN_USE_CAN2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a00b873df699111f00e6093ed5759e08e", null ],
    [ "STM32_CECSEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a46c6aa95fe5c9d31021a454c0ceeb1e7", null ],
    [ "STM32_CK48MSEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a37a20a773e7abb09096b89faa85e8897", null ],
    [ "STM32_CLOCK48_REQUIRED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab61440cd331858b31458b3ce72abf906", null ],
    [ "STM32_DAC_DAC1_CH1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a97e3b10a8ba64b330697293890ae9dfe", null ],
    [ "STM32_DAC_DAC1_CH1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0f4f7b6d6f81c3776c89d829bf32f318", null ],
    [ "STM32_DAC_DAC1_CH2_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#af5e7dd5c5bd6b91423c84da0f38b7821", null ],
    [ "STM32_DAC_DAC1_CH2_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a730e1cfbd99b7f3a0e6cdf03b224c9f4", null ],
    [ "STM32_DAC_DAC1_CH2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa2f70df5cf087cd6960d96a88fa9a8dc", null ],
    [ "STM32_DAC_DUAL_MODE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aede2afbb11fd84b6db4e101664b4b722", null ],
    [ "STM32_DAC_USE_DAC1_CH1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a44a9902eb911602a3e113a64907cc051", null ],
    [ "STM32_DAC_USE_DAC1_CH2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a50529a6ef0b6920d19203b8dd5473aa9", null ],
    [ "STM32_EXT_EXTI0_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6", null ],
    [ "STM32_EXT_EXTI10_15_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1", null ],
    [ "STM32_EXT_EXTI16_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a", null ],
    [ "STM32_EXT_EXTI17_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47", null ],
    [ "STM32_EXT_EXTI18_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873", null ],
    [ "STM32_EXT_EXTI19_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372", null ],
    [ "STM32_EXT_EXTI1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac582474e7199168a6fb09792124d6546", null ],
    [ "STM32_EXT_EXTI20_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a24c4b2fdc18208fbc2211c5b48a2cfc6", null ],
    [ "STM32_EXT_EXTI21_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aec9a95278305e7db267347988f442947", null ],
    [ "STM32_EXT_EXTI22_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac1360f0e97a4f7df89fd715f42ebaea7", null ],
    [ "STM32_EXT_EXTI2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4", null ],
    [ "STM32_EXT_EXTI3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3", null ],
    [ "STM32_EXT_EXTI4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e", null ],
    [ "STM32_EXT_EXTI5_9_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71", null ],
    [ "STM32_GPT_TIM11_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa4b3131ca12f2d5a12047abb987961a4", null ],
    [ "STM32_GPT_TIM12_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#acbf13880831c81c27d5c7f65c737f70f", null ],
    [ "STM32_GPT_TIM14_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a42381c2949b271a74c562c3502403881", null ],
    [ "STM32_GPT_TIM1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf", null ],
    [ "STM32_GPT_TIM2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce", null ],
    [ "STM32_GPT_TIM3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e", null ],
    [ "STM32_GPT_TIM4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8", null ],
    [ "STM32_GPT_TIM5_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1", null ],
    [ "STM32_GPT_TIM6_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206", null ],
    [ "STM32_GPT_TIM7_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae", null ],
    [ "STM32_GPT_TIM8_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad", null ],
    [ "STM32_GPT_TIM9_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7ec15e13e1cd4f876f8a4408e5cb1ed1", null ],
    [ "STM32_GPT_USE_TIM1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7", null ],
    [ "STM32_GPT_USE_TIM11", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa2b58d4e2c9e019ecd077794231a0a17", null ],
    [ "STM32_GPT_USE_TIM12", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a", null ],
    [ "STM32_GPT_USE_TIM14", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53", null ],
    [ "STM32_GPT_USE_TIM2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1", null ],
    [ "STM32_GPT_USE_TIM3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e", null ],
    [ "STM32_GPT_USE_TIM4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae", null ],
    [ "STM32_GPT_USE_TIM5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707", null ],
    [ "STM32_GPT_USE_TIM6", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e", null ],
    [ "STM32_GPT_USE_TIM7", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df", null ],
    [ "STM32_GPT_USE_TIM8", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01", null ],
    [ "STM32_GPT_USE_TIM9", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2ae899fce9dc050c533cf90d97599d27", null ],
    [ "STM32_HPRE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2", null ],
    [ "STM32_HSE_ENABLED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa", null ],
    [ "STM32_HSI_ENABLED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256", null ],
    [ "STM32_I2C1SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ae65a4622a3bf2b4807b3fcd5c06d3c51", null ],
    [ "STM32_I2C2SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a095a0989bba660c1719a339b9c09e25e", null ],
    [ "STM32_I2C3SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a8949d18b87dbd8844bbe634ade2fc48d", null ],
    [ "STM32_I2C4SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a395a8848a77cd7fa56b8a4b77920e650", null ],
    [ "STM32_I2C_BUSY_TIMEOUT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80", null ],
    [ "STM32_I2C_DMA_ERROR_HOOK", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a", null ],
    [ "STM32_I2C_I2C1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a", null ],
    [ "STM32_I2C_I2C1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48", null ],
    [ "STM32_I2C_I2C1_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#adae68423fc725ae1da125e4929e6de73", null ],
    [ "STM32_I2C_I2C1_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aaad3d45e3630b5efb746260aedba2bd2", null ],
    [ "STM32_I2C_I2C2_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02", null ],
    [ "STM32_I2C_I2C2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5", null ],
    [ "STM32_I2C_I2C2_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2b4cea50a1c9434b330a6a6f13432e00", null ],
    [ "STM32_I2C_I2C2_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3170ef2ff695720e55d0957eb1951a99", null ],
    [ "STM32_I2C_I2C3_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a43838b989448ecf9013b0e07e8bba565", null ],
    [ "STM32_I2C_I2C3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a978ffaebe063c8a9f64525ed2f13bd09", null ],
    [ "STM32_I2C_I2C4_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2a6e5217b0e9043cee7e9ba71f61b04c", null ],
    [ "STM32_I2C_I2C4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3f392ae1e653d31a009e08067694b626", null ],
    [ "STM32_I2C_USE_I2C1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d", null ],
    [ "STM32_I2C_USE_I2C2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c", null ],
    [ "STM32_I2C_USE_I2C3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a086d8965c7249503bdce6f9b4a7352cb", null ],
    [ "STM32_I2C_USE_I2C4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a97dafa0062dd2c7bad21469ea36f8418", null ],
    [ "STM32_I2SSRC", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a54203015c2973969adee1dd719010d3a", null ],
    [ "STM32_ICU_TIM1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed", null ],
    [ "STM32_ICU_TIM2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0", null ],
    [ "STM32_ICU_TIM3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d", null ],
    [ "STM32_ICU_TIM4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099", null ],
    [ "STM32_ICU_TIM5_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564", null ],
    [ "STM32_ICU_TIM8_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00", null ],
    [ "STM32_ICU_TIM9_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa1f8569a392f522faadcc52ec0e71b83", null ],
    [ "STM32_ICU_USE_TIM1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed", null ],
    [ "STM32_ICU_USE_TIM2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e", null ],
    [ "STM32_ICU_USE_TIM3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725", null ],
    [ "STM32_ICU_USE_TIM4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed", null ],
    [ "STM32_ICU_USE_TIM5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56", null ],
    [ "STM32_ICU_USE_TIM8", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d", null ],
    [ "STM32_ICU_USE_TIM9", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac08fa5f6e6f65e2c919ffd636fc888eb", null ],
    [ "STM32_LPTIM1SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4f813225df0ad5553219db6d5d9694da", null ],
    [ "STM32_LSE_ENABLED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa", null ],
    [ "STM32_LSI_ENABLED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370", null ],
    [ "STM32_MAC_BUFFERS_SIZE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#af1635e93ba4b8de905dfc7558fc043a3", null ],
    [ "STM32_MAC_ETH1_CHANGE_PHY_STATE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afd42d4db3b7dfc7e12f68466ccf55f15", null ],
    [ "STM32_MAC_ETH1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#addcd7b72b6811260a2a9a6ce03756b29", null ],
    [ "STM32_MAC_IP_CHECKSUM_OFFLOAD", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1a241d0b75f05fe97673e1bd71bff136", null ],
    [ "STM32_MAC_PHY_TIMEOUT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7607417f985da8e638c7871afc61003a", null ],
    [ "STM32_MAC_RECEIVE_BUFFERS", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a836b06331ed123d7742dd7aba7db02fd", null ],
    [ "STM32_MAC_TRANSMIT_BUFFERS", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a00ad81d320aaeb3ca4899228c4155848", null ],
    [ "STM32_MCO1PRE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aeadb80a063dd3d4975ca3947a18ff995", null ],
    [ "STM32_MCO1SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a66f4dea2ca69a6afdc2a05593ddb4999", null ],
    [ "STM32_MCO2PRE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7625378f7bf7e1a50a58739742839619", null ],
    [ "STM32_MCO2SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ada1164056ea271b26c923140f69ace87", null ],
    [ "STM32_NO_INIT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d", null ],
    [ "STM32_PLLI2SN_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa2179285dbf70d5d5a370c3353737813", null ],
    [ "STM32_PLLI2SP_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7b6200cd60fa224e90d495714e3b8fef", null ],
    [ "STM32_PLLI2SQ_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#adef65938285beae9672cebaafe1fc00a", null ],
    [ "STM32_PLLI2SR_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa6385bafac509e5ef0926a722fc54adb", null ],
    [ "STM32_PLLM_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#acba56aaa8c0bd717ad217771ee8300c2", null ],
    [ "STM32_PLLN_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a42a8bb439be9c6c643c7ab48f02ee662", null ],
    [ "STM32_PLLP_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0a2a10496ad437bb1bf6bf23892148e4", null ],
    [ "STM32_PLLQ_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#adc27d1e2fcdedcb56fc15a41e5f43d91", null ],
    [ "STM32_PLLSAIDIVR", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad0b5ddcffdcdbb3438268a281ed82588", null ],
    [ "STM32_PLLSAIN_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#adad1367e1eb26c3a6df6a358f44ce98e", null ],
    [ "STM32_PLLSAIP_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aacacec5795cca34be3ff692ffb8f1a13", null ],
    [ "STM32_PLLSAIQ_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a33922bdd7e2781286b82d9e778c98b3f", null ],
    [ "STM32_PLLSAIR_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0af6595a246fb86838a9c212d2451f23", null ],
    [ "STM32_PLLSRC", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32", null ],
    [ "STM32_PLS", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d", null ],
    [ "STM32_PPRE1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8", null ],
    [ "STM32_PPRE2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83", null ],
    [ "STM32_PVD_ENABLE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec", null ],
    [ "STM32_PWM_TIM1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770", null ],
    [ "STM32_PWM_TIM2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4", null ],
    [ "STM32_PWM_TIM3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592", null ],
    [ "STM32_PWM_TIM4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8", null ],
    [ "STM32_PWM_TIM5_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad", null ],
    [ "STM32_PWM_TIM8_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504", null ],
    [ "STM32_PWM_TIM9_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6f416a1eac8b8cea90cc80535a8269dd", null ],
    [ "STM32_PWM_USE_ADVANCED", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7", null ],
    [ "STM32_PWM_USE_TIM1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147", null ],
    [ "STM32_PWM_USE_TIM2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483", null ],
    [ "STM32_PWM_USE_TIM3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322", null ],
    [ "STM32_PWM_USE_TIM4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6", null ],
    [ "STM32_PWM_USE_TIM5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ae98fcb3612d26b3cf74c2d28e4994249", null ],
    [ "STM32_PWM_USE_TIM8", "chimera_2chibios_2v1_80_2mcuconf_8h.html#af9be48d9e825a860764b4a928124f046", null ],
    [ "STM32_PWM_USE_TIM9", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a78c57d64b293ef3b265175e2a2f9004a", null ],
    [ "STM32_RTCPRE_VALUE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aea50a21db71009ebc7951180dc0d29ea", null ],
    [ "STM32_RTCSEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca", null ],
    [ "STM32_SAI1SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7fafd3288056818d61ea1f1bcade3e76", null ],
    [ "STM32_SAI2SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6d927f3ec9e1302137fafe388a83d93a", null ],
    [ "STM32_SDC_SDMMC1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a88c6094436973474db53e155b3ebfe74", null ],
    [ "STM32_SDC_SDMMC1_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a679be1e536703334fe15be63f0a32ef8", null ],
    [ "STM32_SDC_SDMMC1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5f27dd3fc497bc38fc695c705ed1bb6a", null ],
    [ "STM32_SDC_SDMMC_CLOCK_DELAY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a39152e644ea1cbe066a9ea6df3be7f73", null ],
    [ "STM32_SDC_SDMMC_READ_TIMEOUT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1eeaffb87c5b75bdf0ec6ff5149bebde", null ],
    [ "STM32_SDC_SDMMC_UNALIGNED_SUPPORT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a876384340e8cf5cdd01d4292fa89e8c9", null ],
    [ "STM32_SDC_SDMMC_WRITE_TIMEOUT", "chimera_2chibios_2v1_80_2mcuconf_8h.html#abc31e984ff8585698be0665539a55a79", null ],
    [ "STM32_SDC_USE_SDMMC1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9945bfeb81c6b7c9a87e8e204ea57f35", null ],
    [ "STM32_SDMMCSEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1a7f3b366143d851323d251689599542", null ],
    [ "STM32_SERIAL_UART4_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648", null ],
    [ "STM32_SERIAL_UART5_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60", null ],
    [ "STM32_SERIAL_UART7_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4445b3a75a0fc5d7f3db9b459eeed083", null ],
    [ "STM32_SERIAL_UART8_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a361713b1a67a20593d97b6b898307115", null ],
    [ "STM32_SERIAL_USART1_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d", null ],
    [ "STM32_SERIAL_USART2_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0", null ],
    [ "STM32_SERIAL_USART3_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a", null ],
    [ "STM32_SERIAL_USART6_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad4450f9b0b7a50cdf4f86c67a67d030b", null ],
    [ "STM32_SERIAL_USE_UART4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e", null ],
    [ "STM32_SERIAL_USE_UART5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6", null ],
    [ "STM32_SERIAL_USE_UART7", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a10817b18623c26f1f8893b643bf4a2f4", null ],
    [ "STM32_SERIAL_USE_UART8", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad6490250ce5cb87946f86aa6abdc00b5", null ],
    [ "STM32_SERIAL_USE_USART1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d", null ],
    [ "STM32_SERIAL_USE_USART2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7", null ],
    [ "STM32_SERIAL_USE_USART3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377", null ],
    [ "STM32_SERIAL_USE_USART6", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5fa35e1fea5f5813af76c2d2b9c03215", null ],
    [ "STM32_SPI_DMA_ERROR_HOOK", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852", null ],
    [ "STM32_SPI_SPI1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c", null ],
    [ "STM32_SPI_SPI1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49", null ],
    [ "STM32_SPI_SPI1_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a620b74e1fca03c6e11c054d137c56524", null ],
    [ "STM32_SPI_SPI1_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9f72e7206a6300a9d86bccf73f85279a", null ],
    [ "STM32_SPI_SPI2_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0", null ],
    [ "STM32_SPI_SPI2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541", null ],
    [ "STM32_SPI_SPI2_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa499e5a7c6352b58178e0651483d88ee", null ],
    [ "STM32_SPI_SPI2_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9aefcd7246075d08426d5bc833e86b97", null ],
    [ "STM32_SPI_SPI3_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25", null ],
    [ "STM32_SPI_SPI3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10", null ],
    [ "STM32_SPI_SPI3_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#acb9e4ecbe8f121a049306536fa66542c", null ],
    [ "STM32_SPI_SPI3_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4d7890ef7b4b607b90eb9eafae504f0d", null ],
    [ "STM32_SPI_SPI4_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad78cc1c7409d2dbb6ebf63da1b2330cf", null ],
    [ "STM32_SPI_SPI4_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad78cc1c7409d2dbb6ebf63da1b2330cf", null ],
    [ "STM32_SPI_SPI4_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad78cc1c7409d2dbb6ebf63da1b2330cf", null ],
    [ "STM32_SPI_SPI4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2617c2198da4fd10839e0745b85e3905", null ],
    [ "STM32_SPI_SPI4_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a40edb7a64c15734c18ac7cbd31151b77", null ],
    [ "STM32_SPI_SPI4_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2720108beeba657b309f9537bb33cbdb", null ],
    [ "STM32_SPI_SPI5_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad747ea34a7a17673701fedb4b441bf6c", null ],
    [ "STM32_SPI_SPI5_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad6fda9b29002dd22717082e65542c940", null ],
    [ "STM32_SPI_SPI5_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#adfcd2fc6dcb56cd4ed66b2308d4b58e3", null ],
    [ "STM32_SPI_SPI6_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a50966593f2981b405801d73dda3283f8", null ],
    [ "STM32_SPI_SPI6_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ae84e1a989b1da284186186a43b5d9c2c", null ],
    [ "STM32_SPI_USE_SPI1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef", null ],
    [ "STM32_SPI_USE_SPI2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2", null ],
    [ "STM32_SPI_USE_SPI3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7", null ],
    [ "STM32_SPI_USE_SPI4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a14ecd24dab91af848b23f257e383999b", null ],
    [ "STM32_SPI_USE_SPI5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aaac58290bec7444ae54e9f0f74000a1e", null ],
    [ "STM32_SPI_USE_SPI6", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3bb57107ccd4836ae9070ba3000341f2", null ],
    [ "STM32_SRAM2_NOCACHE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a41936b81e5fd08241408ac46193ae51a", null ],
    [ "STM32_ST_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd", null ],
    [ "STM32_ST_USE_TIMER", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359", null ],
    [ "STM32_SW", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f", null ],
    [ "STM32_UART4SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6c796c55e8372456e4079f57656ee22c", null ],
    [ "STM32_UART5SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5dc72655b1e7f66b9e8e4b830724f935", null ],
    [ "STM32_UART7SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a58c9741fced167f2693ce50699d8e170", null ],
    [ "STM32_UART8SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a624c2f45087a89671d281a4a6a97f0b5", null ],
    [ "STM32_UART_DMA_ERROR_HOOK", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569", null ],
    [ "STM32_UART_UART4_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a02086c51746a93818f7b50d8d184bdfc", null ],
    [ "STM32_UART_UART4_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a13318059ca6faaff587992e69e22a7e0", null ],
    [ "STM32_UART_UART5_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a1b30eda5a6f930b068db7bc108e0478d", null ],
    [ "STM32_UART_UART5_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5df333941ca2fb9dec26a569e802dd57", null ],
    [ "STM32_UART_UART7_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a211c00f541d67a32c55d0f47f1297db5", null ],
    [ "STM32_UART_UART8_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ae56e2de32e00c7684a6996f14b2be348", null ],
    [ "STM32_UART_USART1_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25", null ],
    [ "STM32_UART_USART1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8", null ],
    [ "STM32_UART_USART1_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a969b79cb637b8b69cec9257705d74484", null ],
    [ "STM32_UART_USART1_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a02c568ae2c758034cdf478f81b447af3", null ],
    [ "STM32_UART_USART2_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1", null ],
    [ "STM32_UART_USART2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe", null ],
    [ "STM32_UART_USART3_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b", null ],
    [ "STM32_UART_USART3_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54", null ],
    [ "STM32_UART_USART3_RX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad5644ee22605eb7f136b390dba9f9725", null ],
    [ "STM32_UART_USART3_TX_DMA_STREAM", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a5339fe32096faad20bbcf31d2d5b45d1", null ],
    [ "STM32_UART_USART6_DMA_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7e58662e757ecd7f20e8135c82393312", null ],
    [ "STM32_UART_USART6_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aebae084c5d2daf88c58efd5a9c1d52af", null ],
    [ "STM32_UART_USE_UART4", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2bf6f75268559ffdb5d7f9b53a319267", null ],
    [ "STM32_UART_USE_UART5", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a51645272d956b6e1ec578bdcd88c88b0", null ],
    [ "STM32_UART_USE_UART7", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ab99e09e5d7cf617d243ad4e19bacf778", null ],
    [ "STM32_UART_USE_UART8", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a2669d1e2fc1b5dfeb3625ab795c3b07b", null ],
    [ "STM32_UART_USE_USART1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308", null ],
    [ "STM32_UART_USE_USART2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa", null ],
    [ "STM32_UART_USE_USART3", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c", null ],
    [ "STM32_UART_USE_USART6", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a6f5d3dfc7539503f8639d4be5b81928d", null ],
    [ "STM32_USART1SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a88ed161000188baad76db684cf751f17", null ],
    [ "STM32_USART2SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac61edaa8b7ad1604d18591de6c66a744", null ],
    [ "STM32_USART3SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a42b7db6a710541cd0e38fca6537b1546", null ],
    [ "STM32_USART6SEL", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac264f36c9e98409724821a0c7d93151d", null ],
    [ "STM32_USB_OTG1_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#aa6f3292830116ce88ed2268f15f45448", null ],
    [ "STM32_USB_OTG1_RX_FIFO_SIZE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3bef70abed53b8df90c5edb807077e37", null ],
    [ "STM32_USB_OTG2_IRQ_PRIORITY", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4026ae95617bb7ee1cbc32248e97e263", null ],
    [ "STM32_USB_OTG2_RX_FIFO_SIZE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a7c6ca71505c504cbd011d772af8cf665", null ],
    [ "STM32_USB_OTG_THREAD_PRIO", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a4d2cdf3f4db17ba5a02b3ceaa26d95d2", null ],
    [ "STM32_USB_OTG_THREAD_STACK_SIZE", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a312189ef5ee80551c65c5655dcd16edf", null ],
    [ "STM32_USB_OTGFIFO_FILL_BASEPRI", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a9ccd82d55af1633658db54858378c277", null ],
    [ "STM32_USB_USE_OTG1", "chimera_2chibios_2v1_80_2mcuconf_8h.html#ac7d6b8123d2eacf524927fc68f70baa1", null ],
    [ "STM32_USB_USE_OTG2", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a56a0c40fe1260ca2265cc01d42668ca7", null ],
    [ "STM32_WDG_USE_IWDG", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac", null ],
    [ "STM32F7xx_MCUCONF", "chimera_2chibios_2v1_80_2mcuconf_8h.html#a06ca1a72f6a4d636477b4bcfba7ca07e", null ]
];