// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // the AND gate takes in two inputs
    // the output is the AND of the inputs
    // the AND gate takes in two inputs
    // the output is the AND of the inputs
    // the AND gate takes in two inputs
    // the output is the AND of the inputs
    // the AND gate takes in two inputs
    // the output is the AND of the inputs

    // and_gate( a, b, out );

//  and_gate( a, b, out ) {
//    // ...
//  }

//  and_gate( a, b, out ) {
//    // ...
//  }

//  and_gate( a, b, out ) {
//    // ...
//  }

//  and_gate( a, b, out ) {
//    // ...
//  }


endmodule
