#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 09:14:21 2022
# Process ID: 3356
# Current directory: D:/intelligent_traffic_light/intellight/prototype
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15520 D:\intelligent_traffic_light\intellight\prototype\prototype.xpr
# Log file: D:/intelligent_traffic_light/intellight/prototype/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/prototype\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/prototype/prototype.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd}
connect_bd_net [get_bd_pins Accelerator_0/D_road0] [get_bd_pins Q_Matrix/D_road0]
connect_bd_net [get_bd_pins Accelerator_0/D_road1] [get_bd_pins Q_Matrix/D_road1]
connect_bd_net [get_bd_pins Accelerator_0/D_road2] [get_bd_pins Q_Matrix/D_road2]
connect_bd_net [get_bd_pins Accelerator_0/D_road3] [get_bd_pins Q_Matrix/D_road3]
delete_bd_objs [get_bd_nets wen0_1] [get_bd_ports wen0]
delete_bd_objs [get_bd_nets wea_0_1] [get_bd_ports wen]
delete_bd_objs [get_bd_nets addra_0_1] [get_bd_ports wr_addr]
delete_bd_objs [get_bd_nets dina_0_1] [get_bd_ports D_new]
delete_bd_objs [get_bd_nets addrb_0_1] [get_bd_ports rd_addr]
delete_bd_objs [get_bd_nets wen1_1] [get_bd_ports wen1]
delete_bd_objs [get_bd_nets wen2_1] [get_bd_ports wen2]
delete_bd_objs [get_bd_nets wen3_1] [get_bd_ports wen3]
connect_bd_net [get_bd_pins Accelerator_0/wen0] [get_bd_pins Q_Matrix/wen0]
connect_bd_net [get_bd_pins Accelerator_0/wen_bram] [get_bd_pins Q_Matrix/wen]
connect_bd_net [get_bd_pins Accelerator_0/wr_addr] [get_bd_pins Q_Matrix/wr_addr]
connect_bd_net [get_bd_pins Accelerator_0/D_new] [get_bd_pins Q_Matrix/D_new]
connect_bd_net [get_bd_pins Accelerator_0/rd_addr] [get_bd_pins Q_Matrix/rd_addr]
connect_bd_net [get_bd_pins Accelerator_0/wen1] [get_bd_pins Q_Matrix/wen1]
connect_bd_net [get_bd_pins Accelerator_0/wen2] [get_bd_pins Q_Matrix/wen2]
connect_bd_net [get_bd_pins Accelerator_0/wen3] [get_bd_pins Q_Matrix/wen3]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
connect_bd_net [get_bd_pins Accelerator_0/idle] [get_bd_pins axi_intc_0/intr]
startgroup
set_property -dict [list CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0]
endgroup
save_bd_design
connect_bd_net [get_bd_ports rst] [get_bd_pins Accelerator_0/rst]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_database:1.0 intellight_database_0
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells intellight_database_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
save_bd_design
