INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gayan/Lab_9/Lab_9.srcs/sources_1/new/Add_Subtract_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Subtract_4Bit
