# DMA Prototype
Simple DMA module prototype

### Objective
The goal is to create simple DMA system in VHDL language, consisting of:
* DMA Memory Block
* Network Controller
* Specificated system bus

Ð•he entire text of the task is presented in a task.pdf file