{"vcs1":{"timestamp_begin":1730258193.467230068, "rt":1.92, "ut":0.95, "st":0.35}}
{"vcselab":{"timestamp_begin":1730258195.493414310, "rt":1.10, "ut":0.36, "st":0.23}}
{"link":{"timestamp_begin":1730258196.685216077, "rt":0.43, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730258192.635720474}
{"VCS_COMP_START_TIME": 1730258192.635720474}
{"VCS_COMP_END_TIME": 1730258201.483337527}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333908}}
{"stitch_vcselab": {"peak_mem": 231584}}
