// Seed: 1938826450
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    output wire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    output wand id_12,
    output wire id_13,
    input supply1 id_14
);
  assign id_2 = id_3;
  supply1 id_16;
  wire id_17, id_18;
  wire id_19;
  always $display(1'b0);
  assign id_16 = id_11 ^ 1;
  tri1 id_20 = 1, id_21;
endmodule
module module_1 (
    input uwire id_0,
    output uwire void id_1,
    input tri0 id_2
);
  for (id_4 = 1; 1; id_1 = id_4) assign id_4 = id_2;
  wor id_5, id_6;
  uwire id_7;
  wire  id_8;
  assign id_7 = id_2;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
  assign id_4 = id_5 & id_0;
  tri1 id_13, id_14, id_15 = id_2;
  module_0 modCall_1 (
      id_13,
      id_15,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_1,
      id_1,
      id_13,
      id_7,
      id_7,
      id_14,
      id_4
  );
endmodule
