$date
	Sat Aug 10 22:01:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_testbench $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$scope module testbench $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 ! diff $end
$var wire 1 ' not_a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
b0 &
b0 %
0$
0#
0"
0!
$end
#10
1!
1"
1$
b1 &
#20
0"
0'
0$
1#
b1 %
b0 &
#30
0!
1$
b1 &
#40
b10 %
b10 &
