<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>top</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./top.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./top_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./top_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>./top.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\data_rate.v" module_class="HdlModule" name="data_rate" state="GOOD" type="2"/><module file="hdl\data_source.v" module_class="HdlModule" name="data_source" state="GOOD" type="2"/><module file="hdl\dbpsk_modulator.v" module_class="HdlModule" name="dbpsk_modulator" state="GOOD" type="2"/><module file="hdl\main_clock.v" module_class="HdlModule" name="main_clock" state="GOOD" type="2"/><module file="hdl\modulator.v" module_class="HdlModule" name="modulator" state="GOOD" type="2"/><module module_class="ComponentModule" name="pll_core::work" state="GOOD" type="1"/><module file="hdl\ten_mhz_clock.v" module_class="HdlModule" name="ten_mhz_clock" state="GOOD" type="2"/><module file="hdl\two_mhz_clock.v" module_class="HdlModule" name="two_mhz_clock" state="GOOD" type="2"/><module file="hdl\whitening.v" module_class="HdlModule" name="whitening" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>clock</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>reset</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>trigger_signal</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>signal_into_switch</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ref_signal</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>output_data_rate</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clock_out</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>output_signal</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RSS_EN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>input_data</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>