# 1 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts"






/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm8150.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sm8150.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm8150.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm8150.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <488>;
   dynamic-power-coefficient = <232>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
          compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <488>;
   dynamic-power-coefficient = <232>;
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };

  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <488>;
   dynamic-power-coefficient = <232>;
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <488>;
   dynamic-power-coefficient = <232>;
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <369>;
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <369>;
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <369>;
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <421>;
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 2>;
   operating-points-v2 = <&cpu7_opp_table>;
   interconnects = <&gem_noc 0 &mc_virt 1>,
     <&osm_l3 0 &osm_l3 1>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <355>;
    exit-latency-us = <909>;
    min-residency-us = <3934>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <241>;
    exit-latency-us = <1461>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    idle-state-name = "cluster-power-collapse";
    arm,psci-suspend-param = <0x4100c244>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
    local-timer-stop;
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu0_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <800000 9600000>;
  };

  cpu0_opp2: opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <800000 9600000>;
  };

  cpu0_opp3: opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <800000 12902400>;
  };

  cpu0_opp4: opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <800000 12902400>;
  };

  cpu0_opp5: opp-672000000 {
   opp-hz = /bits/ 64 <672000000>;
   opp-peak-kBps = <800000 15974400>;
  };

  cpu0_opp6: opp-768000000 {
   opp-hz = /bits/ 64 <768000000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  cpu0_opp7: opp-844800000 {
   opp-hz = /bits/ 64 <844800000>;
   opp-peak-kBps = <1804000 19660800>;
  };

  cpu0_opp8: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <1804000 22732800>;
  };

  cpu0_opp9: opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-peak-kBps = <1804000 22732800>;
  };

  cpu0_opp10: opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-peak-kBps = <2188000 25804800>;
  };

  cpu0_opp11: opp-1209600000 {
   opp-hz = /bits/ 64 <1209600000>;
   opp-peak-kBps = <2188000 31948800>;
  };

  cpu0_opp12: opp-1305600000 {
   opp-hz = /bits/ 64 <1305600000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  cpu0_opp13: opp-1382400000 {
   opp-hz = /bits/ 64 <1382400000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  cpu0_opp14: opp-1478400000 {
   opp-hz = /bits/ 64 <1478400000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  cpu0_opp15: opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <3072000 40550400>;
  };

  cpu0_opp16: opp-1632000000 {
   opp-hz = /bits/ 64 <1632000000>;
   opp-peak-kBps = <3072000 40550400>;
  };

  cpu0_opp17: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <3072000 43008000>;
  };

  cpu0_opp18: opp-1785600000 {
   opp-hz = /bits/ 64 <1785600000>;
   opp-peak-kBps = <3072000 43008000>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu4_opp1: opp-710400000 {
   opp-hz = /bits/ 64 <710400000>;
   opp-peak-kBps = <1804000 15974400>;
  };

  cpu4_opp2: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <2188000 19660800>;
  };

  cpu4_opp3: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <2188000 22732800>;
  };

  cpu4_opp4: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <3072000 25804800>;
  };

  cpu4_opp5: opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  cpu4_opp6: opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  cpu4_opp7: opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  cpu4_opp8: opp-1497600000 {
   opp-hz = /bits/ 64 <1497600000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  cpu4_opp9: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  cpu4_opp10: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <4068000 43008000>;
  };

  cpu4_opp11: opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <6220000 43008000>;
  };

  cpu4_opp12: opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <6220000 49152000>;
  };

  cpu4_opp13: opp-2016000000 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-peak-kBps = <7216000 49152000>;
  };

  cpu4_opp14: opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <8368000 49152000>;
  };

  cpu4_opp15: opp-2227200000 {
   opp-hz = /bits/ 64 <2227200000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu4_opp16: opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu4_opp17: opp-2419200000 {
   opp-hz = /bits/ 64 <2419200000>;
   opp-peak-kBps = <8368000 51609600>;
  };
 };

 cpu7_opp_table: opp-table-cpu7 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu7_opp1: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <2188000 19660800>;
  };

  cpu7_opp2: opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <2188000 22732800>;
  };

  cpu7_opp3: opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <3072000 25804800>;
  };

  cpu7_opp4: opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <3072000 31948800>;
  };

  cpu7_opp5: opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  cpu7_opp6: opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <4068000 31948800>;
  };

  cpu7_opp7: opp-1497600000 {
   opp-hz = /bits/ 64 <1497600000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  cpu7_opp8: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <4068000 40550400>;
  };

  cpu7_opp9: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <4068000 43008000>;
  };

  cpu7_opp10: opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <6220000 43008000>;
  };

  cpu7_opp11: opp-1920000000 {
   opp-hz = /bits/ 64 <1920000000>;
   opp-peak-kBps = <6220000 49152000>;
  };

  cpu7_opp12: opp-2016000000 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-peak-kBps = <7216000 49152000>;
  };

  cpu7_opp13: opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <8368000 49152000>;
  };

  cpu7_opp14: opp-2227200000 {
   opp-hz = /bits/ 64 <2227200000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp15: opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp16: opp-2419200000 {
   opp-hz = /bits/ 64 <2419200000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp17: opp-2534400000 {
   opp-hz = /bits/ 64 <2534400000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp18: opp-2649600000 {
   opp-hz = /bits/ 64 <2649600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp19: opp-2745600000 {
   opp-hz = /bits/ 64 <2745600000>;
   opp-peak-kBps = <8368000 51609600>;
  };

  cpu7_opp20: opp-2841600000 {
   opp-hz = /bits/ 64 <2841600000>;
   opp-peak-kBps = <8368000 51609600>;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm8150", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@85700000 {
   reg = <0x0 0x85700000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: memory@85d00000 {
   reg = <0x0 0x85d00000 0x0 0x140000>;
   no-map;
  };

  aop_mem: memory@85f00000 {
   reg = <0x0 0x85f00000 0x0 0x20000>;
   no-map;
  };

  aop_cmd_db: memory@85f20000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x85f20000 0x0 0x20000>;
   no-map;
  };

  smem_mem: memory@86000000 {
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
  };

  tz_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x3900000>;
   no-map;
  };

  rmtfs_mem: memory@89b00000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x89b00000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };

  camera_mem: memory@8b700000 {
   reg = <0x0 0x8b700000 0x0 0x500000>;
   no-map;
  };

  wlan_mem: memory@8bc00000 {
   reg = <0x0 0x8bc00000 0x0 0x180000>;
   no-map;
  };

  npu_mem: memory@8bd80000 {
   reg = <0x0 0x8bd80000 0x0 0x80000>;
   no-map;
  };

  adsp_mem: memory@8be00000 {
   reg = <0x0 0x8be00000 0x0 0x1a00000>;
   no-map;
  };

  mpss_mem: memory@8d800000 {
   reg = <0x0 0x8d800000 0x0 0x9600000>;
   no-map;
  };

  venus_mem: memory@96e00000 {
   reg = <0x0 0x96e00000 0x0 0x500000>;
   no-map;
  };

  slpi_mem: memory@97300000 {
   reg = <0x0 0x97300000 0x0 0x1400000>;
   no-map;
  };

  ipa_fw_mem: memory@98700000 {
   reg = <0x0 0x98700000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: memory@98710000 {
   reg = <0x0 0x98710000 0x0 0x5000>;
   no-map;
  };

  gpu_mem: memory@98715000 {
   reg = <0x0 0x98715000 0x0 0x2000>;
   no-map;
  };

  spss_mem: memory@98800000 {
   reg = <0x0 0x98800000 0x0 0x100000>;
   no-map;
  };

  cdsp_mem: memory@98900000 {
   reg = <0x0 0x98900000 0x0 0x1400000>;
   no-map;
  };

  qseecom_mem: memory@9e400000 {
   reg = <0x0 0x9e400000 0x0 0x1400000>;
   no-map;
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;

  interrupts = <0 576 1>;

  mboxes = <&apss_shared 6>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-lpass {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apss_shared 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 451 1>;

  mboxes = <&apss_shared 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;

  interrupts = <0 172 1>;

  mboxes = <&apss_shared 26>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm8150";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "sleep_clk";
   clocks = <&rpmhcc 0>,
     <&sleep_clk>;
  };

  gpi_dma0: dma-controller@800000 {
   compatible = "qcom,sm8150-gpi-dma";
   reg = <0 0x800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>,
         <0 256 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x00d6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  ethernet: ethernet@20000 {
   compatible = "qcom,sm8150-ethqos";
   reg = <0x0 0x00020000 0x0 0x10000>,
         <0x0 0x00036000 0x0 0x100>;
   reg-names = "stmmaceth", "rgmii";
   clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii";
   clocks = <&gcc 24>,
    <&gcc 29>,
    <&gcc 25>,
    <&gcc 27>;
   interrupts = <0 689 4>,
         <0 699 4>;
   interrupt-names = "macirq", "eth_lpi";

   power-domains = <&gcc 6>;
   resets = <&gcc 0>;

   iommus = <&apps_smmu 0x3C0 0x0>;

   snps,tso;
   rx-fifo-depth = <4096>;
   tx-fifo-depth = <4096>;

   status = "disabled";
  };


  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 121>,
     <&gcc 122>;
   iommus = <&apps_smmu 0xc3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 81>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x880000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 81>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 601 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 83>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x884000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 83>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 602 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 85>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x888000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 85>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_default>;
    interrupts = <0 603 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x88c000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 87>;
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 604 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x890000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 89>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    interrupts = <0 605 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x894000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 91>;
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 606 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c6: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x898000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 93>;
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_default>;
    interrupts = <0 607 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c7: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x89c000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 95>;
    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi7_default>;
    interrupts = <0 608 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sm8150-gpi-dma";
   reg = <0 0xa00000 0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>,
         <0 299 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x0616 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 123>,
     <&gcc 124>;
   iommus = <&apps_smmu 0x603 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa80000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 97>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_default>;
    interrupts = <0 353 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa84000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 99>;
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi9_default>;
    interrupts = <0 354 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa88000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 101>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_default>;
    interrupts = <0 355 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 103>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa8c000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 103>;
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_default>;
    interrupts = <0 356 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart2: serial@a90000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    interrupts = <0 357 4>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa90000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 105>;
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi12_default>;
    interrupts = <0 357 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c16: i2c@94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0094000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 107>;
    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c16_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi16: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xa94000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 107>;
    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi16_default>;
    interrupts = <0 358 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma2: dma-controller@c00000 {
   compatible = "qcom,sm8150-gpi-dma";
   reg = <0 0xc00000 0 0x60000>;
   interrupts = <0 588 4>,
         <0 589 4>,
         <0 590 4>,
         <0 591 4>,
         <0 592 4>,
         <0 593 4>,
         <0 594 4>,
         <0 595 4>,
         <0 596 4>,
         <0 597 4>,
         <0 598 4>,
         <0 599 4>,
         <0 600 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x07b6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_2: geniqup@cc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00cc0000 0x0 0x6000>;

   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 125>,
     <&gcc 126>;
   iommus = <&apps_smmu 0x7a3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c17: i2c@c80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c17_default>;
    interrupts = <0 373 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi17: spi@c80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc80000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 109>;
    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi17_default>;
    interrupts = <0 373 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c18: i2c@c84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c18_default>;
    interrupts = <0 583 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi18: spi@c84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc84000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 111>;
    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi18_default>;
    interrupts = <0 583 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c19: i2c@c88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c19_default>;
    interrupts = <0 584 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi19: spi@c88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc88000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 113>;
    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi19_default>;
    interrupts = <0 584 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c13: i2c@c8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 585 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@c8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc8c000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 115>;
    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi13_default>;
    interrupts = <0 585 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c14: i2c@c90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 117>;
    dmas = <&gpi_dma2 0 4 3>,
           <&gpi_dma2 1 4 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 586 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@c90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc90000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 117>;
    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi14_default>;
    interrupts = <0 586 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c15: i2c@c94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00c94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 587 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@c94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0xc94000 0 0x4000>;
    reg-names = "se";
    clock-names = "se";
    clocks = <&gcc 119>;
    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx", "rx";
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi15_default>;
    interrupts = <0 587 4>;
    spi-max-frequency = <50000000>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm8150-config-noc";
   reg = <0 0x01500000 0 0x7400>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sm8150-system-noc";
   reg = <0 0x01620000 0 0x19400>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@163a000 {
   compatible = "qcom,sm8150-mc-virt";
   reg = <0 0x0163a000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8150-aggre1-noc";
   reg = <0 0x016e0000 0 0xd080>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8150-aggre2-noc";
   reg = <0 0x01700000 0 0x20000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@1720000 {
   compatible = "qcom,sm8150-compute-noc";
   reg = <0 0x01720000 0 0x7000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm8150-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sm8150-llcc";
   reg = <0 0x09200000 0 0x200000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  pcie0: pci@1c00000 {
   compatible = "qcom,pcie-sm8150", "snps,dw-pcie";
   reg = <0 0x01c00000 0 0x3000>,
         <0 0x60000000 0 0xf1d>,
         <0 0x60000f20 0 0xa8>,
         <0 0x60001000 0 0x1000>,
         <0 0x60100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x60200000 0 0x60200000 0x0 0x100000>,
     <0x02000000 0x0 0x60300000 0 0x60300000 0x0 0x3d00000>;

   interrupts = <0 141 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 149 4>,
     <0 0 0 2 &intc 0 150 4>,
     <0 0 0 3 &intc 0 151 4>,
     <0 0 0 4 &intc 0 152 4>;

   clocks = <&gcc 55>,
     <&gcc 50>,
     <&gcc 52>,
     <&gcc 54>,
     <&gcc 56>,
     <&gcc 57>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "tbu";

   iommus = <&apps_smmu 0x1d80 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1d80 0x1>,
        <0x100 &apps_smmu 0x1d81 0x1>;

   resets = <&gcc 4>;
   reset-names = "pci";

   power-domains = <&gcc 0>;

   phys = <&pcie0_lane>;
   phy-names = "pciephy";

   perst-gpio = <&tlmm 35 0>;
   enable-gpio = <&tlmm 37 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&pcie0_default_state>;

   status = "disabled";
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sm8150-qmp-gen3x1-pcie-phy";
   reg = <0 0x01c06000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 66>,
     <&gcc 52>,
     <&gcc 48>;
   clock-names = "aux", "cfg_ahb", "refgen";

   resets = <&gcc 5>;
   reset-names = "phy";

   assigned-clocks = <&gcc 48>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie0_lane: phy@1c06200 {
    reg = <0 0x1c06200 0 0x170>,
          <0 0x1c06400 0 0x200>,
          <0 0x1c06800 0 0x1f0>,
          <0 0x1c06c00 0 0xf4>;
    clocks = <&gcc 55>;
    clock-names = "pipe0";

    #phy-cells = <0>;
    clock-output-names = "pcie_0_pipe_clk";
   };
  };

  pcie1: pci@1c08000 {
   compatible = "qcom,pcie-sm8150", "snps,dw-pcie";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x40000000 0 0xf1d>,
         <0 0x40000f20 0 0xa8>,
         <0 0x40001000 0 0x1000>,
         <0 0x40100000 0 0x100000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;

   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;

   interrupts = <0 307 1>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 434 4>,
     <0 0 0 2 &intc 0 435 4>,
     <0 0 0 3 &intc 0 438 4>,
     <0 0 0 4 &intc 0 439 4>;

   clocks = <&gcc 63>,
     <&gcc 58>,
     <&gcc 60>,
     <&gcc 62>,
     <&gcc 64>,
     <&gcc 65>,
     <&gcc 0>;
   clock-names = "pipe",
          "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "tbu";

   assigned-clocks = <&gcc 58>;
   assigned-clock-rates = <19200000>;

   iommus = <&apps_smmu 0x1e00 0x7f>;
   iommu-map = <0x0 &apps_smmu 0x1e00 0x1>,
        <0x100 &apps_smmu 0x1e01 0x1>;

   resets = <&gcc 6>;
   reset-names = "pci";

   power-domains = <&gcc 1>;

   phys = <&pcie1_lane>;
   phy-names = "pciephy";

   perst-gpio = <&tlmm 102 0>;
   enable-gpio = <&tlmm 104 0>;

   pinctrl-names = "default";
   pinctrl-0 = <&pcie1_default_state>;

   status = "disabled";
  };

  pcie1_phy: phy@1c0e000 {
   compatible = "qcom,sm8150-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c0e000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clocks = <&gcc 66>,
     <&gcc 60>,
     <&gcc 49>;
   clock-names = "aux", "cfg_ahb", "refgen";

   resets = <&gcc 7>;
   reset-names = "phy";

   assigned-clocks = <&gcc 49>;
   assigned-clock-rates = <100000000>;

   status = "disabled";

   pcie1_lane: phy@1c0e200 {
    reg = <0 0x1c0e200 0 0x170>,
          <0 0x1c0e400 0 0x200>,
          <0 0x1c0ea00 0 0x1f0>,
          <0 0x1c0e600 0 0x170>,
          <0 0x1c0e800 0 0x200>,
          <0 0x1c0ee00 0 0xf4>;
    clocks = <&gcc 63>;
    clock-names = "pipe0";

    #phy-cells = <0>;
    clock-output-names = "pcie_1_pipe_clk";
   };
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sm8150-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x2500>,
         <0 0x01d90000 0 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 25>;
   reset-names = "rst";

   iommus = <&apps_smmu 0x300 0>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk",
    "ice_core_clk";
   clocks =
    <&gcc 157>,
    <&gcc 3>,
    <&gcc 156>,
    <&gcc 169>,
    <&rpmhcc 0>,
    <&gcc 168>,
    <&gcc 166>,
    <&gcc 167>,
    <&gcc 160>;
   freq-table-hz =
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 300000000>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm8150-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "ref",
          "ref_aux";
   clocks = <&gcc 155>,
     <&gcc 163>;

   power-domains = <&gcc 3>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x16c>,
          <0 0x01d87600 0 0x200>,
          <0 0x01d87c00 0 0x200>,
          <0 0x01d87800 0 0x16c>,
          <0 0x01d87a00 0 0x200>;
    #phy-cells = <0>;
   };
  };

  ipa_virt: interconnect@1e00000 {
   compatible = "qcom,sm8150-ipa-virt";
   reg = <0 0x01e00000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_regs_1: syscon@1f60000 {
   compatible = "qcom,sm8150-tcsr", "syscon";
   reg = <0x0 0x01f60000 0x0 0x20000>;
  };

  remoteproc_slpi: remoteproc@2400000 {
   compatible = "qcom,sm8150-slpi-pas";
   reg = <0x0 0x02400000 0x0 0x4040>;

   interrupts-extended = <&intc 0 494 1>,
           <&slpi_smp2p_in 0 1>,
           <&slpi_smp2p_in 1 1>,
           <&slpi_smp2p_in 2 1>,
           <&slpi_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 3>,
     <&rpmhpd 2>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&slpi_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&slpi_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 170 1>;
    label = "dsps";
    qcom,remote-pid = <3>;
    mboxes = <&apss_shared 24>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "sdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x05a1 0x0>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x05a2 0x0>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x05a3 0x0>;

     };
    };
   };
  };

  gpu: gpu@2c00000 {





   compatible = "qcom,adreno-640.1",
         "qcom,adreno",
         "amd,imageon";

   reg = <0 0x02c00000 0 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0x401>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;

   status = "disabled";

   zap-shader {
    memory-region = <&gpu_mem>;
   };


   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-675000000 {
     opp-hz = /bits/ 64 <675000000>;
     opp-level = <320>;
    };

    opp-585000000 {
     opp-hz = /bits/ 64 <585000000>;
     opp-level = <256>;
    };

    opp-499200000 {
     opp-hz = /bits/ 64 <499200000>;
     opp-level = <224>;
    };

    opp-427000000 {
     opp-hz = /bits/ 64 <427000000>;
     opp-level = <192>;
    };

    opp-345000000 {
     opp-hz = /bits/ 64 <345000000>;
     opp-level = <128>;
    };

    opp-257000000 {
     opp-hz = /bits/ 64 <257000000>;
     opp-level = <64>;
    };
   };
  };

  gmu: gmu@2c6a000 {
   compatible = "qcom,adreno-gmu-640.1", "qcom,adreno-gmu";

   reg = <0 0x02c6a000 0 0x30000>,
         <0 0x0b290000 0 0x10000>,
         <0 0x0b490000 0 0x10000>;
   reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 3>,
     <&gpucc 6>,
     <&gcc 19>,
     <&gcc 40>;
   clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx", "gx";

   iommus = <&adreno_smmu 5 0x400>;

   operating-points-v2 = <&gmu_opp_table>;

   status = "disabled";

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  gpucc: clock-controller@2c90000 {
   compatible = "qcom,sm8150-gpucc";
   reg = <0 0x02c90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 37>,
     <&gcc 38>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@2ca0000 {
   compatible = "qcom,sm8150-smmu-500", "arm,mmu-500";
   reg = <0 0x02ca0000 0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 674 4>,
    <0 681 4>,
    <0 682 4>,
    <0 683 4>,
    <0 684 4>,
    <0 685 4>,
    <0 686 4>,
    <0 687 4>,
    <0 688 4>;
   clocks = <&gpucc 0>,
     <&gcc 40>,
     <&gcc 41>;
   clock-names = "ahb", "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  tlmm: pinctrl@3100000 {
   compatible = "qcom,sm8150-pinctrl";
   reg = <0x0 0x03100000 0x0 0x300000>,
         <0x0 0x03500000 0x0 0x300000>,
         <0x0 0x03900000 0x0 0x300000>,
         <0x0 0x03D00000 0x0 0x300000>;
   reg-names = "west", "east", "north", "south";
   interrupts = <0 208 4>;
   gpio-ranges = <&tlmm 0 0 176>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wakeup-parent = <&pdc>;

   qup_i2c0_default: qup-i2c0-default {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup0";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi0_default: qup-spi0-default {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "qup0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c1_default: qup-i2c1-default {
    mux {
     pins = "gpio114", "gpio115";
     function = "qup1";
    };

    config {
     pins = "gpio114", "gpio115";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi1_default: qup-spi1-default {
    pins = "gpio114", "gpio115", "gpio116", "gpio117";
    function = "qup1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c2_default: qup-i2c2-default {
    mux {
     pins = "gpio126", "gpio127";
     function = "qup2";
    };

    config {
     pins = "gpio126", "gpio127";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi2_default: qup-spi2-default {
    pins = "gpio126", "gpio127", "gpio128", "gpio129";
    function = "qup2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c3_default: qup-i2c3-default {
    mux {
     pins = "gpio144", "gpio145";
     function = "qup3";
    };

    config {
     pins = "gpio144", "gpio145";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi3_default: qup-spi3-default {
    pins = "gpio144", "gpio145", "gpio146", "gpio147";
    function = "qup3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c4_default: qup-i2c4-default {
    mux {
     pins = "gpio51", "gpio52";
     function = "qup4";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi4_default: qup-spi4-default {
    pins = "gpio51", "gpio52", "gpio53", "gpio54";
    function = "qup4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c5_default: qup-i2c5-default {
    mux {
     pins = "gpio121", "gpio122";
     function = "qup5";
    };

    config {
     pins = "gpio121", "gpio122";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi5_default: qup-spi5-default {
    pins = "gpio119", "gpio120", "gpio121", "gpio122";
    function = "qup5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c6_default: qup-i2c6-default {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup6";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi6_default: qup-spi6_default {
    pins = "gpio4", "gpio5", "gpio6", "gpio7";
    function = "qup6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c7_default: qup-i2c7-default {
    mux {
     pins = "gpio98", "gpio99";
     function = "qup7";
    };

    config {
     pins = "gpio98", "gpio99";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi7_default: qup-spi7_default {
    pins = "gpio98", "gpio99", "gpio100", "gpio101";
    function = "qup7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c8_default: qup-i2c8-default {
    mux {
     pins = "gpio88", "gpio89";
     function = "qup8";
    };

    config {
     pins = "gpio88", "gpio89";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi8_default: qup-spi8-default {
    pins = "gpio88", "gpio89", "gpio90", "gpio91";
    function = "qup8";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c9_default: qup-i2c9-default {
    mux {
     pins = "gpio39", "gpio40";
     function = "qup9";
    };

    config {
     pins = "gpio39", "gpio40";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi9_default: qup-spi9-default {
    pins = "gpio39", "gpio40", "gpio41", "gpio42";
    function = "qup9";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c10_default: qup-i2c10-default {
    mux {
     pins = "gpio9", "gpio10";
     function = "qup10";
    };

    config {
     pins = "gpio9", "gpio10";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi10_default: qup-spi10-default {
    pins = "gpio9", "gpio10", "gpio11", "gpio12";
    function = "qup10";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c11_default: qup-i2c11-default {
    mux {
     pins = "gpio94", "gpio95";
     function = "qup11";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi11_default: qup-spi11-default {
    pins = "gpio92", "gpio93", "gpio94", "gpio95";
    function = "qup11";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c12_default: qup-i2c12-default {
    mux {
     pins = "gpio83", "gpio84";
     function = "qup12";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi12_default: qup-spi12-default {
    pins = "gpio83", "gpio84", "gpio85", "gpio86";
    function = "qup12";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c13_default: qup-i2c13-default {
    mux {
     pins = "gpio43", "gpio44";
     function = "qup13";
    };

    config {
     pins = "gpio43", "gpio44";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi13_default: qup-spi13-default {
    pins = "gpio43", "gpio44", "gpio45", "gpio46";
    function = "qup13";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c14_default: qup-i2c14-default {
    mux {
     pins = "gpio47", "gpio48";
     function = "qup14";
    };

    config {
     pins = "gpio47", "gpio48";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi14_default: qup-spi14-default {
    pins = "gpio47", "gpio48", "gpio49", "gpio50";
    function = "qup14";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c15_default: qup-i2c15-default {
    mux {
     pins = "gpio27", "gpio28";
     function = "qup15";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi15_default: qup-spi15-default {
    pins = "gpio27", "gpio28", "gpio29", "gpio30";
    function = "qup15";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c16_default: qup-i2c16-default {
    mux {
     pins = "gpio86", "gpio85";
     function = "qup16";
    };

    config {
     pins = "gpio86", "gpio85";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi16_default: qup-spi16-default {
    pins = "gpio83", "gpio84", "gpio85", "gpio86";
    function = "qup16";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c17_default: qup-i2c17-default {
    mux {
     pins = "gpio55", "gpio56";
     function = "qup17";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi17_default: qup-spi17-default {
    pins = "gpio55", "gpio56", "gpio57", "gpio58";
    function = "qup17";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c18_default: qup-i2c18-default {
    mux {
     pins = "gpio23", "gpio24";
     function = "qup18";
    };

    config {
     pins = "gpio23", "gpio24";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi18_default: qup-spi18-default {
    pins = "gpio23", "gpio24", "gpio25", "gpio26";
    function = "qup18";
    drive-strength = <6>;
    bias-disable;
   };

   qup_i2c19_default: qup-i2c19-default {
    mux {
     pins = "gpio57", "gpio58";
     function = "qup19";
    };

    config {
     pins = "gpio57", "gpio58";
     drive-strength = <0x02>;
     bias-disable;
    };
   };

   qup_spi19_default: qup-spi19-default {
    pins = "gpio55", "gpio56", "gpio57", "gpio58";
    function = "qup19";
    drive-strength = <6>;
    bias-disable;
   };

   pcie0_default_state: pcie0-default {
    perst {
     pins = "gpio35";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio36";
     function = "pci_e0";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio37";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_default_state: pcie1-default {
    perst {
     pins = "gpio102";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-down;
    };

    clkreq {
     pins = "gpio103";
     function = "pci_e1";
     drive-strength = <2>;
     bias-pull-up;
    };

    wake {
     pins = "gpio104";
     function = "gpio";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sm8150-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x4040>;

   interrupts-extended = <&intc 0 266 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 7>,
     <&rpmhpd 0>;
   power-domain-names = "cx", "mss";

   memory-region = <&mpss_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 449 1>;
    label = "modem";
    qcom,remote-pid = <1>;
    mboxes = <&apss_shared 12>;
   };
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0 0x06002000 0 0x1000>,
         <0 0x16280000 0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06041000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06042000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;
     funnel1_in4: endpoint {
      remote-endpoint = <&swao_replicator_out>;
     };
    };
   };
  };

  funnel@6043000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06043000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel2_out: endpoint {
      remote-endpoint = <&merge_funnel_in2>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     reg = <2>;
     funnel2_in2: endpoint {
      remote-endpoint = <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06045000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };

    port@2 {
     reg = <2>;
     merge_funnel_in2: endpoint {
      remote-endpoint = <&funnel2_out>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06046000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     replicator_out0: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };

    port@1 {
     reg = <1>;
     replicator_out1: endpoint {
      remote-endpoint = <&replicator1_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in0: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf@6047000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06047000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&replicator_in0>;
     };
    };
   };

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&merge_funnel_out>;
     };
    };
   };
  };

  etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06048000 0 0x1000>;
   iommus = <&apps_smmu 0x05e0 0x0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out0>;
     };
    };
   };
  };

  replicator@604a000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x0604a000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;
     replicator1_out: endpoint {
      remote-endpoint = <&swao_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;
     replicator1_in: endpoint {
      remote-endpoint = <&replicator_out1>;
     };
    };
   };
  };

  funnel@6b08000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06b08000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     swao_funnel_out: endpoint {
      remote-endpoint = <&swao_etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;
     swao_funnel_in: endpoint {
      remote-endpoint = <&replicator1_out>;
     };
    };
   };
  };

  etf@6b09000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06b09000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     swao_etf_out: endpoint {
      remote-endpoint = <&swao_replicator_in>;
     };
    };
   };

   in-ports {
    port {
     swao_etf_in: endpoint {
      remote-endpoint = <&swao_funnel_out>;
     };
    };
   };
  };

  replicator@6b0a000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06b0a000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   qcom,replicator-loses-context;

   out-ports {
    port {
     swao_replicator_out: endpoint {
      remote-endpoint = <&funnel1_in4>;
     };
    };
   };

   in-ports {
    port {
     swao_replicator_in: endpoint {
      remote-endpoint = <&swao_etf_out>;
     };
    };
   };
  };

  etm@7040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07040000 0 0x1000>;

   cpu = <&CPU0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&apss_funnel_in0>;
     };
    };
   };
  };

  etm@7140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07140000 0 0x1000>;

   cpu = <&CPU1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&apss_funnel_in1>;
     };
    };
   };
  };

  etm@7240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07240000 0 0x1000>;

   cpu = <&CPU2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&apss_funnel_in2>;
     };
    };
   };
  };

  etm@7340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07340000 0 0x1000>;

   cpu = <&CPU3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&apss_funnel_in3>;
     };
    };
   };
  };

  etm@7440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07440000 0 0x1000>;

   cpu = <&CPU4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&apss_funnel_in4>;
     };
    };
   };
  };

  etm@7540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07540000 0 0x1000>;

   cpu = <&CPU5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&apss_funnel_in5>;
     };
    };
   };
  };

  etm@7640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07640000 0 0x1000>;

   cpu = <&CPU6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&apss_funnel_in6>;
     };
    };
   };
  };

  etm@7740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07740000 0 0x1000>;

   cpu = <&CPU7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&apss_funnel_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07800000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint = <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07810000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint = <&funnel2_in2>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint = <&apss_funnel_out>;
     };
    };
   };
  };

  remoteproc_cdsp: remoteproc@8300000 {
   compatible = "qcom,sm8150-cdsp-pas";
   reg = <0x0 0x08300000 0x0 0x4040>;

   interrupts-extended = <&intc 0 578 1>,
           <&cdsp_smp2p_in 0 1>,
           <&cdsp_smp2p_in 1 1>,
           <&cdsp_smp2p_in 2 1>,
           <&cdsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 7>;

   memory-region = <&cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&cdsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 574 1>;
    label = "cdsp";
    qcom,remote-pid = <5>;
    mboxes = <&apss_shared 4>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x1001 0x0460>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x1002 0x0460>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1003 0x0460>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1004 0x0460>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1005 0x0460>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1006 0x0460>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1007 0x0460>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x1008 0x0460>;
     };


    };
   };
  };

  usb_1_hsphy: phy@88e2000 {
   compatible = "qcom,sm8150-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e2000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 15>;
  };

  usb_2_hsphy: phy@88e3000 {
   compatible = "qcom,sm8150-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 16>;
  };

  usb_1_qmpphy: phy@88e9000 {
   compatible = "qcom,sm8150-qmp-usb3-phy";
   reg = <0 0x088e9000 0 0x18c>,
         <0 0x088e8000 0 0x10>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 183>,
     <&rpmhcc 0>,
     <&gcc 182>,
     <&gcc 185>;
   clock-names = "aux", "ref_clk_src", "ref", "com_aux";

   resets = <&gcc 18>,
     <&gcc 17>;
   reset-names = "phy", "common";

   usb_1_ssphy: phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x218>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 186>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };
  };

  usb_2_qmpphy: phy@88eb000 {
   compatible = "qcom,sm8150-qmp-usb3-uni-phy";
   reg = <0 0x088eb000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 188>,
     <&rpmhcc 0>,
     <&gcc 187>,
     <&gcc 190>;
   clock-names = "aux", "ref_clk_src", "ref", "com_aux";

   resets = <&gcc 20>,
     <&gcc 19>;
   reset-names = "phy", "common";

   usb_2_ssphy: phy@88eb200 {
    reg = <0 0x088eb200 0 0x200>,
          <0 0x088eb400 0 0x200>,
          <0 0x088eb800 0 0x800>,
          <0 0x088eb600 0 0x200>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 191>;
    clock-names = "pipe0";
    clock-output-names = "usb3_uni_phy_pipe_clk_src";
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sm8150-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 127>,
     <&gcc 128>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x6a0 0x0>;
   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  dc_noc: interconnect@9160000 {
   compatible = "qcom,sm8150-dc-noc";
   reg = <0 0x09160000 0 0x3200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9680000 {
   compatible = "qcom,sm8150-gem-noc";
   reg = <0 0x09680000 0 0x3e200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm8150-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 12>,
     <&gcc 172>,
     <&gcc 5>,
     <&gcc 176>,
     <&gcc 174>,
     <&gcc 187>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 174>,
       <&gcc 172>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts = <0 131 4>,
         <0 486 4>,
         <0 488 4>,
         <0 489 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 4>;

   resets = <&gcc 26>;

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x140 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  usb_2: usb@a8f8800 {
   compatible = "qcom,sm8150-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 13>,
     <&gcc 177>,
     <&gcc 6>,
     <&gcc 181>,
     <&gcc 179>,
     <&gcc 187>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 179>,
       <&gcc 177>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts = <0 136 4>,
         <0 487 4>,
         <0 490 4>,
         <0 491 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 5>;

   resets = <&gcc 27>;

   usb_2_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 138 4>;
    iommus = <&apps_smmu 0x160 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_2_hsphy>, <&usb_2_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  camnoc_virt: interconnect@ac00000 {
   compatible = "qcom,sm8150-camnoc-virt";
   reg = <0 0x0ac00000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8150-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x400>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sm8150-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupts = <0 389 1>;
   mboxes = <&apss_shared 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm8150-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <16>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm8150-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <8>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x0001100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x0100000>,
         <0x0 0x0e700000 0x0 0x00a0000>,
         <0x0 0x0c40a000 0x0 0x0026000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 481 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm8150-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>;
  };

  remoteproc_adsp: remoteproc@17300000 {
   compatible = "qcom,sm8150-adsp-pas";
   reg = <0x0 0x17300000 0x0 0x4040>;

   interrupts-extended = <&intc 0 162 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 7>;

   memory-region = <&adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 156 1>;
    label = "lpass";
    qcom,remote-pid = <2>;
    mboxes = <&apss_shared 8>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1b23 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1b24 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1b25 0x0>;
     };
    };
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
  };

  apss_shared: mailbox@17c00000 {
   compatible = "qcom,sm8150-apss-shared";
   reg = <0x0 0x17c00000 0x0 0x1000>;
   #mbox-cells = <1>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sm8150", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;

   frame@17c21000{
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c26000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
         <0x0 0x18210000 0x0 0x10000>,
         <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm8150-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8150-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp6 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp8 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp9 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp10 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp11 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  osm_l3: interconnect@18321000 {
   compatible = "qcom,sm8150-osm-l3";
   reg = <0 0x18321000 0 0x1400>;

   clocks = <&rpmhcc 0>, <&gcc 197>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18323000 {
   compatible = "qcom,cpufreq-hw";
   reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>,
         <0 0x18327800 0 0x1400>;
   reg-names = "freq-domain0", "freq-domain1",
        "freq-domain2";

   clocks = <&rpmhcc 0>, <&gcc 197>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  lmh_cluster1: lmh@18350800 {
   compatible = "qcom,sm8150-lmh";
   reg = <0 0x18350800 0 0x400>;
   interrupts = <0 33 4>;
   cpus = <&CPU4>;
   qcom,lmh-temp-arm-millicelsius = <60000>;
   qcom,lmh-temp-low-millicelsius = <84500>;
   qcom,lmh-temp-high-millicelsius = <85000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  lmh_cluster0: lmh@18358800 {
   compatible = "qcom,sm8150-lmh";
   reg = <0 0x18358800 0 0x400>;
   interrupts = <0 32 4>;
   cpus = <&CPU0>;
   qcom,lmh-temp-arm-millicelsius = <60000>;
   qcom,lmh-temp-low-millicelsius = <84500>;
   qcom,lmh-temp-high-millicelsius = <85000>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_mem>;
   clock-names = "cxo_ref_clk_pin", "qdss";
   clocks = <&rpmhcc 8>, <&aoss_qmp>;
   interrupts = <0 414 4>,
         <0 415 4>,
         <0 416 4>,
         <0 417 4>,
         <0 418 4>,
         <0 419 4>,
         <0 420 4>,
         <0 421 4>,
         <0 422 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>;
   iommus = <&apps_smmu 0x0640 0x1>;
   status = "disabled";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu4-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu4_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu5_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu6_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu7_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster1_crit: cluster1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 15>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  compute-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    compute_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    modem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  npu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 8>;

   trips {
    npu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-vec-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 9>;

   trips {
    modem_vec_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  modem-scl-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 10>;

   trips {
    modem_scl_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 11>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150b.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150b.dtsi"
/ {
 thermal-zones {
  pm8150b-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150b_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@2 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150b_vbus: dcdc@1100 {
   compatible = "qcom,pm8150b-vbus-reg";
   status = "disabled";
   reg = <0x1100>;
  };

  pm8150b_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150b_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150b_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x2 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   chg-temp@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
    label = "chg_temp";
   };
  };

  pm8150b_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x2 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm8150b_gpios: gpio@c000 {
   compatible = "qcom,pm8150b-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150b_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8150b_lpg: pwm {
   compatible = "qcom,pm8150b-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150l.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150l.dtsi"
/ {
 thermal-zones {
  pm8150l-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150l_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@4 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150l_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150l_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x4 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150l_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x4 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm8150l_gpios: gpio@c000 {
   compatible = "qcom,pm8150l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@5 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8150l_lpg: pwm {
   compatible = "qcom,pm8150l-lpg";

   #address-cells = <1>;
   #size-cells = <0>;
   #pwm-cells = <2>;

   status = "disabled";
  };

 };
};
# 15 "arch/arm64/boot/dts/qcom/sm8150-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. SM8150 MTP";
 compatible = "qcom,sm8150-mtp", "qcom,sm8150";

 aliases {
  serial0 = &uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
 };





 vreg_s4a_1p8: pm8150-s4 {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s4a_1p8";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&vph_pwr>;
 };
};

&apps_rsc {
 pm8150-rpmh-regulators {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;

  vdd-l1-l8-l11-supply = <&vreg_s6a_0p9>;
  vdd-l2-l10-supply = <&vreg_bob>;
  vdd-l3-l4-l5-l18-supply = <&vreg_s6a_0p9>;
  vdd-l6-l9-supply = <&vreg_s8c_1p3>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_2p0>;
  vdd-l13-l16-l17-supply = <&vreg_bob>;

  vreg_s5a_2p0: smps5 {
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2000000>;
  };

  vreg_s6a_0p9: smps6 {
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1128000>;
  };

  vdda_wcss_pll:
  vreg_l1a_0p75: ldo1 {
   regulator-min-microvolt = <752000>;
   regulator-max-microvolt = <752000>;
   regulator-initial-mode = <3>;
  };

  vdd_pdphy:
  vdda_usb_hs_3p1:
  vreg_l2a_3p1: ldo2 {
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a_0p8: ldo3 {
   regulator-min-microvolt = <480000>;
   regulator-max-microvolt = <932000>;
   regulator-initial-mode = <3>;
  };

  vdd_usb_hs_core:
  vdda_csi_0_0p9:
  vdda_csi_1_0p9:
  vdda_csi_2_0p9:
  vdda_csi_3_0p9:
  vdda_dsi_0_0p9:
  vdda_dsi_1_0p9:
  vdda_dsi_0_pll_0p9:
  vdda_dsi_1_pll_0p9:
  vdda_pcie_1ln_core:
  vdda_pcie_2ln_core:
  vdda_pll_hv_cc_ebi01:
  vdda_pll_hv_cc_ebi23:
  vdda_qrefs_0p875_5:
  vdda_sp_sensor:
  vdda_ufs_2ln_core_1:
  vdda_ufs_2ln_core_2:
  vdda_usb_ss_dp_core_1:
  vdda_usb_ss_dp_core_2:
  vdda_qlink_lv:
  vdda_qlink_lv_ck:
  vreg_l5a_0p875: ldo5 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a_1p2: ldo6 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a_1p8: ldo7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vddpx_10:
  vreg_l9a_1p2: ldo9 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10a_2p5: ldo10 {
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11a_0p8: ldo11 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vdd_qfprom:
  vdd_qfprom_sp:
  vdda_apc_cs_1p8:
  vdda_gfx_cs_1p8:
  vdda_usb_hs_1p8:
  vdda_qrefs_vref_1p8:
  vddpx_10_a:
  vreg_l12a_1p8: ldo12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a_2p7: ldo13 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2704000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a_1p7: ldo15 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1704000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16a_2p7: ldo16 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l17a_3p0: ldo17 {
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8150l-rpmh-regulators {
  compatible = "qcom,pm8150l-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;

  vdd-l1-l8-supply = <&vreg_s4a_1p8>;
  vdd-l2-l3-supply = <&vreg_s8c_1p3>;
  vdd-l4-l5-l6-supply = <&vreg_bob>;
  vdd-l7-l11-supply = <&vreg_bob>;
  vdd-l9-l10-supply = <&vreg_bob>;

  vdd-bob-supply = <&vph_pwr>;
  vdd-flash-supply = <&vreg_bob>;
  vdd-rgb-supply = <&vreg_bob>;

  vreg_bob: bob {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   regulator-initial-mode = <2>;
   regulator-allow-bypass;
  };

  vreg_s8c_1p3: smps8 {
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vdda_wcss_adcdac_1:
  vdda_wcss_adcdac_22:
  vreg_l2c_1p3: ldo2 {
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };

  vdda_hv_ebi0:
  vdda_hv_ebi1:
  vdda_hv_ebi2:
  vdda_hv_ebi3:
  vdda_hv_refgen0:
  vdda_qlink_hv_ck:
  vreg_l3c_1p2: ldo3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vddpx_5:
  vreg_l4c_1p8: ldo4 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vddpx_6:
  vreg_l5c_1p8: ldo5 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vddpx_2:
  vreg_l6c_2p9: ldo6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7c_3p0: ldo7 {
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9c_2p9: ldo9 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c_3p3: ldo10 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11c_3p3: ldo11 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8009-rpmh-regulators {
  compatible = "qcom,pm8009-rpmh-regulators";
  qcom,pmic-id = "f";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vreg_bob>;

  vdd-l2-supply = <&vreg_s8c_1p3>;
  vdd-l5-l6-supply = <&vreg_bob>;

  vreg_l2f_1p2: ldo2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5f_2p85: ldo5 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6f_2p85: ldo6 {
   regulator-initial-mode = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <2856000>;
  };
 };
};

&gmu {
 status = "okay";
};

&gpu {
 status = "okay";
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 status = "okay";

 linux,code = <114>;
};

&qupv3_id_1 {
 status = "okay";
};

&remoteproc_adsp {
 status = "okay";
 firmware-name = "qcom/sm8150/adsp.mdt";
};

&remoteproc_cdsp {
 status = "okay";
 firmware-name = "qcom/sm8150/cdsp.mdt";
};

&remoteproc_mpss {
 status = "okay";
 firmware-name = "qcom/sm8150/modem.mdt";
};

&remoteproc_slpi {
 status = "okay";
 firmware-name = "qcom/sm8150/slpi.mdt";
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <126 4>;
};

&uart2 {
 status = "okay";
};

&ufs_mem_hc {
 status = "okay";

 reset-gpios = <&tlmm 175 1>;

 vcc-supply = <&vreg_l10a_2p5>;
 vcc-max-microamp = <750000>;
 vccq-supply = <&vreg_l9a_1p2>;
 vccq-max-microamp = <700000>;
 vccq2-supply = <&vreg_s4a_1p8>;
 vccq2-max-microamp = <750000>;
};

&ufs_mem_phy {
 status = "okay";

 vdda-phy-supply = <&vdda_ufs_2ln_core_1>;
 vdda-pll-supply = <&vreg_l3c_1p2>;
};

&usb_1_hsphy {
 status = "okay";
 vdda-pll-supply = <&vdd_usb_hs_core>;
 vdda33-supply = <&vdda_usb_hs_3p1>;
 vdda18-supply = <&vdda_usb_hs_1p8>;
};

&usb_1_qmpphy {
 status = "okay";
 vdda-phy-supply = <&vreg_l3c_1p2>;
 vdda-pll-supply = <&vdda_usb_ss_dp_core_1>;
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "peripheral";
};

&wifi {
 status = "okay";

 vdd-0.8-cx-mx-supply = <&vdda_wcss_pll>;
 vdd-1.8-xo-supply = <&vreg_l7a_1p8>;
 vdd-1.3-rfa-supply = <&vdda_wcss_adcdac_1>;
 vdd-3.3-ch0-supply = <&vreg_l11c_3p3>;
};
