#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul  4 18:42:29 2025
# Process ID: 10944
# Current directory: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1
# Command line: vivado.exe -log BicubicDDRTest_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BicubicDDRTest_wrapper.tcl
# Log file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/BicubicDDRTest_wrapper.vds
# Journal file: D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1\vivado.jou
# Running On: DESKTOP-DD0PJLS, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 17103 MB
#-----------------------------------------------------------
source BicubicDDRTest_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Capstone/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.828 ; gain = 77.293
Command: read_checkpoint -auto_incremental -incremental D:/Capstone/BicubicDDRTest/BicubicDDRTest.srcs/utils_1/imports/synth_1/BicubicDDRTest_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Capstone/BicubicDDRTest/BicubicDDRTest.srcs/utils_1/imports/synth_1/BicubicDDRTest_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top BicubicDDRTest_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2023.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22216
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2471.297 ; gain = 338.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_wrapper' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/hdl/BicubicDDRTest_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:12]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_BicubicResizer_0_0' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_BicubicResizer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_BicubicResizer_0_0' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_BicubicResizer_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_axi_dma_0_1' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_axi_dma_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_axi_dma_0_1' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_axi_dma_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'BicubicDDRTest_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'BicubicDDRTest_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'BicubicDDRTest_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'BicubicDDRTest_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'BicubicDDRTest_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'BicubicDDRTest_axi_dma_0_1' has 64 connections declared, but only 59 given [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_axi_smc_1' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_axi_smc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_axi_smc_1' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_axi_smc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_ps8_0_axi_periph_1' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:448]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_KFHROV' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:743]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_auto_pc_0' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_auto_pc_0' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'BicubicDDRTest_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:970]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'BicubicDDRTest_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:970]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'BicubicDDRTest_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:970]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'BicubicDDRTest_auto_pc_0' has 60 connections declared, but only 57 given [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:970]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_KFHROV' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:743]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_ps8_0_axi_periph_1' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:448]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_rst_ps8_0_99M_0' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_rst_ps8_0_99M_0' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'BicubicDDRTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:345]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'BicubicDDRTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:345]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'BicubicDDRTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:345]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'BicubicDDRTest_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:345]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'BicubicDDRTest_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:345]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:352]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_system_ila_0_2' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_system_ila_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_system_ila_0_2' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_system_ila_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/.Xil/Vivado-10944-DESKTOP-DD0PJLS/realtime/BicubicDDRTest_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'BicubicDDRTest_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest' (0#1) [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:12]
INFO: [Synth 8-6155] done synthesizing module 'BicubicDDRTest_wrapper' (0#1) [D:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/hdl/BicubicDDRTest_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'BicubicResizer_0'. This will prevent further optimization [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:145]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:366]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:352]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/synth/BicubicDDRTest.v:156]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_KFHROV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_KFHROV is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2569.277 ; gain = 436.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.191 ; gain = 454.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2587.191 ; gain = 454.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2587.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'BicubicDDRTest_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0/BicubicDDRTest_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'BicubicDDRTest_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1_in_context.xdc] for cell 'BicubicDDRTest_i/axi_dma_0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1/BicubicDDRTest_axi_dma_0_1_in_context.xdc] for cell 'BicubicDDRTest_i/axi_dma_0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_auto_pc_0/BicubicDDRTest_auto_pc_0/BicubicDDRTest_auto_pc_0_in_context.xdc] for cell 'BicubicDDRTest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_auto_pc_0/BicubicDDRTest_auto_pc_0/BicubicDDRTest_auto_pc_0_in_context.xdc] for cell 'BicubicDDRTest_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0_in_context.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0/BicubicDDRTest_rst_ps8_0_99M_0_in_context.xdc] for cell 'BicubicDDRTest_i/rst_ps8_0_99M'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/BicubicDDRTest_axi_smc_1/BicubicDDRTest_axi_smc_1_in_context.xdc] for cell 'BicubicDDRTest_i/axi_smc'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_axi_smc_1/BicubicDDRTest_axi_smc_1/BicubicDDRTest_axi_smc_1_in_context.xdc] for cell 'BicubicDDRTest_i/axi_smc'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/BicubicDDRTest_system_ila_0_2/BicubicDDRTest_system_ila_0_2_in_context.xdc] for cell 'BicubicDDRTest_i/system_ila_0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_system_ila_0_2/BicubicDDRTest_system_ila_0_2/BicubicDDRTest_system_ila_0_2_in_context.xdc] for cell 'BicubicDDRTest_i/system_ila_0'
Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/BicubicDDRTest_BicubicResizer_0_0/BicubicDDRTest_BicubicResizer_0_0_in_context.xdc] for cell 'BicubicDDRTest_i/BicubicResizer_0'
Finished Parsing XDC File [d:/Capstone/BicubicDDRTest/BicubicDDRTest.gen/sources_1/bd/BicubicDDRTest/ip/BicubicDDRTest_BicubicResizer_0_0/BicubicDDRTest_BicubicResizer_0_0/BicubicDDRTest_BicubicResizer_0_0_in_context.xdc] for cell 'BicubicDDRTest_i/BicubicResizer_0'
Parsing XDC File [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'i_clk'. [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc:4]
Finished Parsing XDC File [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Capstone/Bicubic Resizer/Bicubic Resizer.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/BicubicDDRTest_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2620.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2620.039 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.039 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.039 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BicubicDDRTest_i/BicubicResizer_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.039 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.039 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module BicubicDDRTest_ps8_0_axi_periph_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2620.039 ; gain = 487.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3125.477 ; gain = 992.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3125.477 ; gain = 992.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3145.094 ; gain = 1012.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |BicubicDDRTest_auto_pc_0           |         1|
|2     |BicubicDDRTest_BicubicResizer_0_0  |         1|
|3     |BicubicDDRTest_axi_dma_0_1         |         1|
|4     |BicubicDDRTest_axi_smc_1           |         1|
|5     |BicubicDDRTest_rst_ps8_0_99M_0     |         1|
|6     |BicubicDDRTest_system_ila_0_2      |         1|
|7     |BicubicDDRTest_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |BicubicDDRTest_BicubicResizer_0  |     1|
|2     |BicubicDDRTest_auto_pc           |     1|
|3     |BicubicDDRTest_axi_dma_0         |     1|
|4     |BicubicDDRTest_axi_smc           |     1|
|5     |BicubicDDRTest_rst_ps8_0_99M     |     1|
|6     |BicubicDDRTest_system_ila_0      |     1|
|7     |BicubicDDRTest_zynq_ultra_ps_e_0 |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3150.820 ; gain = 985.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3150.820 ; gain = 1018.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3150.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3200.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5824dc9a
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3204.938 ; gain = 2072.199
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Capstone/BicubicDDRTest/BicubicDDRTest.runs/synth_1/BicubicDDRTest_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BicubicDDRTest_wrapper_utilization_synth.rpt -pb BicubicDDRTest_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 18:43:29 2025...
