// SPDX-License-Identifier: GPL-2.0-only
/*
 * Receive side of the Samsung MIPI DC-PHY on Google's gs201 (Tensor G2)
 *
 * The camera receiver block has one combined D-PHY/C-PHY slave per CSIS
 * link: links 0 and 1 have four data lanes, links 2-7 two each. An even
 * two-lane slave (2, 4, 6) and the odd one after it combine into one
 * four-lane receiver for the even link: the even slave's clock lane and
 * two data lanes, then the odd slave's two data lanes, which come first in
 * its window; the odd slave's clock lane is unused. A shared bias block
 * sits at offset 0x1000 of the PHY region, and one PMU isolation bit
 * covers all of them.
 *
 * Each slave also has a reset bit in the camera block's system registers
 * (Google's GPL DT: "samsung,reset-sysreg", bit = slave). Its lane
 * registers must not be accessed while it is held in reset, so the bits
 * are released before the lanes are programmed and set again after they
 * are turned off.
 *
 * Per-lane register layout (0x100 per lane, from Google's GPL
 * phy-exynos-mipi.c settings for DC-PHY version 0x0504):
 *   0x00 GNR_CON0 (bit 0: lane enable)  0x04 GNR_CON1
 *   0x08-0x24 ANA_CON0-7
 *   0x30 TIME_CON0 (7:0 settle count, 8: settle clock select)
 *   0x34 TIME_CON1  0x40 DESKEW_CON0 (bit 0: skew calibration)
 *   0x50 DESKEW_CON4
 * A link's clock lane comes first and its data lanes follow, except on the
 * odd two-lane links (3, 5, 7), where the two data lanes come first and the
 * clock lane is third.
 *
 * The receive settings the phone's own camera software uses aren't public
 * (Google's GPL driver has D-PHY values with different analog words, and
 * no C-PHY ones): the analog words of the bias block and of each lane, and
 * the HS settle count and skew delay, which depend on the lane rate (D-PHY)
 * or symbol rate (C-PHY) through a table. They come from a data file
 * the user generates from their own phone's software (tools/extract-camera-
 * data in the Omarchy Mobile project), named by the firmware-name property and
 * loaded when a link first powers on. Without the file no link powers on.
 *
 * zumapro (Tensor G4) has nine slaves for twelve CSIS links, all with the
 * clock lane first and up to four data lanes (three C-PHY trios) after it;
 * three are a clock lane only, which links 4, 6 and 9 enable next to their
 * own in four-lane D-PHY mode. The shared bias block, the PMU isolation word
 * and the data file are as on gs201; the reset bits are one per slave (the
 * layout from the camera HAL's register table and Google's GPL zuma DT).
 * Only the four-lane links are described; the two-lane and single-trio
 * splits (links 3, 5, 7, 8, 10, 11) and link 9 are not.
 *
 * C-PHY (Google's GPL code leaves it unimplemented): a consumer selects it
 * with phy_set_mode_ext(PHY_MODE_MIPI_DPHY, PHY_TYPE_CPHY), and the lanes
 * of phy_configure() are then trios and hs_clk_rate the symbol rate. Each
 * trio uses one data lane block; there is no clock lane.
 *
 * Data file layout (little endian, our own format):
 *   header   { __le32 magic "ODPH"; __le16 version (1); __le16 num_sections;
 *              __le32 reserved; }
 *   per section:
 *     { u8 type (0 D-PHY, 1 C-PHY); u8 num_cols; __le16 num_ops;
 *       __le16 num_rates; __le16 reserved; __le32 min_rate; __le32 max_rate; }
 *     num_ops   x { u8 block; u8 op; __le16 offset; __le32 value; __le32 mask; }
 *     num_rates x { __le32 min_rate; __le32 value[num_cols]; }
 * Rates are in Mbps per lane (D-PHY) or Msps per trio (C-PHY). Operations
 * run in order, grouped by block: the bias block (0), the clock lane (2,
 * D-PHY only), then each data lane or trio (1) in turn. op 0 writes value,
 * op 1 sets the bits of mask to value, op 2 sets the bits of mask to column
 * "value" of the rate table. Rate table rows ascend from min_rate; the last
 * one at or below the link's rate applies, and a rate outside
 * min_rate..max_rate is refused.
 */

#include <linux/bitfield.h>
#include <linux/debugfs.h>
#include <linux/bits.h>
#include <linux/delay.h>
#include <linux/firmware.h>
#include <linux/io.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/phy/phy.h>
#include <linux/phy/phy-mipi-dphy.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/seq_file.h>
#include <linux/soc/samsung/exynos-pmu.h>

#include <dt-bindings/phy/phy.h>

#define DCPHY_MAX_LINKS		12

#define DCPHY_BIAS_BASE		0x1000
#define DCPHY_M_BIAS_CON0	0x00
#define DCPHY_M_BIAS_CON1	0x04
#define DCPHY_M_BIAS_CON2	0x08
#define DCPHY_M_BIAS_CON3	0x0c
#define DCPHY_M_BIAS_CON4	0x10

#define DCPHY_LANE_STRIDE	0x100
#define DCPHY_GNR_CON0		0x00
#define DCPHY_TIME_CON0		0x30
#define DCPHY_TIME_SETTLE	GENMASK(7, 0)
/* C-PHY: up to three trios on a four-lane slave, two on a two-lane one */
#define DCPHY_CPHY_MAX_TRIOS	3

/* The data file (see the top of this file) */
#define DCPHY_FW_MAGIC		0x4850444f	/* "ODPH" */
#define DCPHY_FW_VERSION	1
#define DCPHY_FW_MAX_OPS	64
#define DCPHY_FW_MAX_RATES	256
#define DCPHY_FW_MAX_COLS	8

enum {
	DCPHY_MODE_DPHY,
	DCPHY_MODE_CPHY,
	DCPHY_NUM_MODES,
};

enum {
	DCPHY_BLOCK_BIAS,
	DCPHY_BLOCK_LANE,
	DCPHY_BLOCK_CLOCK,
};

enum {
	DCPHY_OP_WRITE,
	DCPHY_OP_UPDATE,
	DCPHY_OP_RATE,
};

struct gs201_dcphy_fw_header {
	__le32 magic;
	__le16 version;
	__le16 num_sections;
	__le32 reserved;
} __packed;

struct gs201_dcphy_fw_section {
	u8 type;
	u8 num_cols;
	__le16 num_ops;
	__le16 num_rates;
	__le16 reserved;
	__le32 min_rate;
	__le32 max_rate;
} __packed;

struct gs201_dcphy_fw_op {
	u8 block;
	u8 op;
	__le16 offset;
	__le32 value;
	__le32 mask;
} __packed;

struct gs201_dcphy_op {
	u8 block;
	u8 op;
	u16 offset;
	u32 value;
	u32 mask;
};

/* One mode's settings: operations and a rate table of num_cols columns */
struct gs201_dcphy_settings {
	struct gs201_dcphy_op *ops;
	unsigned int num_ops;
	u32 *rates;		/* num_rates rows of 1 + num_cols words */
	unsigned int num_rates;
	unsigned int num_cols;
	u32 min_rate;
	u32 max_rate;
};

/* PMU PHY_CTRL: bit 0 set = isolation bypassed (PHY usable) */
#define DCPHY_PMU_ISO_BYPASS	BIT(0)

struct gs201_dcphy;

struct gs201_dcphy_link {
	struct gs201_dcphy *dcphy;
	struct phy *phy;
	unsigned int index;
	u32 offset;		/* of the link's first lane in the PHY region */
	unsigned int max_lanes;
	bool data_first;	/* odd two-lane links: data, data, clock */
	bool can_pair;		/* even two-lane link: takes the next one's lanes */
	u32 partner_clk;	/* zumapro: a clock-only slave enabled with this one */
	u32 reset_bits;		/* the slaves' reset bits */
	bool cphy;		/* selected by the consumer with phy_set_mode_ext() */
	u32 settle;		/* TIME_CON0 settle count as last powered on */
	unsigned int lanes;	/* data lanes, or trios in C-PHY mode */
	unsigned long long rate;	/* per lane, bits/s */
	bool paired;		/* powered with the next link's data lanes */
	bool claimed;		/* data lanes in use by the link before */
	bool powered;
};

struct gs201_dcphy {
	struct device *dev;
	void __iomem *base;
	struct regmap *pmu;
	u32 iso_offset;
	struct regmap *sysreg;	/* optional: per-slave reset bits */
	u32 reset_offset;
	struct mutex lock;	/* isolation refcount, the settings */
	unsigned int active;
	const char *fw_name;
	bool loaded;
	struct gs201_dcphy_settings settings[DCPHY_NUM_MODES];
	unsigned int num_links;
	struct gs201_dcphy_link links[DCPHY_MAX_LINKS];
	struct dentry *debugfs;
};

/* Offset of each link's lane block and its layout */
struct gs201_dcphy_layout {
	u32 offset;
	unsigned int max_lanes;	/* 0: not described */
	bool data_first;
	bool can_pair;
	u32 partner_clk;
	u32 reset_bits;
};

struct gs201_dcphy_soc {
	const struct gs201_dcphy_layout *layout;
	unsigned int num_links;
};

/* gs201 (Google's GPL DT) */
static const struct gs201_dcphy_layout gs201_dcphy_layout[] = {
	{ 0x1300, 4, false, false, 0, BIT(0) }, { 0x1b00, 4, false, false, 0, BIT(1) },
	{ 0x2300, 2, false, true, 0, BIT(2) }, { 0x2600, 2, true, false, 0, BIT(3) },
	{ 0x2b00, 2, false, true, 0, BIT(4) }, { 0x2e00, 2, true, false, 0, BIT(5) },
	{ 0x3300, 2, false, true, 0, BIT(6) }, { 0x3600, 2, true, false, 0, BIT(7) },
};

static const struct gs201_dcphy_soc gs201_dcphy_gs201 = {
	.layout = gs201_dcphy_layout,
	.num_links = ARRAY_SIZE(gs201_dcphy_layout),
};

/* zumapro: link n's clock lane, and the clock-only partner of links 4 and 6 */
static const struct gs201_dcphy_layout zumapro_dcphy_layout[] = {
	[0] = { 0x1200, 4, false, false, 0, BIT(0) },
	[1] = { 0x1700, 4, false, false, 0, BIT(1) },
	[2] = { 0x2200, 4, false, false, 0, BIT(2) },
	[4] = { 0x2700, 4, false, false, 0x2c00, BIT(3) | BIT(4) },
	[6] = { 0x3100, 4, false, false, 0x3600, BIT(5) | BIT(6) },
	[11] = { },
};

static const struct gs201_dcphy_soc gs201_dcphy_zumapro = {
	.layout = zumapro_dcphy_layout,
	.num_links = ARRAY_SIZE(zumapro_dcphy_layout),
};

#define DCPHY_PAIR_LANES	4

/* Data lanes the link drives as powered: its own, or four as a pair */
static unsigned int gs201_dcphy_nr_lanes(struct gs201_dcphy_link *link)
{
	return link->paired ? DCPHY_PAIR_LANES : link->max_lanes;
}

/* Reset bits of the slaves the link uses */
static u32 gs201_dcphy_reset_mask(struct gs201_dcphy_link *link)
{
	return link->paired ? link->reset_bits |
			      link->dcphy->links[link->index + 1].reset_bits :
			      link->reset_bits;
}

static int gs201_dcphy_reset(struct gs201_dcphy_link *link, bool release)
{
	struct gs201_dcphy *dcphy = link->dcphy;
	u32 mask = gs201_dcphy_reset_mask(link);

	if (!dcphy->sysreg)
		return 0;

	return regmap_update_bits(dcphy->sysreg, dcphy->reset_offset, mask,
				  release ? mask : 0);
}

static void __iomem *gs201_dcphy_clk_lane(struct gs201_dcphy_link *link)
{
	u32 off = link->offset;

	if (link->data_first)
		off += 2 * DCPHY_LANE_STRIDE;

	return link->dcphy->base + off;
}

static void __iomem *gs201_dcphy_data_lane(struct gs201_dcphy_link *link,
					   unsigned int lane)
{
	unsigned int slot = link->data_first ? lane : lane + 1;

	return link->dcphy->base + link->offset + slot * DCPHY_LANE_STRIDE;
}

static void gs201_dcphy_update(void __iomem *reg, u32 mask, u32 val)
{
	u32 v = readl(reg);

	writel((v & ~mask) | (val & mask), reg);
}

static int gs201_dcphy_isolation(struct gs201_dcphy *dcphy, bool bypass)
{
	return regmap_update_bits(dcphy->pmu, dcphy->iso_offset,
				  DCPHY_PMU_ISO_BYPASS,
				  bypass ? DCPHY_PMU_ISO_BYPASS : 0);
}

static void gs201_dcphy_lanes_off(struct gs201_dcphy_link *link)
{
	unsigned int i;

	writel(0, gs201_dcphy_clk_lane(link) + DCPHY_GNR_CON0);
	if (link->partner_clk)
		writel(0, link->dcphy->base + link->partner_clk + DCPHY_GNR_CON0);
	for (i = 0; i < gs201_dcphy_nr_lanes(link); i++)
		writel(0, gs201_dcphy_data_lane(link, i) + DCPHY_GNR_CON0);
}

/* Check one section of the data file and keep it; dcphy->lock held. */
static int gs201_dcphy_parse_section(struct gs201_dcphy *dcphy,
				     const u8 **pos, const u8 *end)
{
	const struct gs201_dcphy_fw_section *h = (const void *)*pos;
	struct gs201_dcphy_settings *set;
	const struct gs201_dcphy_fw_op *fo;
	unsigned int n_ops, n_rates, n_cols, row, i;
	const __le32 *fr;
	size_t size;

	if (end - *pos < sizeof(*h))
		return -EINVAL;
	n_ops = le16_to_cpu(h->num_ops);
	n_rates = le16_to_cpu(h->num_rates);
	n_cols = h->num_cols;
	row = 1 + n_cols;
	if (h->type >= DCPHY_NUM_MODES || !n_ops || n_ops > DCPHY_FW_MAX_OPS ||
	    !n_rates || n_rates > DCPHY_FW_MAX_RATES || n_cols > DCPHY_FW_MAX_COLS)
		return -EINVAL;
	size = sizeof(*h) + n_ops * sizeof(*fo) + n_rates * row * sizeof(*fr);
	if (end - *pos < size)
		return -EINVAL;

	set = &dcphy->settings[h->type];
	if (set->ops)
		return -EINVAL;	/* a mode twice */
	set->min_rate = le32_to_cpu(h->min_rate);
	set->max_rate = le32_to_cpu(h->max_rate);
	if (set->max_rate < set->min_rate)
		return -EINVAL;

	set->ops = devm_kcalloc(dcphy->dev, n_ops, sizeof(*set->ops), GFP_KERNEL);
	set->rates = devm_kcalloc(dcphy->dev, n_rates * row, sizeof(u32), GFP_KERNEL);
	if (!set->ops || !set->rates)
		return -ENOMEM;

	fo = (const void *)(h + 1);
	for (i = 0; i < n_ops; i++, fo++) {
		struct gs201_dcphy_op *op = &set->ops[i];

		op->block = fo->block;
		op->op = fo->op;
		op->offset = le16_to_cpu(fo->offset);
		op->value = le32_to_cpu(fo->value);
		op->mask = le32_to_cpu(fo->mask);
		if (op->block > DCPHY_BLOCK_CLOCK || op->op > DCPHY_OP_RATE ||
		    op->offset % 4 || op->offset >= DCPHY_LANE_STRIDE ||
		    (op->block == DCPHY_BLOCK_CLOCK &&
		     h->type == DCPHY_MODE_CPHY) ||
		    (op->op != DCPHY_OP_WRITE && !op->mask) ||
		    (op->op == DCPHY_OP_UPDATE && op->value & ~op->mask) ||
		    (op->op == DCPHY_OP_RATE && op->value >= n_cols))
			return -EINVAL;
		/* blocks in order: bias, clock lane, data lanes */
		if (i && (op->block == DCPHY_BLOCK_BIAS ?
			  set->ops[i - 1].block != DCPHY_BLOCK_BIAS :
			  op->block == DCPHY_BLOCK_CLOCK &&
			  set->ops[i - 1].block == DCPHY_BLOCK_LANE))
			return -EINVAL;
	}

	fr = (const void *)fo;
	for (i = 0; i < n_rates * row; i++)
		set->rates[i] = le32_to_cpu(fr[i]);
	for (i = 0; i < n_rates; i++) {
		u32 min = set->rates[i * row];

		if ((i == 0 && min != set->min_rate) ||
		    (i && min <= set->rates[(i - 1) * row]) || min > set->max_rate)
			return -EINVAL;
	}
	for (i = 0; i < n_ops; i++)
		if (set->ops[i].op == DCPHY_OP_RATE) {
			unsigned int r, col = 1 + set->ops[i].value;

			for (r = 0; r < n_rates; r++)
				if (set->rates[r * row + col] & ~set->ops[i].mask)
					return -EINVAL;
		}

	set->num_ops = n_ops;
	set->num_rates = n_rates;
	set->num_cols = n_cols;
	*pos += size;

	return 0;
}

/* Load and check the data file once; dcphy->lock held. */
static int gs201_dcphy_load(struct gs201_dcphy *dcphy)
{
	const struct gs201_dcphy_fw_header *h;
	const struct firmware *fw;
	const u8 *pos, *end;
	unsigned int i, n;
	int ret;

	if (dcphy->loaded)
		return 0;

	if (!dcphy->fw_name) {
		dev_err(dcphy->dev, "no firmware-name: the PHY settings file is needed\n");
		return -EINVAL;
	}

	ret = request_firmware(&fw, dcphy->fw_name, dcphy->dev);
	if (ret) {
		dev_err(dcphy->dev,
			"PHY settings %s not loaded (%d): generate them from your phone's software\n",
			dcphy->fw_name, ret);
		return ret;
	}

	ret = -EINVAL;
	if (fw->size < sizeof(*h))
		goto bad;
	h = (const void *)fw->data;
	n = le16_to_cpu(h->num_sections);
	if (le32_to_cpu(h->magic) != DCPHY_FW_MAGIC ||
	    le16_to_cpu(h->version) != DCPHY_FW_VERSION ||
	    !n || n > DCPHY_NUM_MODES)
		goto bad;

	pos = (const u8 *)(h + 1);
	end = fw->data + fw->size;
	for (i = 0; i < n; i++) {
		ret = gs201_dcphy_parse_section(dcphy, &pos, end);
		if (ret)
			goto bad;
	}
	if (pos != end) {
		ret = -EINVAL;
		goto bad;
	}

	dcphy->loaded = true;
	dev_info(dcphy->dev, "PHY settings from %s: D-PHY %u writes, %u rate ranges; C-PHY %u writes, %u rate ranges\n",
		 dcphy->fw_name,
		 dcphy->settings[DCPHY_MODE_DPHY].num_ops,
		 dcphy->settings[DCPHY_MODE_DPHY].num_rates,
		 dcphy->settings[DCPHY_MODE_CPHY].num_ops,
		 dcphy->settings[DCPHY_MODE_CPHY].num_rates);
	ret = 0;
	goto out;

bad:
	for (i = 0; i < DCPHY_NUM_MODES; i++)
		dcphy->settings[i] = (struct gs201_dcphy_settings){ };
	dev_err(dcphy->dev, "PHY settings %s: bad data file (%d)\n",
		dcphy->fw_name, ret);
out:
	release_firmware(fw);
	return ret;
}

/* The link's settings and rate table row, or NULL with an error logged */
static const u32 *gs201_dcphy_rate_row(struct gs201_dcphy_link *link,
				       const struct gs201_dcphy_settings *set)
{
	unsigned int rate = div_u64(link->rate, 1000000);
	unsigned int row = 1 + set->num_cols, i;

	if (!set->ops) {
		dev_err(link->dcphy->dev, "link %u: no %s settings in %s\n",
			link->index, link->cphy ? "C-PHY" : "D-PHY",
			link->dcphy->fw_name);
		return NULL;
	}
	if (rate < set->min_rate || rate > set->max_rate) {
		dev_err(link->dcphy->dev, "link %u: %u %s outside the settings' %u-%u\n",
			link->index, rate, link->cphy ? "Msps" : "Mbps",
			set->min_rate, set->max_rate);
		return NULL;
	}

	for (i = set->num_rates - 1; i && set->rates[i * row] > rate; i--)
		;

	return &set->rates[i * row + 1];
}

static void gs201_dcphy_run_block(const struct gs201_dcphy_settings *set,
				  const u32 *cols, unsigned int block,
				  void __iomem *base)
{
	unsigned int i;

	for (i = 0; i < set->num_ops; i++) {
		const struct gs201_dcphy_op *op = &set->ops[i];

		if (op->block != block)
			continue;
		switch (op->op) {
		case DCPHY_OP_WRITE:
			writel(op->value, base + op->offset);
			break;
		case DCPHY_OP_UPDATE:
			gs201_dcphy_update(base + op->offset, op->mask, op->value);
			break;
		case DCPHY_OP_RATE:
			gs201_dcphy_update(base + op->offset, op->mask,
					   cols[op->value]);
			break;
		}
	}
}

/*
 * Program the link's lanes from the data file: the lanes off, the bias
 * block, the clock lane (D-PHY), then each data lane or trio, whose last
 * operation enables it.
 */
static int gs201_dcphy_lanes_on(struct gs201_dcphy_link *link)
{
	struct gs201_dcphy *dcphy = link->dcphy;
	const struct gs201_dcphy_settings *set =
		&dcphy->settings[link->cphy ? DCPHY_MODE_CPHY : DCPHY_MODE_DPHY];
	const u32 *cols = gs201_dcphy_rate_row(link, set);
	unsigned int i;

	if (!cols)
		return -EINVAL;

	gs201_dcphy_lanes_off(link);
	fsleep(200);

	gs201_dcphy_run_block(set, cols, DCPHY_BLOCK_BIAS,
			      dcphy->base + DCPHY_BIAS_BASE);
	if (!link->cphy) {
		gs201_dcphy_run_block(set, cols, DCPHY_BLOCK_CLOCK,
				      gs201_dcphy_clk_lane(link));
		/* zumapro four-lane D-PHY: the partner's clock enable, as the link's */
		if (link->partner_clk && link->lanes > 2)
			writel(readl(gs201_dcphy_clk_lane(link) + DCPHY_GNR_CON0),
			       dcphy->base + link->partner_clk + DCPHY_GNR_CON0);
	}
	for (i = 0; i < link->lanes; i++)
		gs201_dcphy_run_block(set, cols, DCPHY_BLOCK_LANE,
				      gs201_dcphy_data_lane(link, i));

	link->settle = FIELD_GET(DCPHY_TIME_SETTLE,
				 readl(gs201_dcphy_data_lane(link, 0) +
				       DCPHY_TIME_CON0));
	fsleep(200);

	return 0;
}

static int gs201_dcphy_set_mode(struct phy *phy, enum phy_mode mode, int submode)
{
	struct gs201_dcphy_link *link = phy_get_drvdata(phy);

	if (mode != PHY_MODE_MIPI_DPHY)
		return -EINVAL;

	switch (submode) {
	case 0:
	case PHY_TYPE_DPHY:
		link->cphy = false;
		return 0;
	case PHY_TYPE_CPHY:
		link->cphy = true;
		return 0;
	default:
		return -EINVAL;
	}
}

static int gs201_dcphy_configure(struct phy *phy, union phy_configure_opts *opts)
{
	struct gs201_dcphy_link *link = phy_get_drvdata(phy);
	struct phy_configure_opts_mipi_dphy *d = &opts->mipi_dphy;

	if (link->cphy) {
		/* a trio per data lane block; no pairs in C-PHY mode */
		if (d->lanes < 1 ||
		    d->lanes > min(link->max_lanes, DCPHY_CPHY_MAX_TRIOS))
			return -EINVAL;
	} else if (d->lanes < 1 || d->lanes > (link->can_pair ? DCPHY_PAIR_LANES :
						    link->max_lanes)) {
		return -EINVAL;
	}
	if (d->hs_clk_rate < 80000000ULL || d->hs_clk_rate > 6500000000ULL)
		return -EINVAL;

	link->lanes = d->lanes;
	link->rate = d->hs_clk_rate;

	return 0;
}

static int gs201_dcphy_power_on(struct phy *phy)
{
	struct gs201_dcphy_link *link = phy_get_drvdata(phy);
	struct gs201_dcphy *dcphy = link->dcphy;
	int ret = 0;

	if (!link->lanes) {
		dev_err(dcphy->dev, "link %u: not configured\n", link->index);
		return -EINVAL;
	}

	mutex_lock(&dcphy->lock);
	if (link->powered || link->claimed) {
		dev_err(dcphy->dev, "link %u: already in use\n", link->index);
		ret = -EBUSY;
		goto out;
	}

	ret = gs201_dcphy_load(dcphy);
	if (ret)
		goto out;

	if (link->lanes > link->max_lanes) {
		struct gs201_dcphy_link *next = &dcphy->links[link->index + 1];

		if (next->powered) {
			dev_err(dcphy->dev, "link %u: link %u is in use, no four-lane pair\n",
				link->index, next->index);
			ret = -EBUSY;
			goto out;
		}
		next->claimed = true;
		link->paired = true;
	}

	if (!dcphy->active) {
		ret = gs201_dcphy_isolation(dcphy, true);
		if (ret)
			goto err_unpair;
	}
	dcphy->active++;

	/* Out of reset before any lane register is touched */
	ret = gs201_dcphy_reset(link, true);
	if (ret)
		goto err_isolation;

	ret = gs201_dcphy_lanes_on(link);
	if (ret)
		goto err_reset;
	link->powered = true;

	/* Bring-up: is the isolation really released, and the lanes on? */
	{
		void __iomem *bias = dcphy->base + DCPHY_BIAS_BASE;
		unsigned int iso = 0, rst = 0;

		regmap_read(dcphy->pmu, dcphy->iso_offset, &iso);
		if (dcphy->sysreg)
			regmap_read(dcphy->sysreg, dcphy->reset_offset, &rst);
		dev_info(dcphy->dev, "link %u: %s %u %s%s at %llu %s, settle %u; PMU 0x%x = 0x%x, reset 0x%x, clock lane GNR_CON0 0x%x, bias 0x%x 0x%x 0x%x 0x%x 0x%x\n",
			 link->index, link->cphy ? "C-PHY" : "D-PHY",
			 link->lanes, link->cphy ? "trios" : "lanes",
			 link->paired ? " (with the next link's)" : "",
			 link->rate, link->cphy ? "sps" : "bps",
			 link->settle,
			 dcphy->iso_offset, iso, rst,
			 readl(gs201_dcphy_clk_lane(link) + DCPHY_GNR_CON0),
			 readl(bias + DCPHY_M_BIAS_CON0),
			 readl(bias + DCPHY_M_BIAS_CON1),
			 readl(bias + DCPHY_M_BIAS_CON2),
			 readl(bias + DCPHY_M_BIAS_CON3),
			 readl(bias + DCPHY_M_BIAS_CON4));
	}
	mutex_unlock(&dcphy->lock);
	return 0;

err_reset:
	gs201_dcphy_reset(link, false);
err_isolation:
	if (!--dcphy->active)
		gs201_dcphy_isolation(dcphy, false);
err_unpair:
	if (link->paired) {
		dcphy->links[link->index + 1].claimed = false;
		link->paired = false;
	}
out:
	mutex_unlock(&dcphy->lock);
	return ret;
}

static int gs201_dcphy_power_off(struct phy *phy)
{
	struct gs201_dcphy_link *link = phy_get_drvdata(phy);
	struct gs201_dcphy *dcphy = link->dcphy;
	int ret = 0;

	mutex_lock(&dcphy->lock);
	if (!link->powered)
		goto out;

	gs201_dcphy_lanes_off(link);
	gs201_dcphy_reset(link, false);
	link->powered = false;
	if (link->paired) {
		dcphy->links[link->index + 1].claimed = false;
		link->paired = false;
	}

	if (!--dcphy->active)
		ret = gs201_dcphy_isolation(dcphy, false);
out:
	mutex_unlock(&dcphy->lock);
	return ret;
}

static const struct phy_ops gs201_dcphy_ops = {
	.set_mode = gs201_dcphy_set_mode,
	.configure = gs201_dcphy_configure,
	.power_on = gs201_dcphy_power_on,
	.power_off = gs201_dcphy_power_off,
	.owner = THIS_MODULE,
};

/*
 * Bring-up: the registers of every powered link's lanes (0x00-0x6c of the
 * clock lane and of each data lane) and the bias block. Only while at least
 * one link is powered, so the isolation is released.
 */
static void gs201_dcphy_dump_lane(struct seq_file *s, const char *name,
				  void __iomem *lane)
{
	unsigned int off;

	seq_printf(s, "%s:", name);
	for (off = 0; off <= 0x6c; off += 4)
		seq_printf(s, " %08x", readl(lane + off));
	seq_putc(s, '\n');
}

static int gs201_dcphy_regs_show(struct seq_file *s, void *unused)
{
	struct gs201_dcphy *dcphy = s->private;
	unsigned int i, l, off;
	char name[24];

	mutex_lock(&dcphy->lock);
	if (!dcphy->active) {
		mutex_unlock(&dcphy->lock);
		seq_puts(s, "no link powered\n");
		return 0;
	}

	seq_puts(s, "bias:");
	for (off = 0; off <= 0x14; off += 4)
		seq_printf(s, " %08x", readl(dcphy->base + DCPHY_BIAS_BASE + off));
	seq_putc(s, '\n');

	for (i = 0; i < dcphy->num_links; i++) {
		struct gs201_dcphy_link *link = &dcphy->links[i];

		if (!link->powered)
			continue;
		snprintf(name, sizeof(name), "link%u clk", i);
		gs201_dcphy_dump_lane(s, name, gs201_dcphy_clk_lane(link));
		for (l = 0; l < link->lanes; l++) {
			snprintf(name, sizeof(name), "link%u d%u", i, l);
			gs201_dcphy_dump_lane(s, name,
					      gs201_dcphy_data_lane(link, l));
		}
	}
	mutex_unlock(&dcphy->lock);

	return 0;
}
DEFINE_SHOW_ATTRIBUTE(gs201_dcphy_regs);

static struct phy *gs201_dcphy_xlate(struct device *dev,
				     const struct of_phandle_args *args)
{
	struct gs201_dcphy *dcphy = dev_get_drvdata(dev);

	if (args->args[0] >= dcphy->num_links ||
	    !dcphy->links[args->args[0]].phy)
		return ERR_PTR(-ENODEV);

	return dcphy->links[args->args[0]].phy;
}

static int gs201_dcphy_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct phy_provider *provider;
	const struct gs201_dcphy_soc *soc;
	struct gs201_dcphy *dcphy;
	unsigned int i;
	int ret;

	soc = of_device_get_match_data(dev);
	if (!soc || soc->num_links > DCPHY_MAX_LINKS)
		return -ENODEV;

	dcphy = devm_kzalloc(dev, sizeof(*dcphy), GFP_KERNEL);
	if (!dcphy)
		return -ENOMEM;

	dcphy->dev = dev;
	mutex_init(&dcphy->lock);
	platform_set_drvdata(pdev, dcphy);

	dcphy->base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(dcphy->base))
		return PTR_ERR(dcphy->base);

	dcphy->pmu = exynos_get_pmu_regmap_by_phandle(dev->of_node,
						      "samsung,pmu-syscon");
	if (IS_ERR(dcphy->pmu))
		return dev_err_probe(dev, PTR_ERR(dcphy->pmu), "no PMU regmap\n");

	ret = of_property_read_u32_index(dev->of_node, "samsung,pmu-syscon", 1,
					 &dcphy->iso_offset);
	if (ret)
		return dev_err_probe(dev, ret, "no isolation offset\n");

	/* Optional: without it the slaves' reset bits are left as found. */
	dcphy->sysreg = syscon_regmap_lookup_by_phandle_args(dev->of_node,
							     "google,reset-sysreg",
							     1, &dcphy->reset_offset);
	if (IS_ERR(dcphy->sysreg)) {
		if (PTR_ERR(dcphy->sysreg) != -ENOENT)
			return dev_err_probe(dev, PTR_ERR(dcphy->sysreg),
					     "reset sysreg\n");
		dcphy->sysreg = NULL;
	}

	/* The settings file; without it, no link powers on (says so then). */
	of_property_read_string(dev->of_node, "firmware-name", &dcphy->fw_name);

	dcphy->num_links = soc->num_links;
	for (i = 0; i < dcphy->num_links; i++) {
		struct gs201_dcphy_link *link = &dcphy->links[i];

		link->dcphy = dcphy;
		link->index = i;
		link->offset = soc->layout[i].offset;
		link->max_lanes = soc->layout[i].max_lanes;
		link->data_first = soc->layout[i].data_first;
		link->can_pair = soc->layout[i].can_pair;
		link->partner_clk = soc->layout[i].partner_clk;
		link->reset_bits = soc->layout[i].reset_bits;
		if (!link->max_lanes)
			continue;

		link->phy = devm_phy_create(dev, NULL, &gs201_dcphy_ops);
		if (IS_ERR(link->phy))
			return PTR_ERR(link->phy);
		phy_set_drvdata(link->phy, link);
	}

	provider = devm_of_phy_provider_register(dev, gs201_dcphy_xlate);
	if (IS_ERR(provider))
		return PTR_ERR(provider);

	dcphy->debugfs = debugfs_create_dir(dev_name(dev), NULL);
	debugfs_create_file("regs", 0400, dcphy->debugfs, dcphy,
			    &gs201_dcphy_regs_fops);

	return 0;
}

static void gs201_dcphy_remove(struct platform_device *pdev)
{
	struct gs201_dcphy *dcphy = platform_get_drvdata(pdev);

	debugfs_remove_recursive(dcphy->debugfs);
}

static const struct of_device_id gs201_dcphy_of_match[] = {
	{ .compatible = "google,gs201-mipi-dcphy-rx", .data = &gs201_dcphy_gs201 },
	{ .compatible = "google,zumapro-mipi-dcphy-rx", .data = &gs201_dcphy_zumapro },
	{ }
};
MODULE_DEVICE_TABLE(of, gs201_dcphy_of_match);

static struct platform_driver gs201_dcphy_driver = {
	.probe = gs201_dcphy_probe,
	.remove = gs201_dcphy_remove,
	.driver = {
		.name = "gs201-mipi-dcphy-rx",
		.of_match_table = gs201_dcphy_of_match,
	},
};
module_platform_driver(gs201_dcphy_driver);

MODULE_DESCRIPTION("Google gs201 MIPI DC-PHY receiver driver");
MODULE_LICENSE("GPL");
