{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 16:34:44 2018 " "Info: Processing started: Fri Oct 26 16:34:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off urna -c urna " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urna.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file urna.v" { { "Info" "ISGN_ENTITY_NAME" "1 urna " "Info: Found entity 1: urna" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitos.v(30) " "Warning (10273): Verilog HDL warning at digitos.v(30): extended using \"x\" or \"z\"" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitos.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitos " "Info: Found entity 1: digitos" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_content.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_content.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTENT " "Info: Found entity 1: LCD_CONTENT" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reset_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Reset_Delay " "Info: Found entity 1: LCD_Reset_Delay" {  } { { "LCD_Reset_Delay.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "urna " "Info: Elaborating entity \"urna\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste urna.v(8) " "Warning (10036): Verilog HDL or VHDL warning at urna.v(8): object \"teste\" assigned a value but never read" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado urna.v(31) " "Warning (10036): Verilog HDL or VHDL warning at urna.v(31): object \"estado\" assigned a value but never read" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(98) " "Warning (10230): Verilog HDL assignment warning at urna.v(98): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(99) " "Warning (10230): Verilog HDL assignment warning at urna.v(99): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(100) " "Warning (10230): Verilog HDL assignment warning at urna.v(100): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(101) " "Warning (10230): Verilog HDL assignment warning at urna.v(101): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(102) " "Warning (10230): Verilog HDL assignment warning at urna.v(102): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(103) " "Warning (10230): Verilog HDL assignment warning at urna.v(103): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(104) " "Warning (10230): Verilog HDL assignment warning at urna.v(104): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(105) " "Warning (10230): Verilog HDL assignment warning at urna.v(105): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(106) " "Warning (10230): Verilog HDL assignment warning at urna.v(106): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(107) " "Warning (10230): Verilog HDL assignment warning at urna.v(107): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(108) " "Warning (10230): Verilog HDL assignment warning at urna.v(108): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(109) " "Warning (10230): Verilog HDL assignment warning at urna.v(109): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(146) " "Warning (10230): Verilog HDL assignment warning at urna.v(146): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(148) " "Warning (10230): Verilog HDL assignment warning at urna.v(148): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(150) " "Warning (10230): Verilog HDL assignment warning at urna.v(150): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(152) " "Warning (10230): Verilog HDL assignment warning at urna.v(152): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(154) " "Warning (10230): Verilog HDL assignment warning at urna.v(154): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 urna.v(155) " "Warning (10230): Verilog HDL assignment warning at urna.v(155): truncated value with size 32 to match size of target (6)" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Reset_Delay LCD_Reset_Delay:r0 " "Info: Elaborating entity \"LCD_Reset_Delay\" for hierarchy \"LCD_Reset_Delay:r0\"" {  } { { "urna.v" "r0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTENT LCD_CONTENT:u1 " "Info: Elaborating entity \"LCD_CONTENT\" for hierarchy \"LCD_CONTENT:u1\"" {  } { { "urna.v" "u1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_Content.v(65) " "Warning (10230): Verilog HDL assignment warning at LCD_Content.v(65): truncated value with size 32 to match size of target (18)" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Content.v(73) " "Warning (10230): Verilog HDL assignment warning at LCD_Content.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "LCD_Content.v(450) " "Warning (10272): Verilog HDL Case Statement warning at LCD_Content.v(450): case item expression covers a value already covered by a previous case item" {  } { { "LCD_Content.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 450 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_CONTENT:u1\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_CONTENT:u1\|LCD_Controller:u0\"" {  } { { "LCD_Content.v" "u0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/LCD_Content.v" 470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitos digitos:a1 " "Info: Elaborating entity \"digitos\" for hierarchy \"digitos:a1\"" {  } { { "urna.v" "a1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(37) " "Warning (10230): Verilog HDL assignment warning at digitos.v(37): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(43) " "Warning (10230): Verilog HDL assignment warning at digitos.v(43): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/digitos.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "urna.v" "Div1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "urna.v" "Mod1" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "urna.v" "Div0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 98 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "urna.v" "Mod0" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 99 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "urna.v" "Div2" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 102 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "urna.v" "Mod2" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 103 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "urna.v" "Div3" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "urna.v" "Mod3" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 105 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "urna.v" "Div4" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "urna.v" "Mod4" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 107 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "urna.v" "Div5" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 108 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "urna.v" "Mod5" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 109 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 100 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Info: Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Info: Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 101 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Info: Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "urna.v" "" { Text "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/urna.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~7 " "Info: Register \"estado_atual~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~8 " "Info: Register \"estado_atual~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~9 " "Info: Register \"estado_atual~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~10 " "Info: Register \"estado_atual~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~11 " "Info: Register \"estado_atual~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~12 " "Info: Register \"estado_atual~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~13 " "Info: Register \"estado_atual~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado_atual~14 " "Info: Register \"estado_atual~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~8 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~9 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~10 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~11 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~12 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|mLCD_ST~13 " "Info: Register \"LCD_CONTENT:u1\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_CONTENT:u1\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_CONTENT:u1\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_CONTENT:u1\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg " "Info: Generated suppressed messages file F:/urna_Eletronica-master-20181026T100822Z-001/urna_Eletronica-master/Urna_Eletronica/output_files/urna.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1200 " "Info: Implemented 1200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1159 " "Info: Implemented 1159 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 16:34:52 2018 " "Info: Processing ended: Fri Oct 26 16:34:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
