// Seed: 2695077845
module module_0 (
    input tri1 id_0,
    input supply1 id_1
    , id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd53,
    parameter id_3 = 32'd86
) (
    input supply0 id_0,
    input tri0 _id_1,
    input supply1 _id_2,
    input tri0 _id_3,
    output supply1 id_4
);
  wire [id_3 : (  id_1  )  *  1] id_6;
  logic [7:0][id_1 : -1] id_7;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign id_7[(id_2**1)] = 1;
endmodule
