// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BoomFrontend_boom(
  input         clock,
                reset,
                auto_icache_master_out_a_ready,
                auto_icache_master_out_d_valid,
  input  [2:0]  auto_icache_master_out_d_bits_opcode,
  input  [3:0]  auto_icache_master_out_d_bits_size,
  input  [63:0] auto_icache_master_out_d_bits_data,
  input         io_cpu_fetchpacket_ready,
  input  [4:0]  io_cpu_get_pc_0_ftq_idx,
                io_cpu_get_pc_1_ftq_idx,
                io_cpu_debug_ftq_idx_0,
                io_cpu_debug_ftq_idx_1,
  input         io_cpu_sfence_valid,
                io_cpu_sfence_bits_rs1,
                io_cpu_sfence_bits_rs2,
  input  [38:0] io_cpu_sfence_bits_addr,
  input  [4:0]  io_cpu_brupdate_b2_uop_ftq_idx,
  input  [5:0]  io_cpu_brupdate_b2_uop_pc_lob,
  input         io_cpu_brupdate_b2_mispredict,
                io_cpu_brupdate_b2_taken,
                io_cpu_redirect_flush,
                io_cpu_redirect_val,
  input  [39:0] io_cpu_redirect_pc,
  input  [4:0]  io_cpu_redirect_ftq_idx,
  input  [63:0] io_cpu_redirect_ghist_old_history,
  input         io_cpu_redirect_ghist_current_saw_branch_not_taken,
                io_cpu_redirect_ghist_new_saw_branch_not_taken,
                io_cpu_redirect_ghist_new_saw_branch_taken,
  input  [4:0]  io_cpu_redirect_ghist_ras_idx,
  input         io_cpu_commit_valid,
  input  [31:0] io_cpu_commit_bits,
  input         io_cpu_flush_icache,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_ptw,
                io_ptw_resp_bits_ae_final,
                io_ptw_resp_bits_pf,
                io_ptw_resp_bits_gf,
                io_ptw_resp_bits_hr,
                io_ptw_resp_bits_hw,
                io_ptw_resp_bits_hx,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input         io_ptw_status_debug,
  input  [1:0]  io_ptw_status_prv,
  input         io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  output        auto_icache_master_out_a_valid,
  output [31:0] auto_icache_master_out_a_bits_address,
  output        io_cpu_fetchpacket_valid,
                io_cpu_fetchpacket_bits_uops_0_valid,
  output [31:0] io_cpu_fetchpacket_bits_uops_0_bits_inst,
                io_cpu_fetchpacket_bits_uops_0_bits_debug_inst,
  output        io_cpu_fetchpacket_bits_uops_0_bits_is_rvc,
  output [39:0] io_cpu_fetchpacket_bits_uops_0_bits_debug_pc,
  output [3:0]  io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type,
  output [1:0]  io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel,
  output [2:0]  io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel,
                io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel,
  output [3:0]  io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn,
  output        io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw,
  output [2:0]  io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd,
  output        io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load,
                io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta,
                io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std,
  output [1:0]  io_cpu_fetchpacket_bits_uops_0_bits_iw_state,
  output        io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned,
                io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned,
                io_cpu_fetchpacket_bits_uops_0_bits_is_sfb,
  output [4:0]  io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx,
  output        io_cpu_fetchpacket_bits_uops_0_bits_edge_inst,
  output [5:0]  io_cpu_fetchpacket_bits_uops_0_bits_pc_lob,
  output        io_cpu_fetchpacket_bits_uops_0_bits_taken,
  output [11:0] io_cpu_fetchpacket_bits_uops_0_bits_csr_addr,
  output [1:0]  io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx,
  output        io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if,
                io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if,
                io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if,
                io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if,
                io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if,
  output [1:0]  io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc,
                io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc,
  output        io_cpu_fetchpacket_bits_uops_1_valid,
  output [31:0] io_cpu_fetchpacket_bits_uops_1_bits_inst,
                io_cpu_fetchpacket_bits_uops_1_bits_debug_inst,
  output        io_cpu_fetchpacket_bits_uops_1_bits_is_rvc,
  output [39:0] io_cpu_fetchpacket_bits_uops_1_bits_debug_pc,
  output [3:0]  io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type,
  output [1:0]  io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel,
  output [2:0]  io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel,
                io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel,
  output [3:0]  io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn,
  output        io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw,
  output [2:0]  io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd,
  output        io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load,
                io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta,
                io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std,
  output [1:0]  io_cpu_fetchpacket_bits_uops_1_bits_iw_state,
  output        io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned,
                io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned,
                io_cpu_fetchpacket_bits_uops_1_bits_is_sfb,
  output [4:0]  io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx,
  output        io_cpu_fetchpacket_bits_uops_1_bits_edge_inst,
  output [5:0]  io_cpu_fetchpacket_bits_uops_1_bits_pc_lob,
  output        io_cpu_fetchpacket_bits_uops_1_bits_taken,
  output [11:0] io_cpu_fetchpacket_bits_uops_1_bits_csr_addr,
  output [1:0]  io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx,
  output        io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if,
                io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if,
                io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if,
                io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if,
                io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if,
  output [1:0]  io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc,
                io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc,
  output        io_cpu_get_pc_0_entry_cfi_idx_valid,
  output [1:0]  io_cpu_get_pc_0_entry_cfi_idx_bits,
  output [4:0]  io_cpu_get_pc_0_entry_ras_idx,
  output        io_cpu_get_pc_0_entry_start_bank,
  output [39:0] io_cpu_get_pc_0_pc,
                io_cpu_get_pc_0_com_pc,
  output        io_cpu_get_pc_0_next_val,
  output [39:0] io_cpu_get_pc_0_next_pc,
  output [1:0]  io_cpu_get_pc_1_entry_cfi_idx_bits,
  output [3:0]  io_cpu_get_pc_1_entry_br_mask,
  output        io_cpu_get_pc_1_entry_cfi_is_call,
                io_cpu_get_pc_1_entry_cfi_is_ret,
                io_cpu_get_pc_1_entry_start_bank,
  output [63:0] io_cpu_get_pc_1_ghist_old_history,
  output        io_cpu_get_pc_1_ghist_current_saw_branch_not_taken,
                io_cpu_get_pc_1_ghist_new_saw_branch_not_taken,
                io_cpu_get_pc_1_ghist_new_saw_branch_taken,
  output [4:0]  io_cpu_get_pc_1_ghist_ras_idx,
  output [39:0] io_cpu_get_pc_1_pc,
                io_cpu_debug_fetch_pc_0,
                io_cpu_debug_fetch_pc_1,
  output        io_cpu_perf_acquire,
                io_cpu_perf_tlbMiss,
                io_ptw_req_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_ptw_req_bits_bits_need_gpa,
                io_ptw_req_bits_bits_vstage1,
                io_ptw_req_bits_bits_stage2
);

  wire [39:0]      s0_vpc;	// @[frontend.scala:955:30, :963:18, :967:38]
  wire             f1_clear;	// @[frontend.scala:816:38, :955:30, :960:17, :967:38, :972:17]
  wire             f2_clear;	// @[frontend.scala:816:38, :955:30, :959:17, :967:38, :971:17]
  wire             f4_clear;	// @[frontend.scala:955:30, :956:17, :967:38]
  wire             _f4_io_enq_valid_T_1;	// @[frontend.scala:910:38]
  wire [4:0]       _GEN;	// @[frontend.scala:535:24, :816:38, :823:79, :824:28]
  wire [1:0]       f3_fetch_bundle_cfi_idx_bits;	// @[Mux.scala:47:70]
  wire             f3_br_mask_3;	// @[frontend.scala:738:37]
  wire             f3_mask_3;	// @[frontend.scala:692:71]
  wire [31:0]      inst_2;	// @[Cat.scala:33:92]
  wire             f3_br_mask_2;	// @[frontend.scala:738:37]
  wire             f3_mask_2;	// @[frontend.scala:692:71]
  wire [31:0]      inst_1;	// @[frontend.scala:683:29]
  wire             f3_br_mask_1;	// @[frontend.scala:738:37]
  wire             f3_mask_1;	// @[frontend.scala:692:71]
  wire [31:0]      inst;	// @[frontend.scala:676:29]
  wire             f3_br_mask_0;	// @[frontend.scala:738:37]
  wire             f3_mask_0;	// @[frontend.scala:692:39]
  wire             _bpd_update_arbiter_io_in_1_ready;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_valid;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_is_mispredict_update;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_is_repair_update;	// @[frontend.scala:927:34]
  wire [3:0]       _bpd_update_arbiter_io_out_bits_btb_mispredicts;	// @[frontend.scala:927:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_pc;	// @[frontend.scala:927:34]
  wire [3:0]       _bpd_update_arbiter_io_out_bits_br_mask;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_idx_valid;	// @[frontend.scala:927:34]
  wire [1:0]       _bpd_update_arbiter_io_out_bits_cfi_idx_bits;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_taken;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_mispredicted;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_br;	// @[frontend.scala:927:34]
  wire             _bpd_update_arbiter_io_out_bits_cfi_is_jal;	// @[frontend.scala:927:34]
  wire [63:0]      _bpd_update_arbiter_io_out_bits_ghist_old_history;	// @[frontend.scala:927:34]
  wire [39:0]      _bpd_update_arbiter_io_out_bits_target;	// @[frontend.scala:927:34]
  wire [119:0]     _bpd_update_arbiter_io_out_bits_meta_0;	// @[frontend.scala:927:34]
  wire             _ftq_io_enq_ready;	// @[frontend.scala:864:19]
  wire [4:0]       _ftq_io_enq_idx;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_valid;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_is_mispredict_update;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_is_repair_update;	// @[frontend.scala:864:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_pc;	// @[frontend.scala:864:19]
  wire [3:0]       _ftq_io_bpdupdate_bits_br_mask;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_cfi_idx_valid;	// @[frontend.scala:864:19]
  wire [1:0]       _ftq_io_bpdupdate_bits_cfi_idx_bits;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_cfi_taken;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_cfi_mispredicted;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_br;	// @[frontend.scala:864:19]
  wire             _ftq_io_bpdupdate_bits_cfi_is_jal;	// @[frontend.scala:864:19]
  wire [63:0]      _ftq_io_bpdupdate_bits_ghist_old_history;	// @[frontend.scala:864:19]
  wire [39:0]      _ftq_io_bpdupdate_bits_target;	// @[frontend.scala:864:19]
  wire [119:0]     _ftq_io_bpdupdate_bits_meta_0;	// @[frontend.scala:864:19]
  wire             _ftq_io_ras_update;	// @[frontend.scala:864:19]
  wire [4:0]       _ftq_io_ras_update_idx;	// @[frontend.scala:864:19]
  wire [39:0]      _ftq_io_ras_update_pc;	// @[frontend.scala:864:19]
  wire             _fb_io_enq_ready;	// @[frontend.scala:863:19]
  wire             _f4_io_enq_ready;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_valid;	// @[frontend.scala:861:11]
  wire [39:0]      _f4_io_deq_bits_pc;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_edge_inst_0;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_insts_0;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_insts_1;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_insts_2;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_insts_3;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_0;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_1;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_2;	// @[frontend.scala:861:11]
  wire [31:0]      _f4_io_deq_bits_exp_insts_3;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_sfbs_0;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_sfbs_1;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_sfbs_2;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_sfbs_3;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_shadowed_mask_0;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_shadowed_mask_1;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_shadowed_mask_2;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_shadowed_mask_3;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_cfi_idx_valid;	// @[frontend.scala:861:11]
  wire [1:0]       _f4_io_deq_bits_cfi_idx_bits;	// @[frontend.scala:861:11]
  wire [2:0]       _f4_io_deq_bits_cfi_type;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_cfi_is_call;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_cfi_is_ret;	// @[frontend.scala:861:11]
  wire [39:0]      _f4_io_deq_bits_ras_top;	// @[frontend.scala:861:11]
  wire [3:0]       _f4_io_deq_bits_mask;	// @[frontend.scala:861:11]
  wire [3:0]       _f4_io_deq_bits_br_mask;	// @[frontend.scala:861:11]
  wire [63:0]      _f4_io_deq_bits_ghist_old_history;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_ghist_new_saw_branch_taken;	// @[frontend.scala:861:11]
  wire [4:0]       _f4_io_deq_bits_ghist_ras_idx;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_xcpt_pf_if;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_xcpt_ae_if;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_0;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_1;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_2;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_debug_if_oh_3;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_0;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_1;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_2;	// @[frontend.scala:861:11]
  wire             _f4_io_deq_bits_bp_xcpt_if_oh_3;	// @[frontend.scala:861:11]
  wire [119:0]     _f4_io_deq_bits_bpd_meta_0;	// @[frontend.scala:861:11]
  wire [1:0]       _f4_io_deq_bits_fsrc;	// @[frontend.scala:861:11]
  wire             _f4_btb_corrections_io_deq_valid;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_is_mispredict_update;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_is_repair_update;	// @[frontend.scala:844:34]
  wire [3:0]       _f4_btb_corrections_io_deq_bits_btb_mispredicts;	// @[frontend.scala:844:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_pc;	// @[frontend.scala:844:34]
  wire [3:0]       _f4_btb_corrections_io_deq_bits_br_mask;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_idx_valid;	// @[frontend.scala:844:34]
  wire [1:0]       _f4_btb_corrections_io_deq_bits_cfi_idx_bits;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_taken;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_mispredicted;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_br;	// @[frontend.scala:844:34]
  wire             _f4_btb_corrections_io_deq_bits_cfi_is_jal;	// @[frontend.scala:844:34]
  wire [63:0]      _f4_btb_corrections_io_deq_bits_ghist_old_history;	// @[frontend.scala:844:34]
  wire [39:0]      _f4_btb_corrections_io_deq_bits_target;	// @[frontend.scala:844:34]
  wire [119:0]     _f4_btb_corrections_io_deq_bits_meta_0;	// @[frontend.scala:844:34]
  wire             _bpd_decoder_2_io_out_is_ret;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_2_io_out_is_call;	// @[frontend.scala:665:33]
  wire [39:0]      _bpd_decoder_2_io_out_target;	// @[frontend.scala:665:33]
  wire [2:0]       _bpd_decoder_2_io_out_cfi_type;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_2_io_out_sfb_offset_valid;	// @[frontend.scala:665:33]
  wire [5:0]       _bpd_decoder_2_io_out_sfb_offset_bits;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_2_io_out_shadowable;	// @[frontend.scala:665:33]
  wire [31:0]      _exp_inst_rvc_exp_2_io_out_bits;	// @[consts.scala:330:25]
  wire             _exp_inst_rvc_exp_2_io_rvc;	// @[consts.scala:330:25]
  wire             _bpd_decoder_1_io_out_is_ret;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_1_io_out_is_call;	// @[frontend.scala:665:33]
  wire [39:0]      _bpd_decoder_1_io_out_target;	// @[frontend.scala:665:33]
  wire [2:0]       _bpd_decoder_1_io_out_cfi_type;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_1_io_out_sfb_offset_valid;	// @[frontend.scala:665:33]
  wire [5:0]       _bpd_decoder_1_io_out_sfb_offset_bits;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_1_io_out_shadowable;	// @[frontend.scala:665:33]
  wire [31:0]      _exp_inst_rvc_exp_1_io_out_bits;	// @[consts.scala:330:25]
  wire             _exp_inst_rvc_exp_1_io_rvc;	// @[consts.scala:330:25]
  wire             _bpd_decoder_io_out_is_ret;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_io_out_is_call;	// @[frontend.scala:665:33]
  wire [39:0]      _bpd_decoder_io_out_target;	// @[frontend.scala:665:33]
  wire [2:0]       _bpd_decoder_io_out_cfi_type;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_io_out_sfb_offset_valid;	// @[frontend.scala:665:33]
  wire [5:0]       _bpd_decoder_io_out_sfb_offset_bits;	// @[frontend.scala:665:33]
  wire             _bpd_decoder_io_out_shadowable;	// @[frontend.scala:665:33]
  wire [31:0]      _exp_inst_rvc_exp_io_out_bits;	// @[consts.scala:330:25]
  wire             _exp_inst_rvc_exp_io_rvc;	// @[consts.scala:330:25]
  wire             _bpd_decoder1_io_out_is_ret;	// @[frontend.scala:627:34]
  wire             _bpd_decoder1_io_out_is_call;	// @[frontend.scala:627:34]
  wire [39:0]      _bpd_decoder1_io_out_target;	// @[frontend.scala:627:34]
  wire [2:0]       _bpd_decoder1_io_out_cfi_type;	// @[frontend.scala:627:34]
  wire             _bpd_decoder1_io_out_sfb_offset_valid;	// @[frontend.scala:627:34]
  wire [5:0]       _bpd_decoder1_io_out_sfb_offset_bits;	// @[frontend.scala:627:34]
  wire             _bpd_decoder1_io_out_shadowable;	// @[frontend.scala:627:34]
  wire             _bpd_decoder0_io_out_is_ret;	// @[frontend.scala:624:34]
  wire             _bpd_decoder0_io_out_is_call;	// @[frontend.scala:624:34]
  wire [39:0]      _bpd_decoder0_io_out_target;	// @[frontend.scala:624:34]
  wire [2:0]       _bpd_decoder0_io_out_cfi_type;	// @[frontend.scala:624:34]
  wire             _bpd_decoder0_io_out_sfb_offset_valid;	// @[frontend.scala:624:34]
  wire [5:0]       _bpd_decoder0_io_out_sfb_offset_bits;	// @[frontend.scala:624:34]
  wire             _bpd_decoder0_io_out_shadowable;	// @[frontend.scala:624:34]
  wire [31:0]      _exp_inst1_rvc_exp_io_out_bits;	// @[consts.scala:330:25]
  wire             _exp_inst1_rvc_exp_io_rvc;	// @[consts.scala:330:25]
  wire [31:0]      _exp_inst0_rvc_exp_io_out_bits;	// @[consts.scala:330:25]
  wire             _exp_inst0_rvc_exp_io_rvc;	// @[consts.scala:330:25]
  wire             _f3_bpd_resp_io_enq_ready;	// @[frontend.scala:523:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_pc;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_taken;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid;	// @[frontend.scala:523:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_taken;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid;	// @[frontend.scala:523:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_taken;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid;	// @[frontend.scala:523:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_taken;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid;	// @[frontend.scala:523:11]
  wire [39:0]      _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits;	// @[frontend.scala:523:11]
  wire [119:0]     _f3_bpd_resp_io_deq_bits_meta_0;	// @[frontend.scala:523:11]
  wire             _f3_bpd_resp_io_deq_bits_lhist_0;	// @[frontend.scala:523:11]
  wire             _f3_io_enq_ready;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_valid;	// @[frontend.scala:518:11]
  wire [39:0]      _f3_io_deq_bits_pc;	// @[frontend.scala:518:11]
  wire [63:0]      _f3_io_deq_bits_data;	// @[frontend.scala:518:11]
  wire [3:0]       _f3_io_deq_bits_mask;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_bits_xcpt_pf_inst;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_bits_xcpt_ae_inst;	// @[frontend.scala:518:11]
  wire [63:0]      _f3_io_deq_bits_ghist_old_history;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_bits_ghist_current_saw_branch_not_taken;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_not_taken;	// @[frontend.scala:518:11]
  wire             _f3_io_deq_bits_ghist_new_saw_branch_taken;	// @[frontend.scala:518:11]
  wire [4:0]       _f3_io_deq_bits_ghist_ras_idx;	// @[frontend.scala:518:11]
  wire [1:0]       _f3_io_deq_bits_fsrc;	// @[frontend.scala:518:11]
  wire [1:0]       _f3_io_deq_bits_tsrc;	// @[frontend.scala:518:11]
  wire             _tlb_io_resp_miss;	// @[frontend.scala:339:19]
  wire [31:0]      _tlb_io_resp_paddr;	// @[frontend.scala:339:19]
  wire             _tlb_io_resp_pf_inst;	// @[frontend.scala:339:19]
  wire             _tlb_io_resp_ae_inst;	// @[frontend.scala:339:19]
  wire             _tlb_io_ptw_req_valid;	// @[frontend.scala:339:19]
  wire [39:0]      _ras_io_read_addr;	// @[frontend.scala:335:19]
  wire             _bpd_io_resp_f1_preds_0_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_0_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_0_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_1_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_1_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_2_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_2_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f1_preds_3_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f1_preds_3_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_0_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_0_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_1_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_1_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_2_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_2_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f2_preds_3_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f2_preds_3_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_pc;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_0_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_0_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_1_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_1_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_2_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_2_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_taken;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_is_br;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_is_jal;	// @[frontend.scala:333:19]
  wire             _bpd_io_resp_f3_preds_3_predicted_pc_valid;	// @[frontend.scala:333:19]
  wire [39:0]      _bpd_io_resp_f3_preds_3_predicted_pc_bits;	// @[frontend.scala:333:19]
  wire [119:0]     _bpd_io_resp_f3_meta_0;	// @[frontend.scala:333:19]
  wire             _icache_io_resp_valid;	// @[frontend.scala:300:26]
  wire [63:0]      _icache_io_resp_bits_data;	// @[frontend.scala:300:26]
  reg              REG;	// @[frontend.scala:363:16]
  wire             _T_3 = REG & ~reset;	// @[frontend.scala:363:{16,31,34}]
  reg  [39:0]      s1_vpc;	// @[frontend.scala:381:29]
  reg              s1_valid;	// @[frontend.scala:382:29]
  reg  [63:0]      s1_ghist_old_history;	// @[frontend.scala:383:29]
  reg              s1_ghist_current_saw_branch_not_taken;	// @[frontend.scala:383:29]
  reg              s1_ghist_new_saw_branch_not_taken;	// @[frontend.scala:383:29]
  reg              s1_ghist_new_saw_branch_taken;	// @[frontend.scala:383:29]
  reg  [4:0]       s1_ghist_ras_idx;	// @[frontend.scala:383:29]
  reg              s1_is_replay;	// @[frontend.scala:384:29]
  reg              s1_is_sfence;	// @[frontend.scala:385:29]
  reg  [1:0]       s1_tsrc;	// @[frontend.scala:387:29]
  reg              tlb_io_sfence_REG_valid;	// @[frontend.scala:395:35]
  reg              tlb_io_sfence_REG_bits_rs1;	// @[frontend.scala:395:35]
  reg              tlb_io_sfence_REG_bits_rs2;	// @[frontend.scala:395:35]
  reg  [38:0]      tlb_io_sfence_REG_bits_addr;	// @[frontend.scala:395:35]
  wire             s1_tlb_miss = ~s1_is_replay & _tlb_io_resp_miss;	// @[frontend.scala:339:19, :384:29, :388:41, :398:35]
  reg              s1_tlb_resp_REG_pf_inst;	// @[frontend.scala:399:46]
  reg              s1_tlb_resp_REG_ae_inst;	// @[frontend.scala:399:46]
  reg  [31:0]      s1_ppc_REG;	// @[frontend.scala:400:42]
  wire [6:0]       f1_mask = 7'hF << s1_vpc[2:1];	// @[frontend.scala:178:31, :381:29, package.scala:155:13]
  wire             f1_redirects_0 = s1_valid & f1_mask[0] & _bpd_io_resp_f1_preds_0_predicted_pc_valid & (_bpd_io_resp_f1_preds_0_is_jal | _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_taken);	// @[frontend.scala:178:31, :333:19, :382:29, :408:{24,71}, :409:34, :410:35]
  wire             f1_redirects_1 = s1_valid & f1_mask[1] & _bpd_io_resp_f1_preds_1_predicted_pc_valid & (_bpd_io_resp_f1_preds_1_is_jal | _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_taken);	// @[frontend.scala:178:31, :333:19, :382:29, :408:{24,71}, :409:34, :410:35]
  wire             f1_redirects_2 = s1_valid & f1_mask[2] & _bpd_io_resp_f1_preds_2_predicted_pc_valid & (_bpd_io_resp_f1_preds_2_is_jal | _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_taken);	// @[frontend.scala:178:31, :333:19, :382:29, :408:{24,71}, :409:34, :410:35]
  wire [1:0]       f1_redirect_idx = f1_redirects_0 ? 2'h0 : f1_redirects_1 ? 2'h1 : {1'h1, ~f1_redirects_2};	// @[Mux.scala:47:70, frontend.scala:408:71, :505:20]
  wire             f1_do_redirect = f1_redirects_0 | f1_redirects_1 | f1_redirects_2 | s1_valid & f1_mask[3] & _bpd_io_resp_f1_preds_3_predicted_pc_valid & (_bpd_io_resp_f1_preds_3_is_jal | _bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_taken);	// @[frontend.scala:178:31, :333:19, :382:29, :408:{24,71}, :409:34, :410:35, :413:45]
  wire [3:0][39:0] _GEN_0 = {{_bpd_io_resp_f1_preds_3_predicted_pc_bits}, {_bpd_io_resp_f1_preds_2_predicted_pc_bits}, {_bpd_io_resp_f1_preds_1_predicted_pc_bits}, {_bpd_io_resp_f1_preds_0_predicted_pc_bits}};	// @[frontend.scala:333:19, package.scala:33:{76,86}]
  wire [39:0]      _f1_predicted_target_T_5 = _GEN_0[f1_redirect_idx];	// @[Mux.scala:47:70, package.scala:33:{76,86}]
  wire [39:0]      _f1_predicted_target_T_10 = ~(~s1_vpc | 40'h7) + 40'h8;	// @[frontend.scala:161:{31,33,39}, :168:23, :381:29]
  wire [3:0]       _GEN_1 = {{_bpd_io_resp_f1_preds_3_taken}, {_bpd_io_resp_f1_preds_2_taken}, {_bpd_io_resp_f1_preds_1_taken}, {_bpd_io_resp_f1_preds_0_taken}};	// @[frontend.scala:333:19, :421:46]
  wire [3:0]       _GEN_2 = {{_bpd_io_resp_f1_preds_3_is_br}, {_bpd_io_resp_f1_preds_2_is_br}, {_bpd_io_resp_f1_preds_1_is_br}, {_bpd_io_resp_f1_preds_0_is_br}};	// @[frontend.scala:333:19, :421:46]
  wire [3:0]       f1_predicted_ghist_cfi_idx_oh = 4'h1 << f1_redirect_idx;	// @[Mux.scala:47:70, OneHot.scala:57:35]
  wire [1:0]       _GEN_3 = f1_predicted_ghist_cfi_idx_oh[2:1] | f1_predicted_ghist_cfi_idx_oh[3:2];	// @[Mux.scala:47:70, OneHot.scala:57:35, util.scala:373:{29,45}]
  wire             _f1_predicted_ghist_new_history_old_history_T = _GEN_2[f1_redirect_idx] & _GEN_1[f1_redirect_idx] & f1_do_redirect;	// @[Mux.scala:47:70, frontend.scala:91:84, :413:45, :421:46]
  wire [63:0]      f1_predicted_ghist_old_history = _f1_predicted_ghist_new_history_old_history_T & f1_do_redirect ? {s1_ghist_old_history[62:0], 1'h1} : (|({_bpd_io_resp_f1_preds_3_is_br & _bpd_io_resp_f1_preds_3_predicted_pc_valid, _bpd_io_resp_f1_preds_2_is_br & _bpd_io_resp_f1_preds_2_predicted_pc_valid, _bpd_io_resp_f1_preds_1_is_br & _bpd_io_resp_f1_preds_1_predicted_pc_valid, _bpd_io_resp_f1_preds_0_is_br & _bpd_io_resp_f1_preds_0_predicted_pc_valid} & f1_mask[3:0] & (f1_do_redirect ? (f1_predicted_ghist_cfi_idx_oh | {1'h0, &f1_redirect_idx, _GEN_3[1], _GEN_3[0] | (&f1_redirect_idx)}) & ~(_f1_predicted_ghist_new_history_old_history_T ? f1_predicted_ghist_cfi_idx_oh : 4'h0) : 4'hF))) | s1_ghist_current_saw_branch_not_taken ? {s1_ghist_old_history[62:0], 1'h0} : s1_ghist_old_history;	// @[Mux.scala:47:70, OneHot.scala:57:35, frontend.scala:90:{39,44}, :91:{67,69,73,84}, :98:{53,61}, :99:{37,61,91}, :100:37, :178:31, :333:19, :367:16, :383:29, :413:45, :420:{40,72}, util.scala:373:{29,45}]
  wire             _T_5 = s1_valid & ~s1_tlb_miss;	// @[frontend.scala:382:29, :398:35, :429:{18,21}]
  reg              s2_valid;	// @[frontend.scala:442:25]
  reg  [39:0]      s2_vpc;	// @[frontend.scala:443:25]
  reg  [63:0]      s2_ghist_old_history;	// @[frontend.scala:444:21]
  reg              s2_ghist_current_saw_branch_not_taken;	// @[frontend.scala:444:21]
  reg              s2_ghist_new_saw_branch_not_taken;	// @[frontend.scala:444:21]
  reg              s2_ghist_new_saw_branch_taken;	// @[frontend.scala:444:21]
  reg  [4:0]       s2_ghist_ras_idx;	// @[frontend.scala:444:21]
  reg  [31:0]      s2_ppc;	// @[frontend.scala:446:24]
  reg  [1:0]       s2_tsrc;	// @[frontend.scala:447:24]
  reg              s2_tlb_resp_pf_inst;	// @[frontend.scala:450:28]
  reg              s2_tlb_resp_ae_inst;	// @[frontend.scala:450:28]
  reg              s2_tlb_miss;	// @[frontend.scala:451:28]
  reg              s2_is_replay_REG;	// @[frontend.scala:452:29]
  wire             s2_is_replay = s2_is_replay_REG & s2_valid;	// @[frontend.scala:442:25, :452:{29,44}]
  wire             _f3_io_enq_valid_T_2 = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// @[frontend.scala:450:28, :453:50]
  wire             s2_xcpt = s2_valid & _f3_io_enq_valid_T_2 & ~s2_is_replay;	// @[frontend.scala:442:25, :452:44, :453:{50,74,77}]
  wire [6:0]       _GEN_4 = {5'h0, s2_vpc[2:1]};	// @[frontend.scala:178:31, :443:25, package.scala:155:13]
  wire [6:0]       f2_mask = 7'hF << _GEN_4;	// @[frontend.scala:178:31]
  wire             f2_redirects_0 = s2_valid & f2_mask[0] & _bpd_io_resp_f2_preds_0_predicted_pc_valid & (_bpd_io_resp_f2_preds_0_is_jal | _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_taken);	// @[frontend.scala:178:31, :333:19, :442:25, :461:{24,71}, :462:34, :463:35]
  wire             f2_redirects_1 = s2_valid & f2_mask[1] & _bpd_io_resp_f2_preds_1_predicted_pc_valid & (_bpd_io_resp_f2_preds_1_is_jal | _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_taken);	// @[frontend.scala:178:31, :333:19, :442:25, :461:{24,71}, :462:34, :463:35]
  wire             f2_redirects_2 = s2_valid & f2_mask[2] & _bpd_io_resp_f2_preds_2_predicted_pc_valid & (_bpd_io_resp_f2_preds_2_is_jal | _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_taken);	// @[frontend.scala:178:31, :333:19, :442:25, :461:{24,71}, :462:34, :463:35]
  wire [1:0]       f2_redirect_idx = f2_redirects_0 ? 2'h0 : f2_redirects_1 ? 2'h1 : {1'h1, ~f2_redirects_2};	// @[Mux.scala:47:70, frontend.scala:461:71, :505:20]
  wire             f2_do_redirect = f2_redirects_0 | f2_redirects_1 | f2_redirects_2 | s2_valid & f2_mask[3] & _bpd_io_resp_f2_preds_3_predicted_pc_valid & (_bpd_io_resp_f2_preds_3_is_jal | _bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_taken);	// @[frontend.scala:178:31, :333:19, :442:25, :461:{24,71}, :462:34, :463:35, :467:45]
  wire [3:0][39:0] _GEN_5 = {{_bpd_io_resp_f2_preds_3_predicted_pc_bits}, {_bpd_io_resp_f2_preds_2_predicted_pc_bits}, {_bpd_io_resp_f2_preds_1_predicted_pc_bits}, {_bpd_io_resp_f2_preds_0_predicted_pc_bits}};	// @[frontend.scala:333:19, package.scala:33:{76,86}]
  wire [39:0]      _f2_predicted_target_T_5 = _GEN_5[f2_redirect_idx];	// @[Mux.scala:47:70, package.scala:33:{76,86}]
  wire [39:0]      _f2_predicted_target_T_10 = ~(~s2_vpc | 40'h7) + 40'h8;	// @[frontend.scala:161:{31,33,39}, :168:23, :443:25]
  wire [39:0]      f2_predicted_target = f2_do_redirect ? _f2_predicted_target_T_5 : _f2_predicted_target_T_10;	// @[frontend.scala:168:23, :467:45, :468:32, package.scala:33:76]
  wire [3:0]       _GEN_6 = {{_bpd_io_resp_f2_preds_3_taken}, {_bpd_io_resp_f2_preds_2_taken}, {_bpd_io_resp_f2_preds_1_taken}, {_bpd_io_resp_f2_preds_0_taken}};	// @[frontend.scala:333:19, :473:46]
  wire [3:0]       _GEN_7 = {{_bpd_io_resp_f2_preds_3_is_br}, {_bpd_io_resp_f2_preds_2_is_br}, {_bpd_io_resp_f2_preds_1_is_br}, {_bpd_io_resp_f2_preds_0_is_br}};	// @[frontend.scala:333:19, :473:46]
  wire [3:0]       f2_predicted_ghist_cfi_idx_oh = 4'h1 << f2_redirect_idx;	// @[Mux.scala:47:70, OneHot.scala:57:35]
  wire [1:0]       _GEN_8 = f2_predicted_ghist_cfi_idx_oh[2:1] | f2_predicted_ghist_cfi_idx_oh[3:2];	// @[Mux.scala:47:70, OneHot.scala:57:35, util.scala:373:{29,45}]
  wire             _f2_predicted_ghist_new_history_old_history_T = _GEN_7[f2_redirect_idx] & _GEN_6[f2_redirect_idx] & f2_do_redirect;	// @[Mux.scala:47:70, frontend.scala:91:84, :467:45, :473:46]
  wire [63:0]      f2_predicted_ghist_old_history = _f2_predicted_ghist_new_history_old_history_T & f2_do_redirect ? {s2_ghist_old_history[62:0], 1'h1} : (|({_bpd_io_resp_f2_preds_3_is_br & _bpd_io_resp_f2_preds_3_predicted_pc_valid, _bpd_io_resp_f2_preds_2_is_br & _bpd_io_resp_f2_preds_2_predicted_pc_valid, _bpd_io_resp_f2_preds_1_is_br & _bpd_io_resp_f2_preds_1_predicted_pc_valid, _bpd_io_resp_f2_preds_0_is_br & _bpd_io_resp_f2_preds_0_predicted_pc_valid} & f2_mask[3:0] & (f2_do_redirect ? (f2_predicted_ghist_cfi_idx_oh | {1'h0, &f2_redirect_idx, _GEN_8[1], _GEN_8[0] | (&f2_redirect_idx)}) & ~(_f2_predicted_ghist_new_history_old_history_T ? f2_predicted_ghist_cfi_idx_oh : 4'h0) : 4'hF))) | s2_ghist_current_saw_branch_not_taken ? {s2_ghist_old_history[62:0], 1'h0} : s2_ghist_old_history;	// @[Mux.scala:47:70, OneHot.scala:57:35, frontend.scala:90:{39,44}, :91:{67,69,73,84}, :98:{53,61}, :99:{37,61,91}, :100:37, :178:31, :333:19, :367:16, :444:21, :467:45, :472:{40,72}, util.scala:373:{29,45}]
  wire             _f2_correct_f1_ghist_T_4 = s1_ghist_old_history == f2_predicted_ghist_old_history & ~s1_ghist_new_saw_branch_not_taken & ~s1_ghist_new_saw_branch_taken;	// @[frontend.scala:76:19, :77:{32,68}, :78:28, :99:37, :383:29]
  wire             _s0_is_replay_T = s2_valid & _icache_io_resp_valid;	// @[frontend.scala:300:26, :442:25, :484:19]
  wire             _T_11 = s2_valid & ~_icache_io_resp_valid | _s0_is_replay_T & ~_f3_io_enq_ready;	// @[frontend.scala:300:26, :442:25, :483:{19,22,45}, :484:{19,43,46}, :518:11]
  wire             _T_12 = s2_valid & _f3_io_enq_ready;	// @[frontend.scala:442:25, :493:25, :518:11]
  wire             _T_21 = s1_valid & (s1_vpc != f2_predicted_target | ~_f2_correct_f1_ghist_T_4) | ~s1_valid;	// @[frontend.scala:77:68, :81:41, :381:29, :382:29, :468:32, :498:{21,32,56,81,84}]
  wire             _GEN_9 = _T_12 & _T_21;	// @[frontend.scala:386:30, :493:{25,38}, :498:{81,95}]
  wire             _GEN_10 = _T_12 & _T_21;	// @[frontend.scala:429:35, :493:{25,38}, :498:{81,95}, :501:20]
  wire             _f3_io_enq_valid_T_6 = s2_valid & ~f2_clear & (_icache_io_resp_valid | _f3_io_enq_valid_T_2 & ~s2_tlb_miss);	// @[frontend.scala:300:26, :442:25, :451:28, :453:50, :530:{37,47}, :531:{27,76,79}, :816:38, :955:30, :959:17, :967:38, :971:17]
  wire [6:0]       _f3_io_enq_bits_mask_T = 7'hF << _GEN_4;	// @[frontend.scala:178:31]
  reg  [4:0]       ras_read_idx;	// @[frontend.scala:542:29]
  wire             _T_26 = _f3_io_enq_ready & _f3_io_enq_valid_T_6;	// @[Decoupled.scala:51:35, frontend.scala:518:11, :530:47]
  reg              f3_bpd_resp_io_enq_valid_REG;	// @[frontend.scala:551:57]
  wire             _f3_bpd_resp_io_enq_valid_T = _f3_io_deq_valid & f3_bpd_resp_io_enq_valid_REG;	// @[frontend.scala:518:11, :551:{47,57}]
  wire [39:0]      _f3_aligned_pc_T_1 = ~_f3_io_deq_bits_pc | 40'h7;	// @[frontend.scala:161:{33,39}, :518:11]
  wire [3:0]       f3_fetch_bundle_br_mask = {f3_br_mask_3, f3_br_mask_2, f3_br_mask_1, f3_br_mask_0};	// @[frontend.scala:579:41, :738:37]
  reg  [15:0]      f3_prev_half;	// @[frontend.scala:589:28]
  reg              f3_prev_is_half;	// @[frontend.scala:591:32]
  wire [31:0]      inst0 = {_f3_io_deq_bits_data[15:0], f3_prev_half};	// @[Cat.scala:33:92, frontend.scala:518:11, :589:28, :617:34]
  wire [31:0]      exp_inst0 = _exp_inst0_rvc_exp_io_rvc ? _exp_inst0_rvc_exp_io_out_bits : inst0;	// @[Cat.scala:33:92, consts.scala:330:25, :332:8]
  wire [31:0]      exp_inst1 = _exp_inst1_rvc_exp_io_rvc ? _exp_inst1_rvc_exp_io_out_bits : _f3_io_deq_bits_data[31:0];	// @[consts.scala:330:25, :332:8, frontend.scala:518:11, :618:30]
  wire [31:0]      bank_insts_0 = f3_prev_is_half ? inst0 : _f3_io_deq_bits_data[31:0];	// @[Cat.scala:33:92, frontend.scala:518:11, :591:32, :618:30, :631:34, :632:40, :653:40]
  wire [2:0]       brsigs_cfi_type = f3_prev_is_half ? _bpd_decoder0_io_out_cfi_type : _bpd_decoder1_io_out_cfi_type;	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40]
  wire [39:0]      brsigs_target = f3_prev_is_half ? _bpd_decoder0_io_out_target : _bpd_decoder1_io_out_target;	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40]
  assign f3_mask_0 = _f3_io_deq_valid & _f3_io_deq_bits_mask[0];	// @[frontend.scala:518:11, :691:58, :692:39]
  wire             _f3_redirects_0_T_1 = brsigs_cfi_type == 3'h3;	// @[frontend.scala:631:34, :636:40, :657:40, :693:43]
  wire             _f3_redirects_0_T = brsigs_cfi_type == 3'h2;	// @[frontend.scala:631:34, :636:40, :657:40, :698:49]
  wire             f3_btb_mispredicts_0 = _f3_redirects_0_T & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits != brsigs_target;	// @[frontend.scala:523:11, :631:34, :636:40, :657:40, :698:49, :699:61, :700:61]
  wire [6:0]       offset_from_aligned_pc = {1'h0, f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_bits : _bpd_decoder1_io_out_sfb_offset_bits} - {5'h0, f3_prev_is_half, 1'h0};	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40, :711:32]
  wire [15:0]      _upper_mask_T_1 = 16'h1 << offset_from_aligned_pc[4:1];	// @[OneHot.scala:57:35, frontend.scala:711:32, :717:52]
  wire             _GEN_11 = offset_from_aligned_pc[4:1] == 4'h0;	// @[frontend.scala:711:32, :717:52, util.scala:384:37]
  wire [5:0]       _GEN_12 = _upper_mask_T_1[6:1] | _upper_mask_T_1[5:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [4:0]       _GEN_13 = _GEN_12[5:1] | _upper_mask_T_1[4:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [3:0]       _GEN_14 = _GEN_13[4:1] | _upper_mask_T_1[3:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [2:0]       _GEN_15 = _GEN_14[3:1] | _upper_mask_T_1[2:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [1:0]       _GEN_16 = _GEN_15[2:1] | _upper_mask_T_1[1:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire             _s0_valid_T_11 = _f3_io_deq_bits_xcpt_pf_inst | _f3_io_deq_bits_xcpt_ae_inst;	// @[frontend.scala:518:11, :725:75]
  wire             _f3_br_mask_0_T = brsigs_cfi_type == 3'h1;	// @[frontend.scala:631:34, :636:40, :657:40, :735:26]
  wire             f3_redirects_0 = f3_mask_0 & (_f3_redirects_0_T | _f3_redirects_0_T_1 | _f3_br_mask_0_T & _f3_bpd_resp_io_deq_bits_preds_0_taken);	// @[frontend.scala:523:11, :692:39, :693:43, :698:49, :733:40, :734:69, :735:{26,37}]
  assign f3_br_mask_0 = f3_mask_0 & _f3_br_mask_0_T;	// @[frontend.scala:692:39, :735:26, :738:37]
  wire [31:0]      f3_fetch_bundle_exp_insts_1 = _exp_inst_rvc_exp_io_rvc ? _exp_inst_rvc_exp_io_out_bits : inst;	// @[consts.scala:330:25, :332:8, frontend.scala:676:29]
  assign inst = _f3_io_deq_bits_data[47:16];	// @[frontend.scala:518:11, :676:29]
  wire             valid_1 = f3_prev_is_half | ~(_f3_io_deq_valid & _f3_io_deq_bits_mask[0] & (&(bank_insts_0[1:0])));	// @[frontend.scala:518:11, :591:32, :594:{32,38}, :631:34, :632:40, :653:40, :677:{38,41,56}, :691:58]
  assign f3_mask_1 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0;	// @[frontend.scala:518:11, :677:38, :691:{58,74}, :692:71, :733:40]
  wire             _f3_redirects_1_T_1 = _bpd_decoder_io_out_cfi_type == 3'h3;	// @[frontend.scala:665:33, :693:43]
  wire             _f3_redirects_1_T = _bpd_decoder_io_out_cfi_type == 3'h2;	// @[frontend.scala:665:33, :698:49]
  wire             f3_btb_mispredicts_1 = _f3_redirects_1_T & valid_1 & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits != _bpd_decoder_io_out_target;	// @[frontend.scala:523:11, :665:33, :677:38, :698:49, :699:61, :700:61]
  wire [6:0]       _offset_from_aligned_pc_T_6 = {1'h0, _bpd_decoder_io_out_sfb_offset_bits} + 7'h2;	// @[frontend.scala:665:33, :710:50]
  wire [15:0]      _upper_mask_T_5 = 16'h1 << _offset_from_aligned_pc_T_6[4:1];	// @[OneHot.scala:57:35, frontend.scala:710:50, :711:32, :717:52]
  wire             _GEN_17 = _offset_from_aligned_pc_T_6[4:1] == 4'h0;	// @[frontend.scala:710:50, :711:32, :717:52, util.scala:384:37]
  wire [5:0]       _GEN_18 = _upper_mask_T_5[6:1] | _upper_mask_T_5[5:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [4:0]       _GEN_19 = _GEN_18[5:1] | _upper_mask_T_5[4:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [3:0]       _GEN_20 = _GEN_19[4:1] | _upper_mask_T_5[3:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [2:0]       _GEN_21 = _GEN_20[3:1] | _upper_mask_T_5[2:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [1:0]       _GEN_22 = _GEN_21[2:1] | _upper_mask_T_5[1:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire             _f3_br_mask_1_T = _bpd_decoder_io_out_cfi_type == 3'h1;	// @[frontend.scala:665:33, :735:26]
  wire             f3_redirects_1 = f3_mask_1 & (_f3_redirects_1_T | _f3_redirects_1_T_1 | _f3_br_mask_1_T & _f3_bpd_resp_io_deq_bits_preds_1_taken);	// @[frontend.scala:523:11, :692:71, :693:43, :698:49, :733:40, :734:69, :735:{26,37}]
  assign f3_br_mask_1 = f3_mask_1 & _f3_br_mask_1_T;	// @[frontend.scala:692:71, :735:26, :738:37]
  wire             _T_29 = f3_redirects_0 | f3_redirects_1;	// @[frontend.scala:733:40, :746:39]
  wire [31:0]      f3_fetch_bundle_exp_insts_2 = _exp_inst_rvc_exp_1_io_rvc ? _exp_inst_rvc_exp_1_io_out_bits : inst_1;	// @[consts.scala:330:25, :332:8, frontend.scala:683:29]
  assign inst_1 = _f3_io_deq_bits_data[63:32];	// @[frontend.scala:518:11, :683:29]
  wire             _valid_T_9 = _f3_io_deq_valid & _f3_io_deq_bits_mask[1] & valid_1 & ~f3_redirects_0 & (&(_f3_io_deq_bits_data[17:16]));	// @[frontend.scala:518:11, :594:{32,38}, :677:38, :684:37, :691:{58,74}, :733:40]
  wire             bank_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_T_29;	// @[frontend.scala:518:11, :684:{20,37}, :691:{58,71,74}, :746:39]
  assign f3_mask_2 = _f3_io_deq_valid & _f3_io_deq_bits_mask[2] & ~_valid_T_9 & ~_T_29;	// @[frontend.scala:518:11, :684:{20,37}, :691:{58,74}, :692:71, :746:39]
  wire             _f3_redirects_2_T_1 = _bpd_decoder_1_io_out_cfi_type == 3'h3;	// @[frontend.scala:665:33, :693:43]
  wire             _f3_redirects_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h2;	// @[frontend.scala:665:33, :698:49]
  wire             f3_btb_mispredicts_2 = _f3_redirects_2_T & ~_valid_T_9 & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits != _bpd_decoder_1_io_out_target;	// @[frontend.scala:523:11, :665:33, :684:{20,37}, :698:49, :699:61, :700:61]
  wire [6:0]       _offset_from_aligned_pc_T_11 = {1'h0, _bpd_decoder_1_io_out_sfb_offset_bits} + 7'h4;	// @[frontend.scala:665:33, :710:50]
  wire [15:0]      _upper_mask_T_9 = 16'h1 << _offset_from_aligned_pc_T_11[4:1];	// @[OneHot.scala:57:35, frontend.scala:710:50, :711:32, :717:52]
  wire             _GEN_23 = _offset_from_aligned_pc_T_11[4:1] == 4'h0;	// @[frontend.scala:710:50, :711:32, :717:52, util.scala:384:37]
  wire [5:0]       _GEN_24 = _upper_mask_T_9[6:1] | _upper_mask_T_9[5:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [4:0]       _GEN_25 = _GEN_24[5:1] | _upper_mask_T_9[4:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [3:0]       _GEN_26 = _GEN_25[4:1] | _upper_mask_T_9[3:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [2:0]       _GEN_27 = _GEN_26[3:1] | _upper_mask_T_9[2:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [1:0]       _GEN_28 = _GEN_27[2:1] | _upper_mask_T_9[1:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire             _f3_br_mask_2_T = _bpd_decoder_1_io_out_cfi_type == 3'h1;	// @[frontend.scala:665:33, :735:26]
  wire             f3_redirects_2 = f3_mask_2 & (_f3_redirects_2_T | _f3_redirects_2_T_1 | _f3_br_mask_2_T & _f3_bpd_resp_io_deq_bits_preds_2_taken);	// @[frontend.scala:523:11, :692:71, :693:43, :698:49, :733:40, :734:69, :735:{26,37}]
  assign f3_br_mask_2 = f3_mask_2 & _f3_br_mask_2_T;	// @[frontend.scala:692:71, :735:26, :738:37]
  wire [31:0]      f3_fetch_bundle_exp_insts_3 = _exp_inst_rvc_exp_2_io_rvc ? _exp_inst_rvc_exp_2_io_out_bits : inst_2;	// @[Cat.scala:33:92, consts.scala:330:25, :332:8]
  assign inst_2 = {16'h0, _f3_io_deq_bits_data[63:48]};	// @[Cat.scala:33:92, frontend.scala:518:11, :679:44]
  wire             _valid_T_18 = bank_mask_2 & (&(_f3_io_deq_bits_data[33:32])) | (&(_f3_io_deq_bits_data[49:48]));	// @[frontend.scala:518:11, :594:{32,38}, :680:{38,66}, :691:71]
  assign f3_mask_3 = _f3_io_deq_valid & _f3_io_deq_bits_mask[3] & ~_valid_T_18 & ~(_T_29 | f3_redirects_2);	// @[frontend.scala:518:11, :680:{20,66}, :691:{58,74}, :692:71, :733:40, :746:39]
  wire             _f3_redirects_3_T_1 = _bpd_decoder_2_io_out_cfi_type == 3'h3;	// @[frontend.scala:665:33, :693:43]
  wire             _f3_redirects_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h2;	// @[frontend.scala:665:33, :698:49]
  wire             f3_btb_mispredicts_3 = _f3_redirects_3_T & ~_valid_T_18 & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid & _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits != _bpd_decoder_2_io_out_target;	// @[frontend.scala:523:11, :665:33, :680:{20,66}, :698:49, :699:61, :700:61]
  wire [6:0]       _offset_from_aligned_pc_T_16 = {1'h0, _bpd_decoder_2_io_out_sfb_offset_bits} + 7'h6;	// @[frontend.scala:665:33, :710:50]
  wire [15:0]      _upper_mask_T_13 = 16'h1 << _offset_from_aligned_pc_T_16[4:1];	// @[OneHot.scala:57:35, frontend.scala:710:50, :711:32, :717:52]
  wire             _GEN_29 = _offset_from_aligned_pc_T_16[4:1] == 4'h0;	// @[frontend.scala:710:50, :711:32, :717:52, util.scala:384:37]
  wire [5:0]       _GEN_30 = _upper_mask_T_13[6:1] | _upper_mask_T_13[5:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [4:0]       _GEN_31 = _GEN_30[5:1] | _upper_mask_T_13[4:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [3:0]       _GEN_32 = _GEN_31[4:1] | _upper_mask_T_13[3:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [2:0]       _GEN_33 = _GEN_32[3:1] | _upper_mask_T_13[2:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire [1:0]       _GEN_34 = _GEN_33[2:1] | _upper_mask_T_13[1:0];	// @[OneHot.scala:57:35, util.scala:384:{37,54}]
  wire             _f3_br_mask_3_T = _bpd_decoder_2_io_out_cfi_type == 3'h1;	// @[frontend.scala:665:33, :735:26]
  wire             f3_redirects_3 = f3_mask_3 & (_f3_redirects_3_T | _f3_redirects_3_T_1 | _f3_br_mask_3_T & _f3_bpd_resp_io_deq_bits_preds_3_taken);	// @[frontend.scala:523:11, :692:71, :693:43, :698:49, :733:40, :734:69, :735:{26,37}]
  assign f3_br_mask_3 = f3_mask_3 & _f3_br_mask_3_T;	// @[frontend.scala:692:71, :735:26, :738:37]
  wire             f3_fetch_bundle_end_half_valid = ~(bank_mask_2 & (&(_f3_io_deq_bits_data[33:32]))) & (&(_f3_io_deq_bits_data[49:48]));	// @[frontend.scala:518:11, :594:{32,38}, :691:71, :748:40, :750:{8,33,69}]
  wire [3:0][2:0]  _GEN_35 = {{_bpd_decoder_2_io_out_cfi_type}, {_bpd_decoder_1_io_out_cfi_type}, {_bpd_decoder_io_out_cfi_type}, {brsigs_cfi_type}};	// @[frontend.scala:631:34, :636:40, :657:40, :665:33, :757:33]
  wire [3:0]       _GEN_36 = {{_bpd_decoder_2_io_out_is_call}, {_bpd_decoder_1_io_out_is_call}, {_bpd_decoder_io_out_is_call}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_call : _bpd_decoder1_io_out_is_call}};	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40, :665:33, :758:33]
  wire             f3_fetch_bundle_cfi_is_call = _GEN_36[f3_fetch_bundle_cfi_idx_bits];	// @[Mux.scala:47:70, frontend.scala:758:33]
  wire [3:0]       _GEN_37 = {{_bpd_decoder_2_io_out_is_ret}, {_bpd_decoder_1_io_out_is_ret}, {_bpd_decoder_io_out_is_ret}, {f3_prev_is_half ? _bpd_decoder0_io_out_is_ret : _bpd_decoder1_io_out_is_ret}};	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40, :665:33, :759:33]
  wire             f3_fetch_bundle_cfi_is_ret = _GEN_37[f3_fetch_bundle_cfi_idx_bits];	// @[Mux.scala:47:70, frontend.scala:759:33]
  wire [3:0]       _GEN_38 = {{&(_f3_io_deq_bits_data[49:48])}, {&(_f3_io_deq_bits_data[33:32])}, {&(_f3_io_deq_bits_data[17:16])}, {(&(bank_insts_0[1:0])) & ~f3_prev_is_half}};	// @[frontend.scala:518:11, :591:32, :594:{32,38}, :631:34, :632:40, :653:40, :705:{23,26}, :760:33]
  wire             f3_fetch_bundle_cfi_npc_plus4 = _GEN_38[f3_fetch_bundle_cfi_idx_bits];	// @[Mux.scala:47:70, frontend.scala:760:33]
  wire             _f4_btb_corrections_io_enq_valid_T = _f4_io_enq_ready & _f3_io_deq_valid;	// @[Decoupled.scala:51:35, frontend.scala:518:11, :861:11]
  wire             _T_48 = f3_redirects_0 | f3_redirects_1;	// @[frontend.scala:733:40, :779:57]
  wire             f3_fetch_bundle_cfi_idx_valid = _T_48 | f3_redirects_2 | f3_redirects_3;	// @[frontend.scala:733:40, :779:57]
  wire [1:0]       _f3_predicted_target_T_5 = {1'h1, ~f3_redirects_2};	// @[Mux.scala:47:70, frontend.scala:733:40]
  assign f3_fetch_bundle_cfi_idx_bits = f3_redirects_0 ? 2'h0 : f3_redirects_1 ? 2'h1 : _f3_predicted_target_T_5;	// @[Mux.scala:47:70, frontend.scala:505:20, :733:40]
  wire             _f3_predicted_target_T_2 = _T_48 | f3_redirects_2 | f3_redirects_3;	// @[frontend.scala:733:40, :779:57, :786:54]
  wire [3:0][39:0] _GEN_39 = {{_f3_redirects_3_T_1 ? _f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits : _bpd_decoder_2_io_out_target}, {_f3_redirects_2_T_1 ? _f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits : _bpd_decoder_1_io_out_target}, {_f3_redirects_1_T_1 ? _f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits : _bpd_decoder_io_out_target}, {_f3_redirects_0_T_1 ? _f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits : brsigs_target}};	// @[frontend.scala:523:11, :631:34, :636:40, :657:40, :665:33, :693:{26,43}, :787:8]
  wire [39:0]      _GEN_40 = _GEN_39[f3_redirects_0 ? 2'h0 : f3_redirects_1 ? 2'h1 : _f3_predicted_target_T_5];	// @[Mux.scala:47:70, frontend.scala:505:20, :733:40, :787:8]
  wire [39:0]      _f3_predicted_target_T_13 = ~(~_f3_io_deq_bits_pc | 40'h7) + 40'h8;	// @[frontend.scala:161:{31,33,39}, :168:23, :518:11]
  wire [39:0]      f3_fetch_bundle_next_pc = _f3_predicted_target_T_2 ? (f3_fetch_bundle_cfi_is_ret ? _ras_io_read_addr : _GEN_40) : _f3_predicted_target_T_13;	// @[frontend.scala:168:23, :335:19, :759:33, :786:{32,54}, :787:8]
  wire [3:0]       _GEN_41 = {2'h0, f3_fetch_bundle_cfi_idx_bits};	// @[Mux.scala:47:70, frontend.scala:798:28]
  wire [3:0]       _f3_predicted_ghist_T = f3_fetch_bundle_br_mask >> _GEN_41;	// @[frontend.scala:579:41, :798:28]
  wire [3:0]       f3_predicted_ghist_cfi_idx_oh = 4'h1 << _GEN_41;	// @[OneHot.scala:57:35, frontend.scala:798:28]
  wire [1:0]       _GEN_42 = f3_predicted_ghist_cfi_idx_oh[2:1] | f3_predicted_ghist_cfi_idx_oh[3:2];	// @[Mux.scala:47:70, OneHot.scala:57:35, util.scala:373:{29,45}]
  wire             _f3_predicted_ghist_new_history_old_history_T = _f3_predicted_ghist_T[0] & f3_fetch_bundle_cfi_idx_valid;	// @[frontend.scala:91:84, :779:57, :798:28]
  wire [63:0]      f3_predicted_ghist_old_history = _f3_predicted_ghist_new_history_old_history_T & f3_fetch_bundle_cfi_idx_valid ? {_f3_io_deq_bits_ghist_old_history[62:0], 1'h1} : (|(f3_fetch_bundle_br_mask & (f3_fetch_bundle_cfi_idx_valid ? (f3_predicted_ghist_cfi_idx_oh | {1'h0, &f3_fetch_bundle_cfi_idx_bits, _GEN_42[1], _GEN_42[0] | (&f3_fetch_bundle_cfi_idx_bits)}) & ~(_f3_predicted_ghist_new_history_old_history_T ? f3_predicted_ghist_cfi_idx_oh : 4'h0) : 4'hF))) | _f3_io_deq_bits_ghist_current_saw_branch_not_taken ? {_f3_io_deq_bits_ghist_old_history[62:0], 1'h0} : _f3_io_deq_bits_ghist_old_history;	// @[Mux.scala:47:70, OneHot.scala:57:35, frontend.scala:90:{39,44}, :91:{67,69,73,84}, :98:{53,61}, :99:{37,61,91}, :100:37, :178:31, :367:16, :518:11, :579:41, :779:57, util.scala:373:{29,45}]
  wire             _T_47 = f3_fetch_bundle_cfi_idx_valid & f3_fetch_bundle_cfi_is_call;	// @[frontend.scala:124:42, :758:33, :779:57]
  wire [4:0]       _f3_predicted_ghist_new_history_ras_idx_T_3 = _f3_io_deq_bits_ghist_ras_idx + 5'h1;	// @[frontend.scala:518:11, util.scala:203:14]
  wire             _f3_predicted_ghist_new_history_ras_idx_T_4 = f3_fetch_bundle_cfi_idx_valid & f3_fetch_bundle_cfi_is_ret;	// @[frontend.scala:125:42, :759:33, :779:57]
  wire [4:0]       _f3_predicted_ghist_new_history_ras_idx_T_7 = _f3_io_deq_bits_ghist_ras_idx - 5'h1;	// @[frontend.scala:518:11, util.scala:220:14]
  wire             _f3_correct_f1_ghist_T_4 = s1_ghist_old_history == f3_predicted_ghist_old_history & ~s1_ghist_new_saw_branch_not_taken & ~s1_ghist_new_saw_branch_taken;	// @[frontend.scala:76:19, :77:{32,68}, :78:28, :99:37, :383:29]
  wire             _f3_correct_f2_ghist_T_4 = s2_ghist_old_history == f3_predicted_ghist_old_history & ~s2_ghist_new_saw_branch_not_taken & ~s2_ghist_new_saw_branch_taken;	// @[frontend.scala:76:19, :77:{32,68}, :78:28, :99:37, :444:21]
  wire             _T_46 = _f3_io_deq_valid & _f4_io_enq_ready;	// @[frontend.scala:518:11, :816:25, :861:11]
  wire             _T_54 = s2_valid & s2_vpc == f3_fetch_bundle_next_pc & _f3_correct_f2_ghist_T_4;	// @[frontend.scala:77:68, :442:25, :443:25, :786:32, :823:{30,54}]
  wire             _GEN_43 = _T_46 & _T_54;	// @[frontend.scala:535:24, :816:{25,38}, :823:{54,79}, :824:28]
  assign _GEN = _GEN_43 ? (_T_47 ? _f3_predicted_ghist_new_history_ras_idx_T_3 : _f3_predicted_ghist_new_history_ras_idx_T_4 ? _f3_predicted_ghist_new_history_ras_idx_T_7 : _f3_io_deq_bits_ghist_ras_idx) : s2_ghist_ras_idx;	// @[frontend.scala:124:{31,42}, :125:{31,42}, :444:21, :518:11, :535:24, :816:38, :823:79, :824:28, util.scala:203:14, :220:14]
  wire             _T_60 = ~s2_valid & s1_valid & s1_vpc == f3_fetch_bundle_next_pc & _f3_correct_f1_ghist_T_4;	// @[frontend.scala:77:68, :381:29, :382:29, :442:25, :786:32, :825:{18,50,74}]
  wire             _T_73 = s2_valid & (s2_vpc != f3_fetch_bundle_next_pc | ~_f3_correct_f2_ghist_T_4) | ~s2_valid & s1_valid & (s1_vpc != f3_fetch_bundle_next_pc | ~_f3_correct_f1_ghist_T_4) | ~s2_valid & ~s1_valid;	// @[frontend.scala:77:68, :81:41, :381:29, :382:29, :442:25, :443:25, :786:32, :825:18, :827:{29,41,65}, :828:{35,46,70,95}, :829:{22,25}]
  wire             _GEN_44 = _T_54 | _T_60;	// @[frontend.scala:449:26, :823:{54,79}, :825:{74,99}, :829:37]
  wire             _GEN_45 = ~_T_46 | _GEN_44 | ~_T_73;	// @[frontend.scala:449:26, :484:58, :816:{25,38}, :823:79, :825:99, :828:95, :829:37]
  wire             f4_delay = (_f4_io_deq_bits_sfbs_0 | _f4_io_deq_bits_sfbs_1 | _f4_io_deq_bits_sfbs_2 | _f4_io_deq_bits_sfbs_3) & ~_f4_io_deq_bits_cfi_idx_valid & ~_f4_io_enq_valid_T_1 & ~_f4_io_deq_bits_xcpt_pf_if & ~_f4_io_deq_bits_xcpt_ae_if;	// @[frontend.scala:861:11, :897:33, :898:5, :899:5, :900:{5,32}, :901:5, :910:38]
  assign _f4_io_enq_valid_T_1 = _f3_io_deq_valid & ~f4_clear;	// @[frontend.scala:518:11, :910:{38,41}, :955:30, :956:17, :967:38]
  wire [39:0]      _GEN_46 = {1'h0, io_cpu_sfence_bits_addr};	// @[frontend.scala:963:18]
  assign f4_clear = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[frontend.scala:955:30, :956:17, :967:38]
  wire             _GEN_47 = io_cpu_sfence_valid | io_cpu_redirect_flush;	// @[frontend.scala:816:38, :955:30, :959:17, :967:38, :971:17]
  assign f2_clear = _GEN_47 | _T_46 & ~_GEN_44 & _T_73;	// @[frontend.scala:449:26, :816:{25,38}, :823:79, :825:99, :828:95, :829:37, :955:30, :959:17, :967:38, :971:17]
  assign f1_clear = _GEN_47 | (~_T_46 | _GEN_44 ? _T_11 | _GEN_9 : _T_73 | _T_11 | _GEN_9);	// @[frontend.scala:386:30, :449:26, :483:45, :484:58, :492:14, :493:38, :498:95, :816:{25,38}, :823:79, :825:99, :828:95, :829:37, :831:16, :955:30, :959:17, :960:17, :967:38, :971:17, :972:17]
  wire             _GEN_48 = io_cpu_sfence_valid | ~io_cpu_redirect_flush;	// @[frontend.scala:816:38, :955:30, :967:38, :974:21]
  wire             s0_valid = ~io_cpu_sfence_valid & (io_cpu_redirect_flush ? io_cpu_redirect_val : _GEN_45 ? (_T_11 ? ~s2_tlb_resp_ae_inst & ~s2_tlb_resp_pf_inst | s2_is_replay | s2_tlb_miss : _GEN_10 ? ~(_f3_io_enq_valid_T_2 & ~s2_is_replay) : _T_5 ? ~((s1_is_replay ? s1_tlb_resp_REG_ae_inst : _tlb_io_resp_ae_inst) | (s1_is_replay ? s1_tlb_resp_REG_pf_inst : _tlb_io_resp_pf_inst)) : _T_3) : ~_s0_valid_T_11);	// @[frontend.scala:339:19, :363:{31,49}, :384:29, :399:{24,46}, :429:{18,35}, :431:{18,21,43}, :450:28, :451:28, :452:44, :453:{50,77}, :483:45, :484:58, :485:{14,18,39,42,80}, :493:38, :498:95, :501:{20,23,70}, :725:75, :816:38, :823:79, :833:23, :955:30, :962:18, :967:38, :976:18]
  assign s0_vpc = io_cpu_sfence_valid ? _GEN_46 : io_cpu_redirect_flush ? io_cpu_redirect_pc : _GEN_45 ? (_T_11 ? s2_vpc : _GEN_10 ? f2_predicted_target : _T_5 ? (f1_do_redirect ? _f1_predicted_target_T_5 : _f1_predicted_target_T_10) : _T_3 ? 40'h10040 : 40'h0) : f3_fetch_bundle_next_pc;	// @[frontend.scala:168:23, :349:30, :363:{31,49}, :365:16, :413:45, :415:32, :429:{18,35}, :433:18, :443:25, :468:32, :483:45, :484:58, :486:14, :493:38, :498:95, :501:20, :502:20, :786:32, :816:38, :823:79, :955:30, :963:18, :967:38, :977:18, package.scala:33:76]
  wire             _GEN_49 = _f4_btb_corrections_io_enq_valid_T ? f3_fetch_bundle_end_half_valid : f3_prev_is_half;	// @[Decoupled.scala:51:35, frontend.scala:591:32, :750:69, :769:25, :770:21]
  wire             _GEN_50 = _T_11 | ~(_T_12 & s1_valid & s1_vpc == f2_predicted_target & _f2_correct_f1_ghist_T_4);	// @[frontend.scala:77:68, :381:29, :382:29, :445:12, :468:32, :483:45, :484:58, :493:{25,38}, :494:{30,79}, :496:16]
  wire             _GEN_51 = ~_T_46 | _T_54 | ~_T_60;	// @[frontend.scala:484:58, :816:{25,38}, :823:{54,79}, :825:{74,99}]
  always @(posedge clock) begin
    REG <= reset;	// @[frontend.scala:363:16]
    if (io_cpu_sfence_valid)
      s1_vpc <= _GEN_46;	// @[frontend.scala:381:29, :963:18]
    else if (io_cpu_redirect_flush)
      s1_vpc <= io_cpu_redirect_pc;	// @[frontend.scala:381:29]
    else if (_GEN_45) begin	// @[frontend.scala:484:58, :816:38, :823:79]
      if (_T_11)	// @[frontend.scala:483:45]
        s1_vpc <= s2_vpc;	// @[frontend.scala:381:29, :443:25]
      else if (_GEN_10) begin	// @[frontend.scala:429:35, :493:38, :498:95, :501:20]
        if (f2_do_redirect)	// @[frontend.scala:467:45]
          s1_vpc <= _f2_predicted_target_T_5;	// @[frontend.scala:381:29, package.scala:33:76]
        else	// @[frontend.scala:467:45]
          s1_vpc <= _f2_predicted_target_T_10;	// @[frontend.scala:168:23, :381:29]
      end
      else if (_T_5) begin	// @[frontend.scala:429:18]
        if (f1_do_redirect)	// @[frontend.scala:413:45]
          s1_vpc <= _f1_predicted_target_T_5;	// @[frontend.scala:381:29, package.scala:33:76]
        else	// @[frontend.scala:413:45]
          s1_vpc <= _f1_predicted_target_T_10;	// @[frontend.scala:168:23, :381:29]
      end
      else if (_T_3)	// @[frontend.scala:363:31]
        s1_vpc <= 40'h10040;	// @[frontend.scala:365:16, :381:29]
      else	// @[frontend.scala:363:31]
        s1_vpc <= 40'h0;	// @[frontend.scala:349:30, :381:29]
    end
    else if (_f3_predicted_target_T_2) begin	// @[frontend.scala:786:54]
      if (f3_fetch_bundle_cfi_is_ret)	// @[frontend.scala:759:33]
        s1_vpc <= _ras_io_read_addr;	// @[frontend.scala:335:19, :381:29]
      else	// @[frontend.scala:759:33]
        s1_vpc <= _GEN_40;	// @[frontend.scala:381:29, :787:8]
    end
    else	// @[frontend.scala:786:54]
      s1_vpc <= _f3_predicted_target_T_13;	// @[frontend.scala:168:23, :381:29]
    if (_GEN_48) begin	// @[frontend.scala:816:38, :955:30, :967:38]
      if (_GEN_45) begin	// @[frontend.scala:484:58, :816:38, :823:79]
        if (_T_11) begin	// @[frontend.scala:483:45]
          s1_ghist_old_history <= s2_ghist_old_history;	// @[frontend.scala:383:29, :444:21]
          s1_tsrc <= s2_tsrc;	// @[frontend.scala:387:29, :447:24]
        end
        else if (_GEN_10) begin	// @[frontend.scala:429:35, :493:38, :498:95, :501:20]
          s1_ghist_old_history <= f2_predicted_ghist_old_history;	// @[frontend.scala:99:37, :383:29]
          s1_tsrc <= 2'h1;	// @[frontend.scala:387:29, :505:20]
        end
        else if (_T_5) begin	// @[frontend.scala:429:18]
          s1_ghist_old_history <= f1_predicted_ghist_old_history;	// @[frontend.scala:99:37, :383:29]
          s1_tsrc <= 2'h0;	// @[frontend.scala:387:29]
        end
        else begin	// @[frontend.scala:429:18]
          s1_ghist_old_history <= 64'h0;	// @[frontend.scala:383:29]
          s1_tsrc <= {2{_T_3}};	// @[frontend.scala:351:30, :363:{31,49}, :367:16, :387:29]
        end
        if (_T_11 | _GEN_10)	// @[frontend.scala:429:35, :483:45, :484:58, :490:14, :493:38, :498:95, :501:20]
          s1_ghist_ras_idx <= s2_ghist_ras_idx;	// @[frontend.scala:383:29, :444:21]
        else if (~_T_5)	// @[frontend.scala:429:18]
          s1_ghist_ras_idx <= 5'h0;	// @[frontend.scala:383:29]
      end
      else begin	// @[frontend.scala:484:58, :816:38, :823:79]
        s1_ghist_old_history <= f3_predicted_ghist_old_history;	// @[frontend.scala:99:37, :383:29]
        if (_T_47)	// @[frontend.scala:124:42]
          s1_ghist_ras_idx <= _f3_predicted_ghist_new_history_ras_idx_T_3;	// @[frontend.scala:383:29, util.scala:203:14]
        else if (_f3_predicted_ghist_new_history_ras_idx_T_4)	// @[frontend.scala:125:42]
          s1_ghist_ras_idx <= _f3_predicted_ghist_new_history_ras_idx_T_7;	// @[frontend.scala:383:29, util.scala:220:14]
        else	// @[frontend.scala:125:42]
          s1_ghist_ras_idx <= _f3_io_deq_bits_ghist_ras_idx;	// @[frontend.scala:383:29, :518:11]
        s1_tsrc <= 2'h2;	// @[frontend.scala:387:29]
      end
      s1_ghist_current_saw_branch_not_taken <= _GEN_45 & _T_11 & s2_ghist_current_saw_branch_not_taken;	// @[frontend.scala:383:29, :444:21, :483:45, :484:58, :816:38, :823:79]
      s1_ghist_new_saw_branch_not_taken <= _GEN_45 & _T_11 & s2_ghist_new_saw_branch_not_taken;	// @[frontend.scala:383:29, :444:21, :483:45, :484:58, :816:38, :823:79]
      s1_ghist_new_saw_branch_taken <= _GEN_45 & _T_11 & s2_ghist_new_saw_branch_taken;	// @[frontend.scala:383:29, :444:21, :483:45, :484:58, :816:38, :823:79]
    end
    else begin	// @[frontend.scala:816:38, :955:30, :967:38]
      s1_ghist_old_history <= io_cpu_redirect_ghist_old_history;	// @[frontend.scala:383:29]
      s1_ghist_current_saw_branch_not_taken <= io_cpu_redirect_ghist_current_saw_branch_not_taken;	// @[frontend.scala:383:29]
      s1_ghist_new_saw_branch_not_taken <= io_cpu_redirect_ghist_new_saw_branch_not_taken;	// @[frontend.scala:383:29]
      s1_ghist_new_saw_branch_taken <= io_cpu_redirect_ghist_new_saw_branch_taken;	// @[frontend.scala:383:29]
      s1_ghist_ras_idx <= io_cpu_redirect_ghist_ras_idx;	// @[frontend.scala:383:29]
      s1_tsrc <= 2'h3;	// @[frontend.scala:367:16, :387:29]
    end
    s1_is_replay <= ~_GEN_47 & _GEN_45 & _T_11 & _s0_is_replay_T;	// @[frontend.scala:384:29, :483:45, :484:{19,58}, :816:38, :823:79, :955:30, :959:17, :964:18, :967:38, :971:17, :980:18]
    s1_is_sfence <= io_cpu_sfence_valid;	// @[frontend.scala:385:29]
    tlb_io_sfence_REG_valid <= io_cpu_sfence_valid;	// @[frontend.scala:395:35]
    tlb_io_sfence_REG_bits_rs1 <= io_cpu_sfence_bits_rs1;	// @[frontend.scala:395:35]
    tlb_io_sfence_REG_bits_rs2 <= io_cpu_sfence_bits_rs2;	// @[frontend.scala:395:35]
    tlb_io_sfence_REG_bits_addr <= io_cpu_sfence_bits_addr;	// @[frontend.scala:395:35]
    s1_tlb_resp_REG_pf_inst <= s2_tlb_resp_pf_inst;	// @[frontend.scala:399:46, :450:28]
    s1_tlb_resp_REG_ae_inst <= s2_tlb_resp_ae_inst;	// @[frontend.scala:399:46, :450:28]
    s1_ppc_REG <= s2_ppc;	// @[frontend.scala:400:42, :446:24]
    s2_vpc <= s1_vpc;	// @[frontend.scala:381:29, :443:25]
    if (_GEN_51) begin	// @[frontend.scala:484:58, :816:38, :823:79]
      if (_GEN_50) begin	// @[frontend.scala:445:12, :484:58, :493:38]
        s2_ghist_old_history <= s1_ghist_old_history;	// @[frontend.scala:383:29, :444:21]
        s2_ghist_ras_idx <= s1_ghist_ras_idx;	// @[frontend.scala:383:29, :444:21]
      end
      else	// @[frontend.scala:445:12, :484:58, :493:38]
        s2_ghist_old_history <= f2_predicted_ghist_old_history;	// @[frontend.scala:99:37, :444:21]
    end
    else begin	// @[frontend.scala:484:58, :816:38, :823:79]
      s2_ghist_old_history <= f3_predicted_ghist_old_history;	// @[frontend.scala:99:37, :444:21]
      if (_T_47)	// @[frontend.scala:124:42]
        s2_ghist_ras_idx <= _f3_predicted_ghist_new_history_ras_idx_T_3;	// @[frontend.scala:444:21, util.scala:203:14]
      else if (_f3_predicted_ghist_new_history_ras_idx_T_4)	// @[frontend.scala:125:42]
        s2_ghist_ras_idx <= _f3_predicted_ghist_new_history_ras_idx_T_7;	// @[frontend.scala:444:21, util.scala:220:14]
      else	// @[frontend.scala:125:42]
        s2_ghist_ras_idx <= _f3_io_deq_bits_ghist_ras_idx;	// @[frontend.scala:444:21, :518:11]
    end
    s2_ghist_current_saw_branch_not_taken <= _GEN_51 & _GEN_50 & s1_ghist_current_saw_branch_not_taken;	// @[frontend.scala:383:29, :444:21, :445:12, :484:58, :493:38, :816:38, :823:79]
    s2_ghist_new_saw_branch_not_taken <= _GEN_51 & _GEN_50 & s1_ghist_new_saw_branch_not_taken;	// @[frontend.scala:383:29, :444:21, :445:12, :484:58, :493:38, :816:38, :823:79]
    s2_ghist_new_saw_branch_taken <= _GEN_51 & _GEN_50 & s1_ghist_new_saw_branch_taken;	// @[frontend.scala:383:29, :444:21, :445:12, :484:58, :493:38, :816:38, :823:79]
    if (s1_is_replay) begin	// @[frontend.scala:384:29]
      s2_ppc <= s1_ppc_REG;	// @[frontend.scala:400:42, :446:24]
      s2_tlb_resp_pf_inst <= s1_tlb_resp_REG_pf_inst;	// @[frontend.scala:399:46, :450:28]
      s2_tlb_resp_ae_inst <= s1_tlb_resp_REG_ae_inst;	// @[frontend.scala:399:46, :450:28]
    end
    else begin	// @[frontend.scala:384:29]
      s2_ppc <= _tlb_io_resp_paddr;	// @[frontend.scala:339:19, :446:24]
      s2_tlb_resp_pf_inst <= _tlb_io_resp_pf_inst;	// @[frontend.scala:339:19, :450:28]
      s2_tlb_resp_ae_inst <= _tlb_io_resp_ae_inst;	// @[frontend.scala:339:19, :450:28]
    end
    s2_tsrc <= s1_tsrc;	// @[frontend.scala:387:29, :447:24]
    s2_tlb_miss <= s1_tlb_miss;	// @[frontend.scala:398:35, :451:28]
    s2_is_replay_REG <= s1_is_replay;	// @[frontend.scala:384:29, :452:29]
    f3_bpd_resp_io_enq_valid_REG <= _f3_io_enq_ready;	// @[frontend.scala:518:11, :551:57]
    if (_f4_btb_corrections_io_enq_valid_T)	// @[Decoupled.scala:51:35]
      f3_prev_half <= _f3_io_deq_bits_data[63:48];	// @[frontend.scala:518:11, :589:28, :679:44]
    if (reset) begin
      s1_valid <= 1'h0;	// @[frontend.scala:382:29]
      s2_valid <= 1'h0;	// @[frontend.scala:442:25]
      ras_read_idx <= 5'h0;	// @[frontend.scala:542:29]
      f3_prev_is_half <= 1'h0;	// @[frontend.scala:591:32]
    end
    else begin
      s1_valid <= s0_valid;	// @[frontend.scala:382:29, :955:30, :962:18, :967:38]
      s2_valid <= s1_valid & ~f1_clear;	// @[frontend.scala:382:29, :388:58, :442:{25,35}, :816:38, :955:30, :960:17, :967:38, :972:17]
      if (_T_26) begin	// @[Decoupled.scala:51:35]
        if (_GEN_43) begin	// @[frontend.scala:535:24, :816:38, :823:79, :824:28]
          if (_T_47)	// @[frontend.scala:124:42]
            ras_read_idx <= _f3_predicted_ghist_new_history_ras_idx_T_3;	// @[frontend.scala:542:29, util.scala:203:14]
          else if (_f3_predicted_ghist_new_history_ras_idx_T_4)	// @[frontend.scala:125:42]
            ras_read_idx <= _f3_predicted_ghist_new_history_ras_idx_T_7;	// @[frontend.scala:542:29, util.scala:220:14]
          else	// @[frontend.scala:125:42]
            ras_read_idx <= _f3_io_deq_bits_ghist_ras_idx;	// @[frontend.scala:518:11, :542:29]
        end
        else	// @[frontend.scala:535:24, :816:38, :823:79, :824:28]
          ras_read_idx <= s2_ghist_ras_idx;	// @[frontend.scala:444:21, :542:29]
      end
      f3_prev_is_half <= _GEN_48 & (_T_46 ? ~(_T_48 | f3_redirects_2 | f3_redirects_3 | f4_clear) & _GEN_49 : ~f4_clear & _GEN_49);	// @[frontend.scala:591:32, :733:40, :769:25, :770:21, :775:19, :776:21, :779:57, :816:{25,38}, :820:38, :821:23, :955:30, :956:17, :967:38]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[frontend.scala:772:11]
      if (_f4_btb_corrections_io_enq_valid_T & ~reset & _f3_bpd_resp_io_deq_bits_pc != _f3_io_deq_bits_pc) begin	// @[Decoupled.scala:51:35, frontend.scala:518:11, :523:11, :772:{11,39}]
        if (`ASSERT_VERBOSE_COND_)	// @[frontend.scala:772:11]
          $error("Assertion failed\n    at frontend.scala:772 assert(f3_bpd_resp.io.deq.bits.pc === f3_fetch_bundle.pc)\n");	// @[frontend.scala:772:11]
        if (`STOP_COND_)	// @[frontend.scala:772:11]
          $fatal;	// @[frontend.scala:772:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        REG = _RANDOM_0[0];	// @[frontend.scala:363:16]
        s1_vpc = {_RANDOM_0[31:1], _RANDOM_1[8:0]};	// @[frontend.scala:363:16, :381:29]
        s1_valid = _RANDOM_1[9];	// @[frontend.scala:381:29, :382:29]
        s1_ghist_old_history = {_RANDOM_1[31:10], _RANDOM_2, _RANDOM_3[9:0]};	// @[frontend.scala:381:29, :383:29]
        s1_ghist_current_saw_branch_not_taken = _RANDOM_3[10];	// @[frontend.scala:383:29]
        s1_ghist_new_saw_branch_not_taken = _RANDOM_3[11];	// @[frontend.scala:383:29]
        s1_ghist_new_saw_branch_taken = _RANDOM_3[12];	// @[frontend.scala:383:29]
        s1_ghist_ras_idx = _RANDOM_3[17:13];	// @[frontend.scala:383:29]
        s1_is_replay = _RANDOM_3[18];	// @[frontend.scala:383:29, :384:29]
        s1_is_sfence = _RANDOM_3[19];	// @[frontend.scala:383:29, :385:29]
        s1_tsrc = _RANDOM_3[21:20];	// @[frontend.scala:383:29, :387:29]
        tlb_io_sfence_REG_valid = _RANDOM_3[22];	// @[frontend.scala:383:29, :395:35]
        tlb_io_sfence_REG_bits_rs1 = _RANDOM_3[23];	// @[frontend.scala:383:29, :395:35]
        tlb_io_sfence_REG_bits_rs2 = _RANDOM_3[24];	// @[frontend.scala:383:29, :395:35]
        tlb_io_sfence_REG_bits_addr = {_RANDOM_3[31:25], _RANDOM_4};	// @[frontend.scala:383:29, :395:35]
        s1_tlb_resp_REG_pf_inst = _RANDOM_7[15];	// @[frontend.scala:399:46]
        s1_tlb_resp_REG_ae_inst = _RANDOM_7[21];	// @[frontend.scala:399:46]
        s1_ppc_REG = {_RANDOM_7[31:28], _RANDOM_8[27:0]};	// @[frontend.scala:399:46, :400:42]
        s2_valid = _RANDOM_8[28];	// @[frontend.scala:400:42, :442:25]
        s2_vpc = {_RANDOM_8[31:29], _RANDOM_9, _RANDOM_10[4:0]};	// @[frontend.scala:400:42, :443:25]
        s2_ghist_old_history = {_RANDOM_10[31:5], _RANDOM_11, _RANDOM_12[4:0]};	// @[frontend.scala:443:25, :444:21]
        s2_ghist_current_saw_branch_not_taken = _RANDOM_12[5];	// @[frontend.scala:444:21]
        s2_ghist_new_saw_branch_not_taken = _RANDOM_12[6];	// @[frontend.scala:444:21]
        s2_ghist_new_saw_branch_taken = _RANDOM_12[7];	// @[frontend.scala:444:21]
        s2_ghist_ras_idx = _RANDOM_12[12:8];	// @[frontend.scala:444:21]
        s2_ppc = {_RANDOM_12[31:13], _RANDOM_13[12:0]};	// @[frontend.scala:444:21, :446:24]
        s2_tsrc = _RANDOM_13[14:13];	// @[frontend.scala:446:24, :447:24]
        s2_tlb_resp_pf_inst = _RANDOM_15[27];	// @[frontend.scala:450:28]
        s2_tlb_resp_ae_inst = _RANDOM_16[1];	// @[frontend.scala:450:28]
        s2_tlb_miss = _RANDOM_16[8];	// @[frontend.scala:450:28, :451:28]
        s2_is_replay_REG = _RANDOM_16[9];	// @[frontend.scala:450:28, :452:29]
        ras_read_idx = _RANDOM_16[14:10];	// @[frontend.scala:450:28, :542:29]
        f3_bpd_resp_io_enq_valid_REG = _RANDOM_16[15];	// @[frontend.scala:450:28, :551:57]
        f3_prev_half = _RANDOM_16[31:16];	// @[frontend.scala:450:28, :589:28]
        f3_prev_is_half = _RANDOM_17[0];	// @[frontend.scala:591:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  ICache_boom icache (	// @[frontend.scala:300:26]
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .io_req_valid                   (s0_valid),	// @[frontend.scala:955:30, :962:18, :967:38]
    .io_req_bits_addr               (s0_vpc[38:0]),	// @[frontend.scala:371:27, :955:30, :963:18, :967:38]
    .io_s1_paddr                    (s1_is_replay ? s1_ppc_REG : _tlb_io_resp_paddr),	// @[frontend.scala:339:19, :384:29, :400:{20,42}]
    .io_s1_kill                     (_tlb_io_resp_miss | f1_clear),	// @[frontend.scala:339:19, :404:42, :816:38, :955:30, :960:17, :967:38, :972:17]
    .io_s2_kill                     (s2_xcpt),	// @[frontend.scala:453:74]
    .io_invalidate                  (io_cpu_flush_icache),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_perf_acquire                (io_cpu_perf_acquire)
  );
  BranchPredictor_boom bpd (	// @[frontend.scala:333:19]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_f0_req_valid                       (s0_valid),	// @[frontend.scala:955:30, :962:18, :967:38]
    .io_f0_req_bits_pc                     (s0_vpc),	// @[frontend.scala:955:30, :963:18, :967:38]
    .io_f0_req_bits_ghist_old_history      (_GEN_48 ? (_GEN_45 ? (_T_11 ? s2_ghist_old_history : _GEN_10 ? f2_predicted_ghist_old_history : _T_5 ? f1_predicted_ghist_old_history : 64'h0) : f3_predicted_ghist_old_history) : io_cpu_redirect_ghist_old_history),	// @[frontend.scala:99:37, :363:49, :429:{18,35}, :434:18, :444:21, :483:45, :484:58, :490:14, :493:38, :498:95, :501:20, :504:20, :816:38, :823:79, :955:30, :967:38]
    .io_f3_fire                            (_f3_bpd_resp_io_enq_ready & _f3_bpd_resp_io_enq_valid_T),	// @[Decoupled.scala:51:35, frontend.scala:523:11, :551:47]
    .io_update_valid                       (_bpd_update_arbiter_io_out_valid),	// @[frontend.scala:927:34]
    .io_update_bits_is_mispredict_update   (_bpd_update_arbiter_io_out_bits_is_mispredict_update),	// @[frontend.scala:927:34]
    .io_update_bits_is_repair_update       (_bpd_update_arbiter_io_out_bits_is_repair_update),	// @[frontend.scala:927:34]
    .io_update_bits_btb_mispredicts        (_bpd_update_arbiter_io_out_bits_btb_mispredicts),	// @[frontend.scala:927:34]
    .io_update_bits_pc                     (_bpd_update_arbiter_io_out_bits_pc),	// @[frontend.scala:927:34]
    .io_update_bits_br_mask                (_bpd_update_arbiter_io_out_bits_br_mask),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_idx_valid          (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_idx_bits           (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_taken              (_bpd_update_arbiter_io_out_bits_cfi_taken),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_mispredicted       (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_is_br              (_bpd_update_arbiter_io_out_bits_cfi_is_br),	// @[frontend.scala:927:34]
    .io_update_bits_cfi_is_jal             (_bpd_update_arbiter_io_out_bits_cfi_is_jal),	// @[frontend.scala:927:34]
    .io_update_bits_ghist_old_history      (_bpd_update_arbiter_io_out_bits_ghist_old_history),	// @[frontend.scala:927:34]
    .io_update_bits_target                 (_bpd_update_arbiter_io_out_bits_target),	// @[frontend.scala:927:34]
    .io_update_bits_meta_0                 (_bpd_update_arbiter_io_out_bits_meta_0),	// @[frontend.scala:927:34]
    .io_resp_f1_preds_0_taken              (_bpd_io_resp_f1_preds_0_taken),
    .io_resp_f1_preds_0_is_br              (_bpd_io_resp_f1_preds_0_is_br),
    .io_resp_f1_preds_0_is_jal             (_bpd_io_resp_f1_preds_0_is_jal),
    .io_resp_f1_preds_0_predicted_pc_valid (_bpd_io_resp_f1_preds_0_predicted_pc_valid),
    .io_resp_f1_preds_0_predicted_pc_bits  (_bpd_io_resp_f1_preds_0_predicted_pc_bits),
    .io_resp_f1_preds_1_taken              (_bpd_io_resp_f1_preds_1_taken),
    .io_resp_f1_preds_1_is_br              (_bpd_io_resp_f1_preds_1_is_br),
    .io_resp_f1_preds_1_is_jal             (_bpd_io_resp_f1_preds_1_is_jal),
    .io_resp_f1_preds_1_predicted_pc_valid (_bpd_io_resp_f1_preds_1_predicted_pc_valid),
    .io_resp_f1_preds_1_predicted_pc_bits  (_bpd_io_resp_f1_preds_1_predicted_pc_bits),
    .io_resp_f1_preds_2_taken              (_bpd_io_resp_f1_preds_2_taken),
    .io_resp_f1_preds_2_is_br              (_bpd_io_resp_f1_preds_2_is_br),
    .io_resp_f1_preds_2_is_jal             (_bpd_io_resp_f1_preds_2_is_jal),
    .io_resp_f1_preds_2_predicted_pc_valid (_bpd_io_resp_f1_preds_2_predicted_pc_valid),
    .io_resp_f1_preds_2_predicted_pc_bits  (_bpd_io_resp_f1_preds_2_predicted_pc_bits),
    .io_resp_f1_preds_3_taken              (_bpd_io_resp_f1_preds_3_taken),
    .io_resp_f1_preds_3_is_br              (_bpd_io_resp_f1_preds_3_is_br),
    .io_resp_f1_preds_3_is_jal             (_bpd_io_resp_f1_preds_3_is_jal),
    .io_resp_f1_preds_3_predicted_pc_valid (_bpd_io_resp_f1_preds_3_predicted_pc_valid),
    .io_resp_f1_preds_3_predicted_pc_bits  (_bpd_io_resp_f1_preds_3_predicted_pc_bits),
    .io_resp_f2_preds_0_taken              (_bpd_io_resp_f2_preds_0_taken),
    .io_resp_f2_preds_0_is_br              (_bpd_io_resp_f2_preds_0_is_br),
    .io_resp_f2_preds_0_is_jal             (_bpd_io_resp_f2_preds_0_is_jal),
    .io_resp_f2_preds_0_predicted_pc_valid (_bpd_io_resp_f2_preds_0_predicted_pc_valid),
    .io_resp_f2_preds_0_predicted_pc_bits  (_bpd_io_resp_f2_preds_0_predicted_pc_bits),
    .io_resp_f2_preds_1_taken              (_bpd_io_resp_f2_preds_1_taken),
    .io_resp_f2_preds_1_is_br              (_bpd_io_resp_f2_preds_1_is_br),
    .io_resp_f2_preds_1_is_jal             (_bpd_io_resp_f2_preds_1_is_jal),
    .io_resp_f2_preds_1_predicted_pc_valid (_bpd_io_resp_f2_preds_1_predicted_pc_valid),
    .io_resp_f2_preds_1_predicted_pc_bits  (_bpd_io_resp_f2_preds_1_predicted_pc_bits),
    .io_resp_f2_preds_2_taken              (_bpd_io_resp_f2_preds_2_taken),
    .io_resp_f2_preds_2_is_br              (_bpd_io_resp_f2_preds_2_is_br),
    .io_resp_f2_preds_2_is_jal             (_bpd_io_resp_f2_preds_2_is_jal),
    .io_resp_f2_preds_2_predicted_pc_valid (_bpd_io_resp_f2_preds_2_predicted_pc_valid),
    .io_resp_f2_preds_2_predicted_pc_bits  (_bpd_io_resp_f2_preds_2_predicted_pc_bits),
    .io_resp_f2_preds_3_taken              (_bpd_io_resp_f2_preds_3_taken),
    .io_resp_f2_preds_3_is_br              (_bpd_io_resp_f2_preds_3_is_br),
    .io_resp_f2_preds_3_is_jal             (_bpd_io_resp_f2_preds_3_is_jal),
    .io_resp_f2_preds_3_predicted_pc_valid (_bpd_io_resp_f2_preds_3_predicted_pc_valid),
    .io_resp_f2_preds_3_predicted_pc_bits  (_bpd_io_resp_f2_preds_3_predicted_pc_bits),
    .io_resp_f3_pc                         (_bpd_io_resp_f3_pc),
    .io_resp_f3_preds_0_taken              (_bpd_io_resp_f3_preds_0_taken),
    .io_resp_f3_preds_0_is_br              (_bpd_io_resp_f3_preds_0_is_br),
    .io_resp_f3_preds_0_is_jal             (_bpd_io_resp_f3_preds_0_is_jal),
    .io_resp_f3_preds_0_predicted_pc_valid (_bpd_io_resp_f3_preds_0_predicted_pc_valid),
    .io_resp_f3_preds_0_predicted_pc_bits  (_bpd_io_resp_f3_preds_0_predicted_pc_bits),
    .io_resp_f3_preds_1_taken              (_bpd_io_resp_f3_preds_1_taken),
    .io_resp_f3_preds_1_is_br              (_bpd_io_resp_f3_preds_1_is_br),
    .io_resp_f3_preds_1_is_jal             (_bpd_io_resp_f3_preds_1_is_jal),
    .io_resp_f3_preds_1_predicted_pc_valid (_bpd_io_resp_f3_preds_1_predicted_pc_valid),
    .io_resp_f3_preds_1_predicted_pc_bits  (_bpd_io_resp_f3_preds_1_predicted_pc_bits),
    .io_resp_f3_preds_2_taken              (_bpd_io_resp_f3_preds_2_taken),
    .io_resp_f3_preds_2_is_br              (_bpd_io_resp_f3_preds_2_is_br),
    .io_resp_f3_preds_2_is_jal             (_bpd_io_resp_f3_preds_2_is_jal),
    .io_resp_f3_preds_2_predicted_pc_valid (_bpd_io_resp_f3_preds_2_predicted_pc_valid),
    .io_resp_f3_preds_2_predicted_pc_bits  (_bpd_io_resp_f3_preds_2_predicted_pc_bits),
    .io_resp_f3_preds_3_taken              (_bpd_io_resp_f3_preds_3_taken),
    .io_resp_f3_preds_3_is_br              (_bpd_io_resp_f3_preds_3_is_br),
    .io_resp_f3_preds_3_is_jal             (_bpd_io_resp_f3_preds_3_is_jal),
    .io_resp_f3_preds_3_predicted_pc_valid (_bpd_io_resp_f3_preds_3_predicted_pc_valid),
    .io_resp_f3_preds_3_predicted_pc_bits  (_bpd_io_resp_f3_preds_3_predicted_pc_bits),
    .io_resp_f3_meta_0                     (_bpd_io_resp_f3_meta_0)
  );
  BoomRAS_boom ras (	// @[frontend.scala:335:19]
    .clock          (clock),
    .io_read_idx    (_T_26 ? _GEN : ras_read_idx),	// @[Decoupled.scala:51:35, frontend.scala:535:24, :542:29, :544:25, :545:18, :816:38, :823:79, :824:28]
    .io_write_valid (_ftq_io_ras_update | _T_46 & _T_47),	// @[frontend.scala:124:42, :807:22, :816:{25,38}, :817:73, :864:19, :935:52, :936:24]
    .io_write_idx   (_ftq_io_ras_update ? _ftq_io_ras_update_idx : _f3_predicted_ghist_new_history_ras_idx_T_3),	// @[frontend.scala:810:22, :864:19, :935:52, :937:24, util.scala:203:14]
    .io_write_addr  (_ftq_io_ras_update ? _ftq_io_ras_update_pc : ~_f3_aligned_pc_T_1 + {37'h0, f3_fetch_bundle_cfi_idx_bits, 1'h0} + {37'h0, f3_fetch_bundle_cfi_npc_plus4 ? 3'h4 : 3'h2}),	// @[Mux.scala:47:70, frontend.scala:161:{31,39}, :698:49, :760:33, :808:{22,39,77,82}, :864:19, :935:52, :938:24]
    .io_read_addr   (_ras_io_read_addr)
  );
  TLB_boom tlb (	// @[frontend.scala:339:19]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (s1_valid & ~s1_is_replay & ~f1_clear | s1_is_sfence),	// @[frontend.scala:382:29, :384:29, :385:29, :388:{41,55,58,69}, :816:38, :955:30, :960:17, :967:38, :972:17]
    .io_req_bits_vaddr             (s1_vpc),	// @[frontend.scala:381:29]
    .io_req_bits_prv               (io_ptw_status_prv),
    .io_sfence_valid               (tlb_io_sfence_REG_valid),	// @[frontend.scala:395:35]
    .io_sfence_bits_rs1            (tlb_io_sfence_REG_bits_rs1),	// @[frontend.scala:395:35]
    .io_sfence_bits_rs2            (tlb_io_sfence_REG_bits_rs2),	// @[frontend.scala:395:35]
    .io_sfence_bits_addr           (tlb_io_sfence_REG_bits_addr),	// @[frontend.scala:395:35]
    .io_ptw_req_ready              (io_ptw_req_ready),
    .io_ptw_resp_valid             (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_ptw       (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final     (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf           (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf           (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr           (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw           (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx           (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn      (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d        (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a        (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g        (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u        (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x        (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w        (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r        (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v        (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level        (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous  (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode              (io_ptw_ptbr_mode),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask),
    .io_resp_miss                  (_tlb_io_resp_miss),
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_ptw_req_valid              (_tlb_io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr     (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1  (io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2   (io_ptw_req_bits_bits_stage2)
  );
  Queue_120_boom f3 (	// @[frontend.scala:518:11]
    .clock                                          (clock),
    .reset                                          (reset | f4_clear),	// @[frontend.scala:517:35, :955:30, :956:17, :967:38]
    .io_enq_valid                                   (_f3_io_enq_valid_T_6),	// @[frontend.scala:530:47]
    .io_enq_bits_pc                                 (s2_vpc),	// @[frontend.scala:443:25]
    .io_enq_bits_data                               (s2_xcpt ? 64'h0 : _icache_io_resp_bits_data),	// @[frontend.scala:300:26, :453:74, :534:30]
    .io_enq_bits_mask                               (_f3_io_enq_bits_mask_T[3:0]),	// @[frontend.scala:178:31, :536:23]
    .io_enq_bits_xcpt_pf_inst                       (s2_tlb_resp_pf_inst),	// @[frontend.scala:450:28]
    .io_enq_bits_xcpt_ae_inst                       (s2_tlb_resp_ae_inst),	// @[frontend.scala:450:28]
    .io_enq_bits_ghist_old_history                  (_GEN_43 ? f3_predicted_ghist_old_history : s2_ghist_old_history),	// @[frontend.scala:99:37, :444:21, :535:24, :816:38, :823:79, :824:28]
    .io_enq_bits_ghist_current_saw_branch_not_taken (~_GEN_43 & s2_ghist_current_saw_branch_not_taken),	// @[frontend.scala:444:21, :535:24, :816:38, :823:79, :824:28]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (~_GEN_43 & s2_ghist_new_saw_branch_not_taken),	// @[frontend.scala:444:21, :535:24, :816:38, :823:79, :824:28]
    .io_enq_bits_ghist_new_saw_branch_taken         (~_GEN_43 & s2_ghist_new_saw_branch_taken),	// @[frontend.scala:444:21, :535:24, :816:38, :823:79, :824:28]
    .io_enq_bits_ghist_ras_idx                      (_GEN),	// @[frontend.scala:535:24, :816:38, :823:79, :824:28]
    .io_enq_bits_fsrc                               (_T_11 ? 2'h0 : {1'h0, _GEN_10}),	// @[frontend.scala:429:35, :448:25, :483:45, :484:58, :493:38, :498:95, :501:20, :505:20]
    .io_enq_bits_tsrc                               (s2_tsrc),	// @[frontend.scala:447:24]
    .io_deq_ready                                   (_f4_io_enq_ready),	// @[frontend.scala:861:11]
    .io_enq_ready                                   (_f3_io_enq_ready),
    .io_deq_valid                                   (_f3_io_deq_valid),
    .io_deq_bits_pc                                 (_f3_io_deq_bits_pc),
    .io_deq_bits_data                               (_f3_io_deq_bits_data),
    .io_deq_bits_mask                               (_f3_io_deq_bits_mask),
    .io_deq_bits_xcpt_pf_inst                       (_f3_io_deq_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_ae_inst                       (_f3_io_deq_bits_xcpt_ae_inst),
    .io_deq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_fsrc                               (_f3_io_deq_bits_fsrc),
    .io_deq_bits_tsrc                               (_f3_io_deq_bits_tsrc)
  );
  Queue_121_boom f3_bpd_resp (	// @[frontend.scala:523:11]
    .clock                                  (clock),
    .reset                                  (reset | f4_clear),	// @[frontend.scala:522:44, :955:30, :956:17, :967:38]
    .io_enq_valid                           (_f3_bpd_resp_io_enq_valid_T),	// @[frontend.scala:551:47]
    .io_enq_bits_pc                         (_bpd_io_resp_f3_pc),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_0_taken              (_bpd_io_resp_f3_preds_0_taken),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_0_is_br              (_bpd_io_resp_f3_preds_0_is_br),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_0_is_jal             (_bpd_io_resp_f3_preds_0_is_jal),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_0_predicted_pc_valid (_bpd_io_resp_f3_preds_0_predicted_pc_valid),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_0_predicted_pc_bits  (_bpd_io_resp_f3_preds_0_predicted_pc_bits),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_1_taken              (_bpd_io_resp_f3_preds_1_taken),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_1_is_br              (_bpd_io_resp_f3_preds_1_is_br),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_1_is_jal             (_bpd_io_resp_f3_preds_1_is_jal),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_1_predicted_pc_valid (_bpd_io_resp_f3_preds_1_predicted_pc_valid),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_1_predicted_pc_bits  (_bpd_io_resp_f3_preds_1_predicted_pc_bits),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_2_taken              (_bpd_io_resp_f3_preds_2_taken),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_2_is_br              (_bpd_io_resp_f3_preds_2_is_br),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_2_is_jal             (_bpd_io_resp_f3_preds_2_is_jal),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_2_predicted_pc_valid (_bpd_io_resp_f3_preds_2_predicted_pc_valid),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_2_predicted_pc_bits  (_bpd_io_resp_f3_preds_2_predicted_pc_bits),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_3_taken              (_bpd_io_resp_f3_preds_3_taken),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_3_is_br              (_bpd_io_resp_f3_preds_3_is_br),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_3_is_jal             (_bpd_io_resp_f3_preds_3_is_jal),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_3_predicted_pc_valid (_bpd_io_resp_f3_preds_3_predicted_pc_valid),	// @[frontend.scala:333:19]
    .io_enq_bits_preds_3_predicted_pc_bits  (_bpd_io_resp_f3_preds_3_predicted_pc_bits),	// @[frontend.scala:333:19]
    .io_enq_bits_meta_0                     (_bpd_io_resp_f3_meta_0),	// @[frontend.scala:333:19]
    .io_deq_ready                           (_f4_io_enq_ready),	// @[frontend.scala:861:11]
    .io_enq_ready                           (_f3_bpd_resp_io_enq_ready),
    .io_deq_bits_pc                         (_f3_bpd_resp_io_deq_bits_pc),
    .io_deq_bits_preds_0_taken              (_f3_bpd_resp_io_deq_bits_preds_0_taken),
    .io_deq_bits_preds_0_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_valid),
    .io_deq_bits_preds_0_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_0_predicted_pc_bits),
    .io_deq_bits_preds_1_taken              (_f3_bpd_resp_io_deq_bits_preds_1_taken),
    .io_deq_bits_preds_1_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_valid),
    .io_deq_bits_preds_1_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_1_predicted_pc_bits),
    .io_deq_bits_preds_2_taken              (_f3_bpd_resp_io_deq_bits_preds_2_taken),
    .io_deq_bits_preds_2_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_valid),
    .io_deq_bits_preds_2_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_2_predicted_pc_bits),
    .io_deq_bits_preds_3_taken              (_f3_bpd_resp_io_deq_bits_preds_3_taken),
    .io_deq_bits_preds_3_predicted_pc_valid (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_valid),
    .io_deq_bits_preds_3_predicted_pc_bits  (_f3_bpd_resp_io_deq_bits_preds_3_predicted_pc_bits),
    .io_deq_bits_meta_0                     (_f3_bpd_resp_io_deq_bits_meta_0),
    .io_deq_bits_lhist_0                    (_f3_bpd_resp_io_deq_bits_lhist_0)
  );
  RVCExpander_boom exp_inst0_rvc_exp (	// @[consts.scala:330:25]
    .io_in       (inst0),	// @[Cat.scala:33:92]
    .io_out_bits (_exp_inst0_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst0_rvc_exp_io_rvc)
  );
  RVCExpander_boom exp_inst1_rvc_exp (	// @[consts.scala:330:25]
    .io_in       (_f3_io_deq_bits_data[31:0]),	// @[frontend.scala:518:11, :618:30]
    .io_out_bits (_exp_inst1_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst1_rvc_exp_io_rvc)
  );
  BranchDecode_boom bpd_decoder0 (	// @[frontend.scala:624:34]
    .io_inst                 (exp_inst0),	// @[consts.scala:332:8]
    .io_pc                   (~_f3_aligned_pc_T_1 - 40'h2),	// @[frontend.scala:161:{31,39}, :621:69]
    .io_out_is_ret           (_bpd_decoder0_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder0_io_out_is_call),
    .io_out_target           (_bpd_decoder0_io_out_target),
    .io_out_cfi_type         (_bpd_decoder0_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder0_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder0_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder0_io_out_shadowable)
  );
  BranchDecode_boom bpd_decoder1 (	// @[frontend.scala:627:34]
    .io_inst                 (exp_inst1),	// @[consts.scala:332:8]
    .io_pc                   (~_f3_aligned_pc_T_1),	// @[frontend.scala:161:{31,39}]
    .io_out_is_ret           (_bpd_decoder1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder1_io_out_is_call),
    .io_out_target           (_bpd_decoder1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder1_io_out_shadowable)
  );
  RVCExpander_boom exp_inst_rvc_exp (	// @[consts.scala:330:25]
    .io_in       (inst),	// @[frontend.scala:676:29]
    .io_out_bits (_exp_inst_rvc_exp_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_io_rvc)
  );
  BranchDecode_boom bpd_decoder (	// @[frontend.scala:665:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_1),	// @[consts.scala:332:8]
    .io_pc                   (~_f3_aligned_pc_T_1 + 40'h2),	// @[frontend.scala:161:{31,39}, :621:69, :664:32]
    .io_out_is_ret           (_bpd_decoder_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_io_out_is_call),
    .io_out_target           (_bpd_decoder_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_io_out_shadowable)
  );
  RVCExpander_boom exp_inst_rvc_exp_1 (	// @[consts.scala:330:25]
    .io_in       (inst_1),	// @[frontend.scala:683:29]
    .io_out_bits (_exp_inst_rvc_exp_1_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_1_io_rvc)
  );
  BranchDecode_boom bpd_decoder_1 (	// @[frontend.scala:665:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_2),	// @[consts.scala:332:8]
    .io_pc                   (~_f3_aligned_pc_T_1 + 40'h4),	// @[frontend.scala:161:{31,39}, :664:32]
    .io_out_is_ret           (_bpd_decoder_1_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_1_io_out_is_call),
    .io_out_target           (_bpd_decoder_1_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_1_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_1_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_1_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_1_io_out_shadowable)
  );
  RVCExpander_boom exp_inst_rvc_exp_2 (	// @[consts.scala:330:25]
    .io_in       (inst_2),	// @[Cat.scala:33:92]
    .io_out_bits (_exp_inst_rvc_exp_2_io_out_bits),
    .io_rvc      (_exp_inst_rvc_exp_2_io_rvc)
  );
  BranchDecode_boom bpd_decoder_2 (	// @[frontend.scala:665:33]
    .io_inst                 (f3_fetch_bundle_exp_insts_3),	// @[consts.scala:332:8]
    .io_pc                   (~_f3_aligned_pc_T_1 + 40'h6),	// @[frontend.scala:161:{31,39}, :664:32]
    .io_out_is_ret           (_bpd_decoder_2_io_out_is_ret),
    .io_out_is_call          (_bpd_decoder_2_io_out_is_call),
    .io_out_target           (_bpd_decoder_2_io_out_target),
    .io_out_cfi_type         (_bpd_decoder_2_io_out_cfi_type),
    .io_out_sfb_offset_valid (_bpd_decoder_2_io_out_sfb_offset_valid),
    .io_out_sfb_offset_bits  (_bpd_decoder_2_io_out_sfb_offset_bits),
    .io_out_shadowable       (_bpd_decoder_2_io_out_shadowable)
  );
  Queue_122_boom f4_btb_corrections (	// @[frontend.scala:844:34]
    .clock                                          (clock),
    .reset                                          (reset),
    .io_enq_valid                                   (_f4_btb_corrections_io_enq_valid_T & (f3_btb_mispredicts_0 | f3_btb_mispredicts_1 | f3_btb_mispredicts_2 | f3_btb_mispredicts_3)),	// @[Decoupled.scala:51:35, frontend.scala:699:61, :845:{53,83}]
    .io_enq_bits_btb_mispredicts                    ({f3_btb_mispredicts_3, f3_btb_mispredicts_2, f3_btb_mispredicts_1, f3_btb_mispredicts_0}),	// @[frontend.scala:699:61, :849:77]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[frontend.scala:518:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[frontend.scala:523:11]
    .io_enq_bits_meta_0                             (_f3_bpd_resp_io_deq_bits_meta_0),	// @[frontend.scala:523:11]
    .io_deq_ready                                   (_bpd_update_arbiter_io_in_1_ready),	// @[frontend.scala:927:34]
    .io_deq_valid                                   (_f4_btb_corrections_io_deq_valid),
    .io_deq_bits_is_mispredict_update               (_f4_btb_corrections_io_deq_bits_is_mispredict_update),
    .io_deq_bits_is_repair_update                   (_f4_btb_corrections_io_deq_bits_is_repair_update),
    .io_deq_bits_btb_mispredicts                    (_f4_btb_corrections_io_deq_bits_btb_mispredicts),
    .io_deq_bits_pc                                 (_f4_btb_corrections_io_deq_bits_pc),
    .io_deq_bits_br_mask                            (_f4_btb_corrections_io_deq_bits_br_mask),
    .io_deq_bits_cfi_idx_valid                      (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_taken                          (_f4_btb_corrections_io_deq_bits_cfi_taken),
    .io_deq_bits_cfi_mispredicted                   (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),
    .io_deq_bits_cfi_is_br                          (_f4_btb_corrections_io_deq_bits_cfi_is_br),
    .io_deq_bits_cfi_is_jal                         (_f4_btb_corrections_io_deq_bits_cfi_is_jal),
    .io_deq_bits_ghist_old_history                  (_f4_btb_corrections_io_deq_bits_ghist_old_history),
    .io_deq_bits_target                             (_f4_btb_corrections_io_deq_bits_target),
    .io_deq_bits_meta_0                             (_f4_btb_corrections_io_deq_bits_meta_0)
  );
  Queue_123_boom f4 (	// @[frontend.scala:861:11]
    .clock                                          (clock),
    .reset                                          (reset | f4_clear),	// @[frontend.scala:860:35, :955:30, :956:17, :967:38]
    .io_enq_valid                                   (_f4_io_enq_valid_T_1),	// @[frontend.scala:910:38]
    .io_enq_bits_pc                                 (_f3_io_deq_bits_pc),	// @[frontend.scala:518:11]
    .io_enq_bits_next_pc                            (f3_fetch_bundle_next_pc),	// @[frontend.scala:786:32]
    .io_enq_bits_edge_inst_0                        (f3_prev_is_half),	// @[frontend.scala:591:32]
    .io_enq_bits_insts_0                            (bank_insts_0),	// @[frontend.scala:631:34, :632:40, :653:40]
    .io_enq_bits_insts_1                            (inst),	// @[frontend.scala:676:29]
    .io_enq_bits_insts_2                            (inst_1),	// @[frontend.scala:683:29]
    .io_enq_bits_insts_3                            (inst_2),	// @[Cat.scala:33:92]
    .io_enq_bits_exp_insts_0                        (f3_prev_is_half ? exp_inst0 : exp_inst1),	// @[consts.scala:332:8, frontend.scala:591:32, :631:34, :634:40, :655:40]
    .io_enq_bits_exp_insts_1                        (f3_fetch_bundle_exp_insts_1),	// @[consts.scala:332:8]
    .io_enq_bits_exp_insts_2                        (f3_fetch_bundle_exp_insts_2),	// @[consts.scala:332:8]
    .io_enq_bits_exp_insts_3                        (f3_fetch_bundle_exp_insts_3),	// @[consts.scala:332:8]
    .io_enq_bits_sfbs_0                             (f3_mask_0 & (f3_prev_is_half ? _bpd_decoder0_io_out_sfb_offset_valid : _bpd_decoder1_io_out_sfb_offset_valid) & offset_from_aligned_pc < 7'h11),	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40, :692:39, :711:32, :721:33, :722:33]
    .io_enq_bits_sfbs_1                             (f3_mask_1 & _bpd_decoder_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_6 < 7'h11),	// @[frontend.scala:665:33, :692:71, :710:50, :721:33, :722:33]
    .io_enq_bits_sfbs_2                             (f3_mask_2 & _bpd_decoder_1_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_11 < 7'h11),	// @[frontend.scala:665:33, :692:71, :710:50, :721:33, :722:33]
    .io_enq_bits_sfbs_3                             (f3_mask_3 & _bpd_decoder_2_io_out_sfb_offset_valid & _offset_from_aligned_pc_T_16 < 7'h11),	// @[frontend.scala:665:33, :692:71, :710:50, :721:33, :722:33]
    .io_enq_bits_sfb_masks_0                        (~(_upper_mask_T_1[7:0] | {_GEN_16[1] | _GEN_11, _GEN_16[0], _GEN_15[0], _GEN_14[0], _GEN_13[0], _GEN_12[0], _GEN_11, 1'h0}) & 8'hFE),	// @[OneHot.scala:57:35, frontend.scala:717:18, :724:{45,68,70}, util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_1                        (~(_upper_mask_T_5[7:0] | {_GEN_22[1] | _GEN_17, _GEN_22[0], _GEN_21[0], _GEN_20[0], _GEN_19[0], _GEN_18[0], _GEN_17, 1'h0}) & 8'hFC),	// @[OneHot.scala:57:35, frontend.scala:717:18, :724:{45,68,70}, util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_2                        (~(_upper_mask_T_9[7:0] | {_GEN_28[1] | _GEN_23, _GEN_28[0], _GEN_27[0], _GEN_26[0], _GEN_25[0], _GEN_24[0], _GEN_23, 1'h0}) & 8'hF8),	// @[OneHot.scala:57:35, frontend.scala:717:18, :724:{45,68,70}, util.scala:384:{37,54}]
    .io_enq_bits_sfb_masks_3                        (~(_upper_mask_T_13[7:0] | {_GEN_34[1] | _GEN_29, _GEN_34[0], _GEN_33[0], _GEN_32[0], _GEN_31[0], _GEN_30[0], _GEN_29, 1'h0}) & 8'hF0),	// @[OneHot.scala:57:35, frontend.scala:717:18, :724:{45,68,70}, util.scala:384:{37,54}]
    .io_enq_bits_sfb_dests_0                        (offset_from_aligned_pc[3:0]),	// @[frontend.scala:711:32, :728:42]
    .io_enq_bits_sfb_dests_1                        (_offset_from_aligned_pc_T_6[3:0]),	// @[frontend.scala:710:50, :711:32, :728:42]
    .io_enq_bits_sfb_dests_2                        (_offset_from_aligned_pc_T_11[3:0]),	// @[frontend.scala:710:50, :711:32, :728:42]
    .io_enq_bits_sfb_dests_3                        (_offset_from_aligned_pc_T_16[3:0]),	// @[frontend.scala:710:50, :711:32, :728:42]
    .io_enq_bits_shadowable_mask_0                  (~_s0_valid_T_11 & ((f3_prev_is_half ? _bpd_decoder0_io_out_shadowable : _bpd_decoder1_io_out_shadowable) | ~f3_mask_0)),	// @[frontend.scala:591:32, :624:34, :627:34, :631:34, :636:40, :657:40, :692:39, :725:{46,75}, :726:62, :727:{65,68}]
    .io_enq_bits_shadowable_mask_1                  (~_s0_valid_T_11 & (_bpd_decoder_io_out_shadowable | ~f3_mask_1)),	// @[frontend.scala:665:33, :692:71, :725:{46,75}, :726:62, :727:{65,68}]
    .io_enq_bits_shadowable_mask_2                  (~_s0_valid_T_11 & (_bpd_decoder_1_io_out_shadowable | ~f3_mask_2)),	// @[frontend.scala:665:33, :692:71, :725:{46,75}, :726:62, :727:{65,68}]
    .io_enq_bits_shadowable_mask_3                  (~_s0_valid_T_11 & (_bpd_decoder_2_io_out_shadowable | ~f3_mask_3)),	// @[frontend.scala:665:33, :692:71, :725:{46,75}, :726:62, :727:{65,68}]
    .io_enq_bits_cfi_idx_valid                      (f3_fetch_bundle_cfi_idx_valid),	// @[frontend.scala:779:57]
    .io_enq_bits_cfi_idx_bits                       (f3_fetch_bundle_cfi_idx_bits),	// @[Mux.scala:47:70]
    .io_enq_bits_cfi_type                           (_GEN_35[f3_fetch_bundle_cfi_idx_bits]),	// @[Mux.scala:47:70, frontend.scala:757:33]
    .io_enq_bits_cfi_is_call                        (f3_fetch_bundle_cfi_is_call),	// @[frontend.scala:758:33]
    .io_enq_bits_cfi_is_ret                         (f3_fetch_bundle_cfi_is_ret),	// @[frontend.scala:759:33]
    .io_enq_bits_cfi_npc_plus4                      (f3_fetch_bundle_cfi_npc_plus4),	// @[frontend.scala:760:33]
    .io_enq_bits_ras_top                            (_ras_io_read_addr),	// @[frontend.scala:335:19]
    .io_enq_bits_mask                               ({f3_mask_3, f3_mask_2, f3_mask_1, f3_mask_0}),	// @[frontend.scala:578:35, :692:{39,71}]
    .io_enq_bits_br_mask                            (f3_fetch_bundle_br_mask),	// @[frontend.scala:579:41]
    .io_enq_bits_ghist_old_history                  (_f3_io_deq_bits_ghist_old_history),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken (_f3_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken     (_f3_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_new_saw_branch_taken         (_f3_io_deq_bits_ghist_new_saw_branch_taken),	// @[frontend.scala:518:11]
    .io_enq_bits_ghist_ras_idx                      (_f3_io_deq_bits_ghist_ras_idx),	// @[frontend.scala:518:11]
    .io_enq_bits_lhist_0                            (_f3_bpd_resp_io_deq_bits_lhist_0),	// @[frontend.scala:523:11]
    .io_enq_bits_xcpt_pf_if                         (_f3_io_deq_bits_xcpt_pf_inst),	// @[frontend.scala:518:11]
    .io_enq_bits_xcpt_ae_if                         (_f3_io_deq_bits_xcpt_ae_inst),	// @[frontend.scala:518:11]
    .io_enq_bits_end_half_valid                     (f3_fetch_bundle_end_half_valid),	// @[frontend.scala:750:69]
    .io_enq_bits_end_half_bits                      (_f3_io_deq_bits_data[63:48]),	// @[frontend.scala:518:11, :679:44]
    .io_enq_bits_bpd_meta_0                         (_f3_bpd_resp_io_deq_bits_meta_0),	// @[frontend.scala:523:11]
    .io_enq_bits_fsrc                               (_GEN_45 ? _f3_io_deq_bits_fsrc : 2'h2),	// @[frontend.scala:484:58, :518:11, :584:24, :816:38, :823:79]
    .io_enq_bits_tsrc                               (_f3_io_deq_bits_tsrc),	// @[frontend.scala:518:11]
    .io_deq_ready                                   (_fb_io_enq_ready & _ftq_io_enq_ready & ~f4_delay),	// @[frontend.scala:863:19, :864:19, :900:32, :912:{58,61}]
    .io_enq_ready                                   (_f4_io_enq_ready),
    .io_deq_valid                                   (_f4_io_deq_valid),
    .io_deq_bits_pc                                 (_f4_io_deq_bits_pc),
    .io_deq_bits_edge_inst_0                        (_f4_io_deq_bits_edge_inst_0),
    .io_deq_bits_insts_0                            (_f4_io_deq_bits_insts_0),
    .io_deq_bits_insts_1                            (_f4_io_deq_bits_insts_1),
    .io_deq_bits_insts_2                            (_f4_io_deq_bits_insts_2),
    .io_deq_bits_insts_3                            (_f4_io_deq_bits_insts_3),
    .io_deq_bits_exp_insts_0                        (_f4_io_deq_bits_exp_insts_0),
    .io_deq_bits_exp_insts_1                        (_f4_io_deq_bits_exp_insts_1),
    .io_deq_bits_exp_insts_2                        (_f4_io_deq_bits_exp_insts_2),
    .io_deq_bits_exp_insts_3                        (_f4_io_deq_bits_exp_insts_3),
    .io_deq_bits_sfbs_0                             (_f4_io_deq_bits_sfbs_0),
    .io_deq_bits_sfbs_1                             (_f4_io_deq_bits_sfbs_1),
    .io_deq_bits_sfbs_2                             (_f4_io_deq_bits_sfbs_2),
    .io_deq_bits_sfbs_3                             (_f4_io_deq_bits_sfbs_3),
    .io_deq_bits_shadowed_mask_0                    (_f4_io_deq_bits_shadowed_mask_0),
    .io_deq_bits_shadowed_mask_1                    (_f4_io_deq_bits_shadowed_mask_1),
    .io_deq_bits_shadowed_mask_2                    (_f4_io_deq_bits_shadowed_mask_2),
    .io_deq_bits_shadowed_mask_3                    (_f4_io_deq_bits_shadowed_mask_3),
    .io_deq_bits_cfi_idx_valid                      (_f4_io_deq_bits_cfi_idx_valid),
    .io_deq_bits_cfi_idx_bits                       (_f4_io_deq_bits_cfi_idx_bits),
    .io_deq_bits_cfi_type                           (_f4_io_deq_bits_cfi_type),
    .io_deq_bits_cfi_is_call                        (_f4_io_deq_bits_cfi_is_call),
    .io_deq_bits_cfi_is_ret                         (_f4_io_deq_bits_cfi_is_ret),
    .io_deq_bits_ras_top                            (_f4_io_deq_bits_ras_top),
    .io_deq_bits_mask                               (_f4_io_deq_bits_mask),
    .io_deq_bits_br_mask                            (_f4_io_deq_bits_br_mask),
    .io_deq_bits_ghist_old_history                  (_f4_io_deq_bits_ghist_old_history),
    .io_deq_bits_ghist_current_saw_branch_not_taken (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_not_taken     (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),
    .io_deq_bits_ghist_new_saw_branch_taken         (_f4_io_deq_bits_ghist_new_saw_branch_taken),
    .io_deq_bits_ghist_ras_idx                      (_f4_io_deq_bits_ghist_ras_idx),
    .io_deq_bits_xcpt_pf_if                         (_f4_io_deq_bits_xcpt_pf_if),
    .io_deq_bits_xcpt_ae_if                         (_f4_io_deq_bits_xcpt_ae_if),
    .io_deq_bits_bp_debug_if_oh_0                   (_f4_io_deq_bits_bp_debug_if_oh_0),
    .io_deq_bits_bp_debug_if_oh_1                   (_f4_io_deq_bits_bp_debug_if_oh_1),
    .io_deq_bits_bp_debug_if_oh_2                   (_f4_io_deq_bits_bp_debug_if_oh_2),
    .io_deq_bits_bp_debug_if_oh_3                   (_f4_io_deq_bits_bp_debug_if_oh_3),
    .io_deq_bits_bp_xcpt_if_oh_0                    (_f4_io_deq_bits_bp_xcpt_if_oh_0),
    .io_deq_bits_bp_xcpt_if_oh_1                    (_f4_io_deq_bits_bp_xcpt_if_oh_1),
    .io_deq_bits_bp_xcpt_if_oh_2                    (_f4_io_deq_bits_bp_xcpt_if_oh_2),
    .io_deq_bits_bp_xcpt_if_oh_3                    (_f4_io_deq_bits_bp_xcpt_if_oh_3),
    .io_deq_bits_bpd_meta_0                         (_f4_io_deq_bits_bpd_meta_0),
    .io_deq_bits_fsrc                               (_f4_io_deq_bits_fsrc)
  );
  FetchBuffer_boom fb (	// @[frontend.scala:863:19]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_enq_valid                           (_f4_io_deq_valid & _ftq_io_enq_ready & ~f4_delay),	// @[frontend.scala:861:11, :864:19, :900:32, :912:61, :914:58]
    .io_enq_bits_pc                         (_f4_io_deq_bits_pc),	// @[frontend.scala:861:11]
    .io_enq_bits_edge_inst_0                (_f4_io_deq_bits_edge_inst_0),	// @[frontend.scala:861:11]
    .io_enq_bits_insts_0                    (_f4_io_deq_bits_insts_0),	// @[frontend.scala:861:11]
    .io_enq_bits_insts_1                    (_f4_io_deq_bits_insts_1),	// @[frontend.scala:861:11]
    .io_enq_bits_insts_2                    (_f4_io_deq_bits_insts_2),	// @[frontend.scala:861:11]
    .io_enq_bits_insts_3                    (_f4_io_deq_bits_insts_3),	// @[frontend.scala:861:11]
    .io_enq_bits_exp_insts_0                (_f4_io_deq_bits_exp_insts_0),	// @[frontend.scala:861:11]
    .io_enq_bits_exp_insts_1                (_f4_io_deq_bits_exp_insts_1),	// @[frontend.scala:861:11]
    .io_enq_bits_exp_insts_2                (_f4_io_deq_bits_exp_insts_2),	// @[frontend.scala:861:11]
    .io_enq_bits_exp_insts_3                (_f4_io_deq_bits_exp_insts_3),	// @[frontend.scala:861:11]
    .io_enq_bits_shadowed_mask_0            (_f4_io_deq_bits_shadowed_mask_0),	// @[frontend.scala:861:11]
    .io_enq_bits_shadowed_mask_1            (_f4_io_deq_bits_shadowed_mask_1),	// @[frontend.scala:861:11]
    .io_enq_bits_shadowed_mask_2            (_f4_io_deq_bits_shadowed_mask_2),	// @[frontend.scala:861:11]
    .io_enq_bits_shadowed_mask_3            (_f4_io_deq_bits_shadowed_mask_3),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_idx_valid              (_f4_io_deq_bits_cfi_idx_valid),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_idx_bits               (_f4_io_deq_bits_cfi_idx_bits),	// @[frontend.scala:861:11]
    .io_enq_bits_ftq_idx                    (_ftq_io_enq_idx),	// @[frontend.scala:864:19]
    .io_enq_bits_mask                       (_f4_io_deq_bits_mask),	// @[frontend.scala:861:11]
    .io_enq_bits_xcpt_pf_if                 (_f4_io_deq_bits_xcpt_pf_if),	// @[frontend.scala:861:11]
    .io_enq_bits_xcpt_ae_if                 (_f4_io_deq_bits_xcpt_ae_if),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_debug_if_oh_0           (_f4_io_deq_bits_bp_debug_if_oh_0),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_debug_if_oh_1           (_f4_io_deq_bits_bp_debug_if_oh_1),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_debug_if_oh_2           (_f4_io_deq_bits_bp_debug_if_oh_2),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_debug_if_oh_3           (_f4_io_deq_bits_bp_debug_if_oh_3),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_xcpt_if_oh_0            (_f4_io_deq_bits_bp_xcpt_if_oh_0),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_xcpt_if_oh_1            (_f4_io_deq_bits_bp_xcpt_if_oh_1),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_xcpt_if_oh_2            (_f4_io_deq_bits_bp_xcpt_if_oh_2),	// @[frontend.scala:861:11]
    .io_enq_bits_bp_xcpt_if_oh_3            (_f4_io_deq_bits_bp_xcpt_if_oh_3),	// @[frontend.scala:861:11]
    .io_enq_bits_fsrc                       (_f4_io_deq_bits_fsrc),	// @[frontend.scala:861:11]
    .io_deq_ready                           (io_cpu_fetchpacket_ready),
    .io_clear                               (f4_clear),	// @[frontend.scala:955:30, :956:17, :967:38]
    .io_enq_ready                           (_fb_io_enq_ready),
    .io_deq_valid                           (io_cpu_fetchpacket_valid),
    .io_deq_bits_uops_0_valid               (io_cpu_fetchpacket_bits_uops_0_valid),
    .io_deq_bits_uops_0_bits_inst           (io_cpu_fetchpacket_bits_uops_0_bits_inst),
    .io_deq_bits_uops_0_bits_debug_inst     (io_cpu_fetchpacket_bits_uops_0_bits_debug_inst),
    .io_deq_bits_uops_0_bits_is_rvc         (io_cpu_fetchpacket_bits_uops_0_bits_is_rvc),
    .io_deq_bits_uops_0_bits_debug_pc       (io_cpu_fetchpacket_bits_uops_0_bits_debug_pc),
    .io_deq_bits_uops_0_bits_ctrl_br_type   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type),
    .io_deq_bits_uops_0_bits_ctrl_op1_sel   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel),
    .io_deq_bits_uops_0_bits_ctrl_op2_sel   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel),
    .io_deq_bits_uops_0_bits_ctrl_imm_sel   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel),
    .io_deq_bits_uops_0_bits_ctrl_op_fcn    (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn),
    .io_deq_bits_uops_0_bits_ctrl_fcn_dw    (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw),
    .io_deq_bits_uops_0_bits_ctrl_csr_cmd   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd),
    .io_deq_bits_uops_0_bits_ctrl_is_load   (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load),
    .io_deq_bits_uops_0_bits_ctrl_is_sta    (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta),
    .io_deq_bits_uops_0_bits_ctrl_is_std    (io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std),
    .io_deq_bits_uops_0_bits_iw_state       (io_cpu_fetchpacket_bits_uops_0_bits_iw_state),
    .io_deq_bits_uops_0_bits_iw_p1_poisoned (io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned),
    .io_deq_bits_uops_0_bits_iw_p2_poisoned (io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned),
    .io_deq_bits_uops_0_bits_is_sfb         (io_cpu_fetchpacket_bits_uops_0_bits_is_sfb),
    .io_deq_bits_uops_0_bits_ftq_idx        (io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx),
    .io_deq_bits_uops_0_bits_edge_inst      (io_cpu_fetchpacket_bits_uops_0_bits_edge_inst),
    .io_deq_bits_uops_0_bits_pc_lob         (io_cpu_fetchpacket_bits_uops_0_bits_pc_lob),
    .io_deq_bits_uops_0_bits_taken          (io_cpu_fetchpacket_bits_uops_0_bits_taken),
    .io_deq_bits_uops_0_bits_csr_addr       (io_cpu_fetchpacket_bits_uops_0_bits_csr_addr),
    .io_deq_bits_uops_0_bits_rxq_idx        (io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx),
    .io_deq_bits_uops_0_bits_xcpt_pf_if     (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),
    .io_deq_bits_uops_0_bits_xcpt_ae_if     (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),
    .io_deq_bits_uops_0_bits_xcpt_ma_if     (io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if),
    .io_deq_bits_uops_0_bits_bp_debug_if    (io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if),
    .io_deq_bits_uops_0_bits_bp_xcpt_if     (io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),
    .io_deq_bits_uops_0_bits_debug_fsrc     (io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc),
    .io_deq_bits_uops_0_bits_debug_tsrc     (io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc),
    .io_deq_bits_uops_1_valid               (io_cpu_fetchpacket_bits_uops_1_valid),
    .io_deq_bits_uops_1_bits_inst           (io_cpu_fetchpacket_bits_uops_1_bits_inst),
    .io_deq_bits_uops_1_bits_debug_inst     (io_cpu_fetchpacket_bits_uops_1_bits_debug_inst),
    .io_deq_bits_uops_1_bits_is_rvc         (io_cpu_fetchpacket_bits_uops_1_bits_is_rvc),
    .io_deq_bits_uops_1_bits_debug_pc       (io_cpu_fetchpacket_bits_uops_1_bits_debug_pc),
    .io_deq_bits_uops_1_bits_ctrl_br_type   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type),
    .io_deq_bits_uops_1_bits_ctrl_op1_sel   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel),
    .io_deq_bits_uops_1_bits_ctrl_op2_sel   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel),
    .io_deq_bits_uops_1_bits_ctrl_imm_sel   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel),
    .io_deq_bits_uops_1_bits_ctrl_op_fcn    (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn),
    .io_deq_bits_uops_1_bits_ctrl_fcn_dw    (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw),
    .io_deq_bits_uops_1_bits_ctrl_csr_cmd   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd),
    .io_deq_bits_uops_1_bits_ctrl_is_load   (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load),
    .io_deq_bits_uops_1_bits_ctrl_is_sta    (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta),
    .io_deq_bits_uops_1_bits_ctrl_is_std    (io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std),
    .io_deq_bits_uops_1_bits_iw_state       (io_cpu_fetchpacket_bits_uops_1_bits_iw_state),
    .io_deq_bits_uops_1_bits_iw_p1_poisoned (io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned),
    .io_deq_bits_uops_1_bits_iw_p2_poisoned (io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned),
    .io_deq_bits_uops_1_bits_is_sfb         (io_cpu_fetchpacket_bits_uops_1_bits_is_sfb),
    .io_deq_bits_uops_1_bits_ftq_idx        (io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx),
    .io_deq_bits_uops_1_bits_edge_inst      (io_cpu_fetchpacket_bits_uops_1_bits_edge_inst),
    .io_deq_bits_uops_1_bits_pc_lob         (io_cpu_fetchpacket_bits_uops_1_bits_pc_lob),
    .io_deq_bits_uops_1_bits_taken          (io_cpu_fetchpacket_bits_uops_1_bits_taken),
    .io_deq_bits_uops_1_bits_csr_addr       (io_cpu_fetchpacket_bits_uops_1_bits_csr_addr),
    .io_deq_bits_uops_1_bits_rxq_idx        (io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx),
    .io_deq_bits_uops_1_bits_xcpt_pf_if     (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),
    .io_deq_bits_uops_1_bits_xcpt_ae_if     (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),
    .io_deq_bits_uops_1_bits_xcpt_ma_if     (io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if),
    .io_deq_bits_uops_1_bits_bp_debug_if    (io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if),
    .io_deq_bits_uops_1_bits_bp_xcpt_if     (io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),
    .io_deq_bits_uops_1_bits_debug_fsrc     (io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc),
    .io_deq_bits_uops_1_bits_debug_tsrc     (io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc)
  );
  FetchTargetQueue_boom ftq (	// @[frontend.scala:864:19]
    .clock                                              (clock),
    .reset                                              (reset),
    .io_enq_valid                                       (_f4_io_deq_valid & _fb_io_enq_ready & ~f4_delay),	// @[frontend.scala:861:11, :863:19, :900:32, :912:61, :924:67]
    .io_enq_bits_pc                                     (_f4_io_deq_bits_pc),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_idx_valid                          (_f4_io_deq_bits_cfi_idx_valid),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_idx_bits                           (_f4_io_deq_bits_cfi_idx_bits),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_type                               (_f4_io_deq_bits_cfi_type),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_is_call                            (_f4_io_deq_bits_cfi_is_call),	// @[frontend.scala:861:11]
    .io_enq_bits_cfi_is_ret                             (_f4_io_deq_bits_cfi_is_ret),	// @[frontend.scala:861:11]
    .io_enq_bits_ras_top                                (_f4_io_deq_bits_ras_top),	// @[frontend.scala:861:11]
    .io_enq_bits_mask                                   (_f4_io_deq_bits_mask),	// @[frontend.scala:861:11]
    .io_enq_bits_br_mask                                (_f4_io_deq_bits_br_mask),	// @[frontend.scala:861:11]
    .io_enq_bits_ghist_old_history                      (_f4_io_deq_bits_ghist_old_history),	// @[frontend.scala:861:11]
    .io_enq_bits_ghist_current_saw_branch_not_taken     (_f4_io_deq_bits_ghist_current_saw_branch_not_taken),	// @[frontend.scala:861:11]
    .io_enq_bits_ghist_new_saw_branch_not_taken         (_f4_io_deq_bits_ghist_new_saw_branch_not_taken),	// @[frontend.scala:861:11]
    .io_enq_bits_ghist_new_saw_branch_taken             (_f4_io_deq_bits_ghist_new_saw_branch_taken),	// @[frontend.scala:861:11]
    .io_enq_bits_ghist_ras_idx                          (_f4_io_deq_bits_ghist_ras_idx),	// @[frontend.scala:861:11]
    .io_enq_bits_bpd_meta_0                             (_f4_io_deq_bits_bpd_meta_0),	// @[frontend.scala:861:11]
    .io_deq_valid                                       (io_cpu_commit_valid),
    .io_deq_bits                                        (io_cpu_commit_bits[4:0]),	// @[frontend.scala:948:14]
    .io_get_ftq_pc_0_ftq_idx                            (io_cpu_get_pc_0_ftq_idx),
    .io_get_ftq_pc_1_ftq_idx                            (io_cpu_get_pc_1_ftq_idx),
    .io_debug_ftq_idx_0                                 (io_cpu_debug_ftq_idx_0),
    .io_debug_ftq_idx_1                                 (io_cpu_debug_ftq_idx_1),
    .io_redirect_valid                                  (io_cpu_redirect_val),
    .io_redirect_bits                                   (io_cpu_redirect_ftq_idx),
    .io_brupdate_b2_uop_ftq_idx                         (io_cpu_brupdate_b2_uop_ftq_idx),
    .io_brupdate_b2_uop_pc_lob                          (io_cpu_brupdate_b2_uop_pc_lob),
    .io_brupdate_b2_mispredict                          (io_cpu_brupdate_b2_mispredict),
    .io_brupdate_b2_taken                               (io_cpu_brupdate_b2_taken),
    .io_enq_ready                                       (_ftq_io_enq_ready),
    .io_enq_idx                                         (_ftq_io_enq_idx),
    .io_get_ftq_pc_0_entry_cfi_idx_valid                (io_cpu_get_pc_0_entry_cfi_idx_valid),
    .io_get_ftq_pc_0_entry_cfi_idx_bits                 (io_cpu_get_pc_0_entry_cfi_idx_bits),
    .io_get_ftq_pc_0_entry_ras_idx                      (io_cpu_get_pc_0_entry_ras_idx),
    .io_get_ftq_pc_0_entry_start_bank                   (io_cpu_get_pc_0_entry_start_bank),
    .io_get_ftq_pc_0_pc                                 (io_cpu_get_pc_0_pc),
    .io_get_ftq_pc_0_com_pc                             (io_cpu_get_pc_0_com_pc),
    .io_get_ftq_pc_0_next_val                           (io_cpu_get_pc_0_next_val),
    .io_get_ftq_pc_0_next_pc                            (io_cpu_get_pc_0_next_pc),
    .io_get_ftq_pc_1_entry_cfi_idx_bits                 (io_cpu_get_pc_1_entry_cfi_idx_bits),
    .io_get_ftq_pc_1_entry_br_mask                      (io_cpu_get_pc_1_entry_br_mask),
    .io_get_ftq_pc_1_entry_cfi_is_call                  (io_cpu_get_pc_1_entry_cfi_is_call),
    .io_get_ftq_pc_1_entry_cfi_is_ret                   (io_cpu_get_pc_1_entry_cfi_is_ret),
    .io_get_ftq_pc_1_entry_start_bank                   (io_cpu_get_pc_1_entry_start_bank),
    .io_get_ftq_pc_1_ghist_old_history                  (io_cpu_get_pc_1_ghist_old_history),
    .io_get_ftq_pc_1_ghist_current_saw_branch_not_taken (io_cpu_get_pc_1_ghist_current_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_not_taken     (io_cpu_get_pc_1_ghist_new_saw_branch_not_taken),
    .io_get_ftq_pc_1_ghist_new_saw_branch_taken         (io_cpu_get_pc_1_ghist_new_saw_branch_taken),
    .io_get_ftq_pc_1_ghist_ras_idx                      (io_cpu_get_pc_1_ghist_ras_idx),
    .io_get_ftq_pc_1_pc                                 (io_cpu_get_pc_1_pc),
    .io_debug_fetch_pc_0                                (io_cpu_debug_fetch_pc_0),
    .io_debug_fetch_pc_1                                (io_cpu_debug_fetch_pc_1),
    .io_bpdupdate_valid                                 (_ftq_io_bpdupdate_valid),
    .io_bpdupdate_bits_is_mispredict_update             (_ftq_io_bpdupdate_bits_is_mispredict_update),
    .io_bpdupdate_bits_is_repair_update                 (_ftq_io_bpdupdate_bits_is_repair_update),
    .io_bpdupdate_bits_pc                               (_ftq_io_bpdupdate_bits_pc),
    .io_bpdupdate_bits_br_mask                          (_ftq_io_bpdupdate_bits_br_mask),
    .io_bpdupdate_bits_cfi_idx_valid                    (_ftq_io_bpdupdate_bits_cfi_idx_valid),
    .io_bpdupdate_bits_cfi_idx_bits                     (_ftq_io_bpdupdate_bits_cfi_idx_bits),
    .io_bpdupdate_bits_cfi_taken                        (_ftq_io_bpdupdate_bits_cfi_taken),
    .io_bpdupdate_bits_cfi_mispredicted                 (_ftq_io_bpdupdate_bits_cfi_mispredicted),
    .io_bpdupdate_bits_cfi_is_br                        (_ftq_io_bpdupdate_bits_cfi_is_br),
    .io_bpdupdate_bits_cfi_is_jal                       (_ftq_io_bpdupdate_bits_cfi_is_jal),
    .io_bpdupdate_bits_ghist_old_history                (_ftq_io_bpdupdate_bits_ghist_old_history),
    .io_bpdupdate_bits_target                           (_ftq_io_bpdupdate_bits_target),
    .io_bpdupdate_bits_meta_0                           (_ftq_io_bpdupdate_bits_meta_0),
    .io_ras_update                                      (_ftq_io_ras_update),
    .io_ras_update_idx                                  (_ftq_io_ras_update_idx),
    .io_ras_update_pc                                   (_ftq_io_ras_update_pc)
  );
  Arbiter_15_boom bpd_update_arbiter (	// @[frontend.scala:927:34]
    .io_in_0_valid                     (_ftq_io_bpdupdate_valid),	// @[frontend.scala:864:19]
    .io_in_0_bits_is_mispredict_update (_ftq_io_bpdupdate_bits_is_mispredict_update),	// @[frontend.scala:864:19]
    .io_in_0_bits_is_repair_update     (_ftq_io_bpdupdate_bits_is_repair_update),	// @[frontend.scala:864:19]
    .io_in_0_bits_pc                   (_ftq_io_bpdupdate_bits_pc),	// @[frontend.scala:864:19]
    .io_in_0_bits_br_mask              (_ftq_io_bpdupdate_bits_br_mask),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_idx_valid        (_ftq_io_bpdupdate_bits_cfi_idx_valid),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_idx_bits         (_ftq_io_bpdupdate_bits_cfi_idx_bits),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_taken            (_ftq_io_bpdupdate_bits_cfi_taken),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_mispredicted     (_ftq_io_bpdupdate_bits_cfi_mispredicted),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_is_br            (_ftq_io_bpdupdate_bits_cfi_is_br),	// @[frontend.scala:864:19]
    .io_in_0_bits_cfi_is_jal           (_ftq_io_bpdupdate_bits_cfi_is_jal),	// @[frontend.scala:864:19]
    .io_in_0_bits_ghist_old_history    (_ftq_io_bpdupdate_bits_ghist_old_history),	// @[frontend.scala:864:19]
    .io_in_0_bits_target               (_ftq_io_bpdupdate_bits_target),	// @[frontend.scala:864:19]
    .io_in_0_bits_meta_0               (_ftq_io_bpdupdate_bits_meta_0),	// @[frontend.scala:864:19]
    .io_in_1_valid                     (_f4_btb_corrections_io_deq_valid),	// @[frontend.scala:844:34]
    .io_in_1_bits_is_mispredict_update (_f4_btb_corrections_io_deq_bits_is_mispredict_update),	// @[frontend.scala:844:34]
    .io_in_1_bits_is_repair_update     (_f4_btb_corrections_io_deq_bits_is_repair_update),	// @[frontend.scala:844:34]
    .io_in_1_bits_btb_mispredicts      (_f4_btb_corrections_io_deq_bits_btb_mispredicts),	// @[frontend.scala:844:34]
    .io_in_1_bits_pc                   (_f4_btb_corrections_io_deq_bits_pc),	// @[frontend.scala:844:34]
    .io_in_1_bits_br_mask              (_f4_btb_corrections_io_deq_bits_br_mask),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_idx_valid        (_f4_btb_corrections_io_deq_bits_cfi_idx_valid),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_idx_bits         (_f4_btb_corrections_io_deq_bits_cfi_idx_bits),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_taken            (_f4_btb_corrections_io_deq_bits_cfi_taken),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_mispredicted     (_f4_btb_corrections_io_deq_bits_cfi_mispredicted),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_is_br            (_f4_btb_corrections_io_deq_bits_cfi_is_br),	// @[frontend.scala:844:34]
    .io_in_1_bits_cfi_is_jal           (_f4_btb_corrections_io_deq_bits_cfi_is_jal),	// @[frontend.scala:844:34]
    .io_in_1_bits_ghist_old_history    (_f4_btb_corrections_io_deq_bits_ghist_old_history),	// @[frontend.scala:844:34]
    .io_in_1_bits_target               (_f4_btb_corrections_io_deq_bits_target),	// @[frontend.scala:844:34]
    .io_in_1_bits_meta_0               (_f4_btb_corrections_io_deq_bits_meta_0),	// @[frontend.scala:844:34]
    .io_in_1_ready                     (_bpd_update_arbiter_io_in_1_ready),
    .io_out_valid                      (_bpd_update_arbiter_io_out_valid),
    .io_out_bits_is_mispredict_update  (_bpd_update_arbiter_io_out_bits_is_mispredict_update),
    .io_out_bits_is_repair_update      (_bpd_update_arbiter_io_out_bits_is_repair_update),
    .io_out_bits_btb_mispredicts       (_bpd_update_arbiter_io_out_bits_btb_mispredicts),
    .io_out_bits_pc                    (_bpd_update_arbiter_io_out_bits_pc),
    .io_out_bits_br_mask               (_bpd_update_arbiter_io_out_bits_br_mask),
    .io_out_bits_cfi_idx_valid         (_bpd_update_arbiter_io_out_bits_cfi_idx_valid),
    .io_out_bits_cfi_idx_bits          (_bpd_update_arbiter_io_out_bits_cfi_idx_bits),
    .io_out_bits_cfi_taken             (_bpd_update_arbiter_io_out_bits_cfi_taken),
    .io_out_bits_cfi_mispredicted      (_bpd_update_arbiter_io_out_bits_cfi_mispredicted),
    .io_out_bits_cfi_is_br             (_bpd_update_arbiter_io_out_bits_cfi_is_br),
    .io_out_bits_cfi_is_jal            (_bpd_update_arbiter_io_out_bits_cfi_is_jal),
    .io_out_bits_ghist_old_history     (_bpd_update_arbiter_io_out_bits_ghist_old_history),
    .io_out_bits_target                (_bpd_update_arbiter_io_out_bits_target),
    .io_out_bits_meta_0                (_bpd_update_arbiter_io_out_bits_meta_0)
  );
  assign io_cpu_perf_tlbMiss = io_ptw_req_ready & _tlb_io_ptw_req_valid;	// @[Decoupled.scala:51:35, frontend.scala:339:19]
  assign io_ptw_req_valid = _tlb_io_ptw_req_valid;	// @[frontend.scala:339:19]
endmodule

