// Seed: 3396878047
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output tri0  id_4,
    output uwire id_5,
    output tri   id_6
);
  logic [7:0] id_8;
  assign id_4 = 1;
  wire id_9;
  assign id_8[1] = 1'd0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output wire  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri   id_6,
    output wor   id_7,
    input  wor   id_8,
    output tri0  id_9
);
  integer id_11;
  assign id_9 = 1'd0;
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_5, id_0, id_7, id_9
  );
  wire id_13;
  wire id_14, id_15, id_16;
  always id_7 = id_8;
  wire id_17, id_18, id_19;
endmodule
