// Seed: 3581778030
module module_0 (
    input logic id_0,
    output logic id_1
    , id_19,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12,
    input id_13,
    output logic id_14,
    input logic id_15,
    output id_16,
    output logic id_17
    , id_20,
    input logic id_18
);
  logic id_21;
  logic id_22;
  assign id_1 = id_3 - id_15 ? SystemTFIdentifier(1, 'b0) : id_0;
endmodule
`default_nettype wire
