Timing Analyzer report for CYC10-project
Mon Jan 08 22:13:28 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; CYC10-project                                       ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   5.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.166  ; 240.04 MHz ; 0.000 ; 2.083  ; 50.00      ; 5         ; 24          ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[0] } ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; clock|altpll_component|auto_generated|pll1|inclk[0] ; { clock|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 56.41 MHz  ; 56.41 MHz       ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 119.75 MHz ; 119.75 MHz      ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -9.072 ; -402.162      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 74.982 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.315 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.418 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.456  ; 0.000         ;
; clk                                               ; 9.876  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.338 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.072 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 13.167     ;
; -9.069 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 13.164     ;
; -8.934 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 13.022     ;
; -8.927 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 13.015     ;
; -8.849 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.944     ;
; -8.759 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.847     ;
; -8.731 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.826     ;
; -8.502 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.597     ;
; -8.501 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 12.599     ;
; -8.499 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.594     ;
; -8.428 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.516     ;
; -8.405 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.495     ;
; -8.401 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.491     ;
; -8.399 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.080     ; 12.483     ;
; -8.387 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 12.485     ;
; -8.364 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.452     ;
; -8.357 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.445     ;
; -8.299 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 12.386     ;
; -8.279 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.374     ;
; -8.239 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.329     ;
; -8.236 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.326     ;
; -8.192 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.280     ;
; -8.192 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.280     ;
; -8.189 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 12.277     ;
; -8.181 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.271     ;
; -8.161 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.256     ;
; -8.103 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.067     ; 12.200     ;
; -8.063 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.153     ;
; -8.013 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 12.103     ;
; -7.954 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.049     ;
; -7.951 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 12.046     ;
; -7.931 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 12.029     ;
; -7.895 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.985     ;
; -7.863 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.067     ; 11.960     ;
; -7.858 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.946     ;
; -7.858 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.946     ;
; -7.835 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.925     ;
; -7.831 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.921     ;
; -7.829 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.080     ; 11.913     ;
; -7.817 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.915     ;
; -7.816 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.904     ;
; -7.809 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.897     ;
; -7.801 ; tdc_decode:tdc_decode|tdc_input_buf_reg[44]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.889     ;
; -7.789 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.877     ;
; -7.731 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 11.826     ;
; -7.729 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.077     ; 11.816     ;
; -7.670 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.758     ;
; -7.669 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.759     ;
; -7.666 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.756     ;
; -7.641 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.729     ;
; -7.622 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.710     ;
; -7.622 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.710     ;
; -7.613 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 11.708     ;
; -7.612 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 11.711     ;
; -7.611 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.701     ;
; -7.581 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.669     ;
; -7.574 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.072     ; 11.666     ;
; -7.568 ; tdc_decode:tdc_decode|tdc_input_buf_reg[110] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.669     ;
; -7.535 ; tdc_decode:tdc_decode|tdc_input_buf_reg[100] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.636     ;
; -7.533 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.067     ; 11.630     ;
; -7.493 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.583     ;
; -7.489 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.589     ;
; -7.455 ; tdc_decode:tdc_decode|tdc_input_buf_reg[108] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.556     ;
; -7.453 ; tdc_decode:tdc_decode|tdc_input_buf_reg[46]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.543     ;
; -7.446 ; tdc_decode:tdc_decode|tdc_input_buf_reg[41]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.536     ;
; -7.443 ; tdc_decode:tdc_decode|tdc_input_buf_reg[40]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.533     ;
; -7.443 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.533     ;
; -7.437 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 11.532     ;
; -7.436 ; tdc_decode:tdc_decode|tdc_input_buf_reg[56]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.537     ;
; -7.435 ; tdc_decode:tdc_decode|tdc_input_buf_reg[38]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.073     ; 11.526     ;
; -7.434 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 11.529     ;
; -7.433 ; tdc_decode:tdc_decode|tdc_input_buf_reg[57]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.534     ;
; -7.431 ; tdc_decode:tdc_decode|tdc_input_buf_reg[34]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.073     ; 11.522     ;
; -7.428 ; tdc_decode:tdc_decode|tdc_input_buf_reg[33]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.073     ; 11.519     ;
; -7.413 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.513     ;
; -7.406 ; tdc_decode:tdc_decode|tdc_input_buf_reg[104] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.506     ;
; -7.405 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.505     ;
; -7.400 ; tdc_decode:tdc_decode|tdc_input_buf_reg[103] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.064     ; 11.500     ;
; -7.388 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.490     ;
; -7.383 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.481     ;
; -7.382 ; tdc_decode:tdc_decode|tdc_input_buf_reg[95]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.484     ;
; -7.372 ; tdc_decode:tdc_decode|tdc_input_buf_reg[60]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.473     ;
; -7.370 ; tdc_decode:tdc_decode|tdc_input_buf_reg[101] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.472     ;
; -7.366 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 11.468     ;
; -7.365 ; tdc_decode:tdc_decode|tdc_input_buf_reg[52]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.455     ;
; -7.348 ; tdc_decode:tdc_decode|tdc_input_buf_reg[51]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.067     ; 11.445     ;
; -7.325 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.415     ;
; -7.310 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.398     ;
; -7.293 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.067     ; 11.390     ;
; -7.288 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.376     ;
; -7.287 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.375     ;
; -7.287 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.377     ;
; -7.283 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.373     ;
; -7.281 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.080     ; 11.365     ;
; -7.280 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.368     ;
; -7.270 ; tdc_decode:tdc_decode|tdc_input_buf_reg[44]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.076     ; 11.358     ;
; -7.269 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 11.367     ;
; -7.254 ; tdc_decode:tdc_decode|tdc_input_buf_reg[89]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.355     ;
; -7.250 ; tdc_decode:tdc_decode|tdc_input_buf_reg[87]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 11.351     ;
; -7.230 ; tdc_decode:tdc_decode|tdc_input_buf_reg[45]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.074     ; 11.320     ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 74.982 ; addr1[3]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 74.982 ; addr1[3]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 74.982 ; addr1[3]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 74.982 ; addr1[3]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 74.982 ; addr1[3]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 74.982 ; addr1[3]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 8.279      ;
; 75.310 ; addr1[11] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.310 ; addr1[11] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.310 ; addr1[11] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.310 ; addr1[11] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.310 ; addr1[11] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.310 ; addr1[11] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.951      ;
; 75.337 ; addr1[3]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.222      ; 8.257      ;
; 75.466 ; addr1[7]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.466 ; addr1[7]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.466 ; addr1[7]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.466 ; addr1[7]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.466 ; addr1[7]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.466 ; addr1[7]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.794      ;
; 75.475 ; addr1[8]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.475 ; addr1[8]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.475 ; addr1[8]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.475 ; addr1[8]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.475 ; addr1[8]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.475 ; addr1[8]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.785      ;
; 75.480 ; addr1[3]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.781      ;
; 75.530 ; addr1[12] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.530 ; addr1[12] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.530 ; addr1[12] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.530 ; addr1[12] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.530 ; addr1[12] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.530 ; addr1[12] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.731      ;
; 75.647 ; addr1[10] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.647 ; addr1[10] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.647 ; addr1[10] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.647 ; addr1[10] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.647 ; addr1[10] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.647 ; addr1[10] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.614      ;
; 75.659 ; addr1[3]  ; addr1[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.602      ;
; 75.683 ; addr1[9]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.683 ; addr1[9]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.683 ; addr1[9]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.683 ; addr1[9]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.683 ; addr1[9]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.683 ; addr1[9]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.577      ;
; 75.705 ; addr1[3]  ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.556      ;
; 75.716 ; addr1[15] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.716 ; addr1[15] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.716 ; addr1[15] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.716 ; addr1[15] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.716 ; addr1[15] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.716 ; addr1[15] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.545      ;
; 75.775 ; addr1[6]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.775 ; addr1[6]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.775 ; addr1[6]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.775 ; addr1[6]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.775 ; addr1[6]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.775 ; addr1[6]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.485      ;
; 75.783 ; addr1[11] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.222      ; 7.811      ;
; 75.798 ; addr1[3]  ; addr1[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.463      ;
; 75.855 ; addr1[14] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.855 ; addr1[14] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.855 ; addr1[14] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.855 ; addr1[14] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.855 ; addr1[14] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.855 ; addr1[14] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.406      ;
; 75.865 ; addr1[3]  ; addr1[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.396      ;
; 75.918 ; addr1[3]  ; addr1[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.343      ;
; 75.926 ; addr1[11] ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.335      ;
; 75.952 ; addr1[8]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.221      ; 7.641      ;
; 75.953 ; addr1[7]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.221      ; 7.640      ;
; 75.992 ; addr1[12] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.222      ; 7.602      ;
; 76.021 ; addr1[0]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.021 ; addr1[0]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.021 ; addr1[0]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.021 ; addr1[0]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.021 ; addr1[0]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.021 ; addr1[0]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.240      ;
; 76.032 ; addr1[4]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.032 ; addr1[4]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.032 ; addr1[4]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.032 ; addr1[4]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.032 ; addr1[4]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.032 ; addr1[4]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.229      ;
; 76.095 ; addr1[8]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.165      ;
; 76.096 ; addr1[7]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.071     ; 7.164      ;
; 76.105 ; addr1[11] ; addr1[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.156      ;
; 76.119 ; addr1[10] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.222      ; 7.475      ;
; 76.135 ; addr1[12] ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.126      ;
; 76.143 ; addr1[13] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.143 ; addr1[13] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.143 ; addr1[13] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.143 ; addr1[13] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.143 ; addr1[13] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.143 ; addr1[13] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.118      ;
; 76.151 ; addr1[11] ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.110      ;
; 76.164 ; addr1[9]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.221      ; 7.429      ;
; 76.175 ; addr1[3]  ; addr1[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.069     ; 7.087      ;
; 76.193 ; addr1[15] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.222      ; 7.401      ;
; 76.219 ; addr1[2]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.070     ; 7.042      ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.315 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.329      ;
; 0.319 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.333      ;
; 0.405 ; counter2[0]                                       ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.678      ;
; 0.418 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.443 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.457      ;
; 0.571 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.585      ;
; 0.575 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.589      ;
; 0.626 ; addr2[4]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.279      ;
; 0.648 ; counter2[4]                                       ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.904      ;
; 0.649 ; counter2[13]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[12]                                      ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[20]                                      ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.649 ; counter2[14]                                      ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.905      ;
; 0.650 ; counter2[11]                                      ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[10]                                      ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[9]                                       ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[3]                                       ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[18]                                      ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[8]                                       ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[17]                                      ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[2]                                       ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[16]                                      ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; counter2[6]                                       ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.906      ;
; 0.651 ; counter2[24]                                      ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[22]                                      ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; counter2[19]                                      ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.652 ; counter2[15]                                      ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.908      ;
; 0.653 ; counter2[5]                                       ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.653 ; counter2[7]                                       ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.654 ; counter2[23]                                      ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.654 ; counter2[21]                                      ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.910      ;
; 0.663 ; addr2[1]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.316      ;
; 0.665 ; counter2[1]                                       ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.921      ;
; 0.667 ; addr2[3]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.320      ;
; 0.671 ; addr2[3]                                          ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; addr2[13]                                         ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[11]                                         ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[5]                                          ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; addr2[1]                                          ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; addr2[15]                                         ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; counter2[25]                                      ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; counter2[26]                                      ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[9]                                          ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[7]                                          ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; addr2[6]                                          ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.930      ;
; 0.676 ; counter2[27]                                      ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; addr2[14]                                         ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[12]                                         ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[10]                                         ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[8]                                          ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; addr2[4]                                          ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.933      ;
; 0.678 ; addr2[8]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.331      ;
; 0.680 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.936      ;
; 0.695 ; delay[7]                                          ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.066      ;
; 0.696 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.952      ;
; 0.697 ; delay[1]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.068      ;
; 0.697 ; addr2[2]                                          ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.953      ;
; 0.699 ; addr2[2]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.352      ;
; 0.699 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.713      ;
; 0.699 ; addr2[0]                                          ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.700 ; delay[6]                                          ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.071      ;
; 0.700 ; delay[2]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.071      ;
; 0.703 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.717      ;
; 0.740 ; delay[3]                                          ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.111      ;
; 0.747 ; delay[5]                                          ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.118      ;
; 0.774 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.029      ;
; 0.823 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.829      ; 4.838      ;
; 0.827 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.841      ;
; 0.831 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.845      ;
; 0.831 ; addr2[0]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.484      ;
; 0.860 ; reset                                             ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.184      ; 1.237      ;
; 0.866 ; delay[0]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.237      ;
; 0.866 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.122      ;
; 0.869 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.124      ;
; 0.870 ; delay[0]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.178      ; 1.241      ;
; 0.900 ; outReg[0]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.157      ;
; 0.913 ; outReg[18]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.168      ;
; 0.929 ; outReg[13]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[13]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.195      ;
; 0.935 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.201      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.939 ; SEN_FSM.SEN_CAPTURE                               ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.195      ;
; 0.955 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[11]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.969      ;
; 0.959 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[12]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.828      ; 4.973      ;
; 0.967 ; counter2[4]                                       ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.223      ;
; 0.968 ; counter2[12]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.224      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[1]                ; uart_rx:uartRX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[2]                ; uart_rx:uartRX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; counter1[0]                                  ; counter1[0]                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; Drdy                                         ; Drdy                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Bit_Index[0]                ; uart_rx:uartRX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_DV                       ; uart_rx:uartRX|r_Rx_DV                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_Bit_Index[2]                ; uart_tx:uartTX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[7]                  ; uart_rx:uartRX|r_Rx_Byte[7]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[6]                  ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[3]                  ; uart_rx:uartRX|r_Rx_Byte[3]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_tx:uartTX|r_SM_Main.000                 ; uart_tx:uartTX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; uart_rx:uartRX|r_Rx_Byte[0]                  ; uart_rx:uartRX|r_Rx_Byte[0]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; reset                                        ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.674      ;
; 0.419 ; MAIN_FSM.MAIN_SEN_WAIT                       ; MAIN_FSM.MAIN_SEN_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.674      ;
; 0.419 ; MAIN_FSM.MAIN_KEY_WAIT                       ; MAIN_FSM.MAIN_KEY_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.674      ;
; 0.419 ; MAIN_FSM.MAIN_CT_WAIT                        ; MAIN_FSM.MAIN_CT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.674      ;
; 0.431 ; PRESENT_ENCRYPT:comb_331|dreg[33]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[33] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.688      ;
; 0.432 ; PRESENT_ENCRYPT:comb_331|dreg[53]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[53] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.688      ;
; 0.432 ; PRESENT_ENCRYPT:comb_331|dreg[61]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[61] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.688      ;
; 0.433 ; PRESENT_ENCRYPT:comb_331|dreg[41]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[41] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.690      ;
; 0.433 ; PRESENT_ENCRYPT:comb_331|dreg[20]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.689      ;
; 0.433 ; PRESENT_ENCRYPT:comb_331|dreg[60]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[60] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.689      ;
; 0.434 ; PRESENT_ENCRYPT:comb_331|dreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[63] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.690      ;
; 0.434 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; delay[2]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.690      ;
; 0.434 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; delay[1]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.690      ;
; 0.438 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[46] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.695      ;
; 0.439 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[34] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.695      ;
; 0.439 ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; PRESENT_ENCRYPT:comb_331|kreg[17]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.695      ;
; 0.440 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.697      ;
; 0.441 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; PRESENT_ENCRYPT:comb_331|finalCipherText[1]  ; dataCt[7][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[29] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; PRESENT_ENCRYPT:comb_331|kreg[6]             ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.697      ;
; 0.442 ; PRESENT_ENCRYPT:comb_331|finalCipherText[2]  ; dataCt[7][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; PRESENT_ENCRYPT:comb_331|finalCipherText[10] ; dataCt[6][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; PRESENT_ENCRYPT:comb_331|kreg[9]             ; PRESENT_ENCRYPT:comb_331|kreg[70]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.698      ;
; 0.442 ; PRESENT_ENCRYPT:comb_331|kreg[2]             ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.699      ;
; 0.442 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; delay[4]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.698      ;
; 0.443 ; PRESENT_ENCRYPT:comb_331|finalCipherText[35] ; dataCt[3][3]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.700      ;
; 0.443 ; PRESENT_ENCRYPT:comb_331|finalCipherText[9]  ; dataCt[6][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.700      ;
; 0.444 ; PRESENT_ENCRYPT:comb_331|kreg[11]            ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.700      ;
; 0.444 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; delay[5]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.700      ;
; 0.447 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|kreg[46]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|kreg[24]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|kreg[13]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.703      ;
; 0.448 ; PRESENT_ENCRYPT:comb_331|kreg[54]            ; PRESENT_ENCRYPT:comb_331|kreg[35]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.705      ;
; 0.448 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.705      ;
; 0.449 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|kreg[31]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; PRESENT_ENCRYPT:comb_331|kreg[52]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.705      ;
; 0.450 ; PRESENT_ENCRYPT:comb_331|kreg[39]            ; PRESENT_ENCRYPT:comb_331|kreg[20]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.706      ;
; 0.450 ; PRESENT_ENCRYPT:comb_331|kreg[49]            ; PRESENT_ENCRYPT:comb_331|kreg[30]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.707      ;
; 0.451 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.707      ;
; 0.452 ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; PRESENT_ENCRYPT:comb_331|kreg[53]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.708      ;
; 0.455 ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[47] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.712      ;
; 0.457 ; MAIN_FSM.MAIN_SIMON_RESET1                   ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.713      ;
; 0.457 ; PRESENT_ENCRYPT:comb_331|kreg[37]            ; PRESENT_ENCRYPT:comb_331|kreg[18]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.713      ;
; 0.465 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.721      ;
; 0.465 ; PRESENT_ENCRYPT:comb_331|kreg[55]            ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.721      ;
; 0.465 ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; PRESENT_ENCRYPT:comb_331|kreg[7]             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.721      ;
; 0.465 ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; PRESENT_ENCRYPT:comb_331|kreg[48]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.721      ;
; 0.466 ; PRESENT_ENCRYPT:comb_331|kreg[61]            ; PRESENT_ENCRYPT:comb_331|kreg[42]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.722      ;
; 0.466 ; PRESENT_ENCRYPT:comb_331|kreg[64]            ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.722      ;
; 0.467 ; PRESENT_ENCRYPT:comb_331|kreg[33]            ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.723      ;
; 0.472 ; MAIN_FSM.MAIN_PT_WAIT                        ; MAIN_FSM.MAIN_PT_WAIT1                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.728      ;
; 0.480 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.736      ;
; 0.485 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.741      ;
; 0.486 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.742      ;
; 0.486 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.742      ;
; 0.486 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.742      ;
; 0.487 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.743      ;
; 0.487 ; MAIN_FSM.MAIN_PT_SEND                        ; MAIN_FSM.MAIN_PT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.743      ;
; 0.558 ; PRESENT_ENCRYPT:comb_331|dreg[27]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.815      ;
; 0.558 ; PRESENT_ENCRYPT:comb_331|dreg[3]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.815      ;
; 0.559 ; PRESENT_ENCRYPT:comb_331|dreg[49]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.816      ;
; 0.561 ; PRESENT_ENCRYPT:comb_331|dreg[0]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.818      ;
; 0.565 ; PRESENT_ENCRYPT:comb_331|kreg[41]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.821      ;
; 0.567 ; PRESENT_ENCRYPT:comb_331|kreg[57]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[41] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.568 ; PRESENT_ENCRYPT:comb_331|kreg[5]             ; PRESENT_ENCRYPT:comb_331|kreg[66]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.824      ;
; 0.568 ; PRESENT_ENCRYPT:comb_331|kreg[10]            ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.824      ;
; 0.569 ; PRESENT_ENCRYPT:comb_331|kreg[4]             ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.569 ; PRESENT_ENCRYPT:comb_331|kreg[1]             ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.570 ; PRESENT_ENCRYPT:comb_331|kreg[8]             ; PRESENT_ENCRYPT:comb_331|kreg[69]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.826      ;
; 0.571 ; PRESENT_ENCRYPT:comb_331|kreg[12]            ; PRESENT_ENCRYPT:comb_331|kreg[73]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.827      ;
; 0.573 ; PRESENT_ENCRYPT:comb_331|kreg[29]            ; PRESENT_ENCRYPT:comb_331|kreg[10]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.573 ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; PRESENT_ENCRYPT:comb_331|kreg[75]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.574 ; PRESENT_ENCRYPT:comb_331|kreg[57]            ; PRESENT_ENCRYPT:comb_331|kreg[38]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.831      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 161.380 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 70.3 MHz   ; 70.3 MHz        ; clock|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 135.92 MHz ; 135.92 MHz      ; clock|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -7.291 ; -280.446      ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 75.976 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.261 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.344 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.517  ; 0.000         ;
; clk                                               ; 9.883  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.343 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.291 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 11.396     ;
; -7.290 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 11.395     ;
; -7.116 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 11.221     ;
; -7.009 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 11.114     ;
; -6.881 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.986     ;
; -6.880 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.985     ;
; -6.854 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.955     ;
; -6.849 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.950     ;
; -6.800 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 10.909     ;
; -6.799 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.900     ;
; -6.794 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.895     ;
; -6.723 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 10.821     ;
; -6.717 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.820     ;
; -6.711 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.814     ;
; -6.707 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.808     ;
; -6.706 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.811     ;
; -6.698 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 10.807     ;
; -6.652 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.753     ;
; -6.600 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.703     ;
; -6.599 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.704     ;
; -6.598 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.701     ;
; -6.537 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.640     ;
; -6.509 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.610     ;
; -6.509 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.610     ;
; -6.451 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 10.551     ;
; -6.431 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.534     ;
; -6.424 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.525     ;
; -6.421 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.524     ;
; -6.390 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 10.499     ;
; -6.388 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.493     ;
; -6.387 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.492     ;
; -6.337 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.438     ;
; -6.314 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.417     ;
; -6.306 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.407     ;
; -6.301 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.402     ;
; -6.294 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 10.392     ;
; -6.288 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 10.397     ;
; -6.288 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.391     ;
; -6.282 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.385     ;
; -6.236 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 10.336     ;
; -6.232 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.333     ;
; -6.213 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.318     ;
; -6.205 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.306     ;
; -6.171 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.274     ;
; -6.169 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.272     ;
; -6.159 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.260     ;
; -6.108 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.211     ;
; -6.106 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.211     ;
; -6.100 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.201     ;
; -6.085 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 10.192     ;
; -6.080 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.181     ;
; -6.080 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 10.181     ;
; -6.037 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 10.144     ;
; -6.002 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.105     ;
; -5.992 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 10.095     ;
; -5.946 ; tdc_decode:tdc_decode|tdc_input_buf_reg[110] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.057     ;
; -5.943 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]  ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.048     ;
; -5.942 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 10.047     ;
; -5.913 ; tdc_decode:tdc_decode|tdc_input_buf_reg[100] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 10.024     ;
; -5.897 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 10.006     ;
; -5.885 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.988      ;
; -5.880 ; tdc_decode:tdc_decode|tdc_input_buf_reg[108] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.991      ;
; -5.867 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.975      ;
; -5.849 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.950      ;
; -5.849 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.957      ;
; -5.844 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.945      ;
; -5.844 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.945      ;
; -5.819 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]   ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.058     ; 9.927      ;
; -5.803 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.904      ;
; -5.801 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.068     ; 9.899      ;
; -5.800 ; tdc_decode:tdc_decode|tdc_input_buf_reg[107] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.909      ;
; -5.798 ; tdc_decode:tdc_decode|tdc_input_buf_reg[104] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.907      ;
; -5.795 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.904      ;
; -5.795 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.898      ;
; -5.793 ; tdc_decode:tdc_decode|tdc_input_buf_reg[109] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.902      ;
; -5.789 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.892      ;
; -5.789 ; tdc_decode:tdc_decode|tdc_input_buf_reg[103] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.898      ;
; -5.789 ; tdc_decode:tdc_decode|tdc_input_buf_reg[44]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.890      ;
; -5.786 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.898      ;
; -5.777 ; tdc_decode:tdc_decode|tdc_input_buf_reg[95]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.889      ;
; -5.776 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.877      ;
; -5.771 ; tdc_decode:tdc_decode|tdc_input_buf_reg[101] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.883      ;
; -5.768 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.873      ;
; -5.756 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.868      ;
; -5.743 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]   ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.066     ; 9.843      ;
; -5.721 ; tdc_decode:tdc_decode|tdc_input_buf_reg[44]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.822      ;
; -5.702 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.803      ;
; -5.678 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.781      ;
; -5.676 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.779      ;
; -5.671 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.772      ;
; -5.661 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]   ; tdc_decode:tdc_decode|dec_reg[4] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.061     ; 9.766      ;
; -5.644 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.065     ; 9.745      ;
; -5.640 ; tdc_decode:tdc_decode|tdc_input_buf_reg[105] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.057     ; 9.749      ;
; -5.634 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]  ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 9.744      ;
; -5.627 ; tdc_decode:tdc_decode|tdc_input_buf_reg[97]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.739      ;
; -5.627 ; tdc_decode:tdc_decode|tdc_input_buf_reg[102] ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.738      ;
; -5.626 ; tdc_decode:tdc_decode|tdc_input_buf_reg[89]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.737      ;
; -5.623 ; tdc_decode:tdc_decode|tdc_input_buf_reg[87]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.055     ; 9.734      ;
; -5.623 ; tdc_decode:tdc_decode|tdc_input_buf_reg[99]  ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 9.735      ;
; -5.615 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]  ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.063     ; 9.718      ;
+--------+----------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 75.976 ; addr1[3]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 75.976 ; addr1[3]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 75.976 ; addr1[3]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 75.976 ; addr1[3]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 75.976 ; addr1[3]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 75.976 ; addr1[3]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 7.295      ;
; 76.191 ; addr1[3]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 7.350      ;
; 76.321 ; addr1[11] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.321 ; addr1[11] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.321 ; addr1[11] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.321 ; addr1[11] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.321 ; addr1[11] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.321 ; addr1[11] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.950      ;
; 76.469 ; addr1[8]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.469 ; addr1[8]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.469 ; addr1[8]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.469 ; addr1[8]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.469 ; addr1[8]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.469 ; addr1[8]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.801      ;
; 76.471 ; addr1[7]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.471 ; addr1[7]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.471 ; addr1[7]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.471 ; addr1[7]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.471 ; addr1[7]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.471 ; addr1[7]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.799      ;
; 76.477 ; addr1[3]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.794      ;
; 76.504 ; addr1[12] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.504 ; addr1[12] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.504 ; addr1[12] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.504 ; addr1[12] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.504 ; addr1[12] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.504 ; addr1[12] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.767      ;
; 76.536 ; addr1[11] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 7.005      ;
; 76.592 ; addr1[3]  ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.679      ;
; 76.616 ; addr1[10] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.616 ; addr1[10] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.616 ; addr1[10] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.616 ; addr1[10] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.616 ; addr1[10] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.616 ; addr1[10] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.655      ;
; 76.621 ; addr1[3]  ; addr1[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.650      ;
; 76.653 ; addr1[15] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.653 ; addr1[15] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.653 ; addr1[15] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.653 ; addr1[15] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.653 ; addr1[15] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.653 ; addr1[15] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.618      ;
; 76.660 ; addr1[9]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.660 ; addr1[9]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.660 ; addr1[9]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.660 ; addr1[9]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.660 ; addr1[9]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.660 ; addr1[9]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.610      ;
; 76.684 ; addr1[8]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.179      ; 6.856      ;
; 76.686 ; addr1[7]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.179      ; 6.854      ;
; 76.707 ; addr1[3]  ; addr1[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.564      ;
; 76.719 ; addr1[12] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 6.822      ;
; 76.742 ; addr1[3]  ; addr1[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.529      ;
; 76.743 ; addr1[3]  ; addr1[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.528      ;
; 76.758 ; addr1[6]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.758 ; addr1[6]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.758 ; addr1[6]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.758 ; addr1[6]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.758 ; addr1[6]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.758 ; addr1[6]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.512      ;
; 76.794 ; addr1[14] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.794 ; addr1[14] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.794 ; addr1[14] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.794 ; addr1[14] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.794 ; addr1[14] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.794 ; addr1[14] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.477      ;
; 76.822 ; addr1[11] ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.449      ;
; 76.831 ; addr1[10] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 6.710      ;
; 76.868 ; addr1[15] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 6.673      ;
; 76.875 ; addr1[9]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.179      ; 6.665      ;
; 76.911 ; addr1[4]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[4]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[4]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[4]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[4]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[4]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.911 ; addr1[0]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.360      ;
; 76.937 ; addr1[11] ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.334      ;
; 76.966 ; addr1[11] ; addr1[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.305      ;
; 76.970 ; addr1[8]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.300      ;
; 76.972 ; addr1[7]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.298      ;
; 76.973 ; addr1[6]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.179      ; 6.567      ;
; 77.005 ; addr1[12] ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.266      ;
; 77.009 ; addr1[14] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.180      ; 6.532      ;
; 77.042 ; addr1[3]  ; MAIN_FSM.MAIN_PT_WAIT                                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.228      ;
; 77.042 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_WAIT                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.228      ;
; 77.042 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_SET_PT                                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.228      ;
; 77.042 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_ENCRYPT                                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.063     ; 6.228      ;
; 77.052 ; addr1[11] ; addr1[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.219      ;
; 77.065 ; addr1[13] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.062     ; 6.206      ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.261 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.597      ;
; 0.275 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.611      ;
; 0.343 ; counter2[0]                                       ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.588      ;
; 0.344 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.365 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.701      ;
; 0.469 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.805      ;
; 0.483 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.819      ;
; 0.557 ; addr2[4]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.122      ;
; 0.573 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.909      ;
; 0.573 ; counter2[4]                                       ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.574 ; counter2[20]                                      ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.575 ; counter2[13]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.576 ; counter2[12]                                      ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[11]                                      ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[9]                                       ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[3]                                       ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[17]                                      ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; counter2[14]                                      ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; counter2[10]                                      ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[19]                                      ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[8]                                       ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[18]                                      ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[16]                                      ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[2]                                       ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; counter2[6]                                       ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; counter2[24]                                      ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[22]                                      ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; counter2[15]                                      ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; counter2[5]                                       ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.579 ; counter2[7]                                       ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.580 ; counter2[23]                                      ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; counter2[21]                                      ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.583 ; addr2[1]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.148      ;
; 0.587 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 3.923      ;
; 0.592 ; addr2[13]                                         ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; addr2[5]                                          ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; addr2[3]                                          ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; addr2[11]                                         ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; addr2[15]                                         ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; addr2[3]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.159      ;
; 0.595 ; addr2[1]                                          ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; addr2[6]                                          ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; counter2[25]                                      ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter2[1]                                       ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; counter2[26]                                      ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; addr2[9]                                          ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; counter2[27]                                      ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; addr2[7]                                          ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; addr2[14]                                         ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[12]                                         ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[10]                                         ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; addr2[4]                                          ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; addr2[8]                                          ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.600 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.600 ; addr2[8]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.165      ;
; 0.613 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.614 ; addr2[0]                                          ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; addr2[2]                                          ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.618 ; addr2[2]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.183      ;
; 0.635 ; delay[7]                                          ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.148      ; 0.958      ;
; 0.641 ; delay[1]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.147      ; 0.963      ;
; 0.642 ; delay[6]                                          ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.147      ; 0.964      ;
; 0.644 ; delay[2]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.147      ; 0.966      ;
; 0.665 ; delay[3]                                          ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.147      ; 0.987      ;
; 0.668 ; delay[5]                                          ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.147      ; 0.990      ;
; 0.677 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 4.013      ;
; 0.689 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.169      ; 4.026      ;
; 0.691 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 4.027      ;
; 0.702 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.931      ;
; 0.721 ; addr2[0]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.286      ;
; 0.759 ; delay[0]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.148      ; 1.082      ;
; 0.765 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.996      ;
; 0.772 ; reset                                             ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.149      ; 1.096      ;
; 0.773 ; delay[0]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.148      ; 1.096      ;
; 0.780 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.009      ;
; 0.781 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[11]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 4.117      ;
; 0.789 ; outReg[0]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.020      ;
; 0.795 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[12]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.168      ; 4.131      ;
; 0.804 ; outReg[18]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.033      ;
; 0.807 ; outReg[13]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[13]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.045      ;
; 0.809 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[19]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.556      ; 4.533      ;
; 0.812 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.050      ;
; 0.823 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[20]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.556      ; 4.547      ;
; 0.841 ; outReg[15]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.849 ; counter2[1]                                       ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[3]                                       ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[17]                                      ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[13]                                      ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.849 ; counter2[11]                                      ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; counter2[9]                                       ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.850 ; counter2[4]                                       ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.850 ; counter2[19]                                      ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.851 ; counter2[20]                                      ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.854 ; counter2[12]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; counter2[14]                                      ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; counter2[15]                                      ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.855 ; counter2[5]                                       ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[16]                                      ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.855 ; counter2[2]                                       ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[1]                ; uart_rx:uartRX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[2]                ; uart_rx:uartRX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; counter1[0]                                  ; counter1[0]                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Drdy                                         ; Drdy                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Bit_Index[0]                ; uart_rx:uartRX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_DV                       ; uart_rx:uartRX|r_Rx_DV                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_Bit_Index[2]                ; uart_tx:uartTX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[7]                  ; uart_rx:uartRX|r_Rx_Byte[7]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[3]                  ; uart_rx:uartRX|r_Rx_Byte[3]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_tx:uartTX|r_SM_Main.000                 ; uart_tx:uartTX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; uart_rx:uartRX|r_Rx_Byte[0]                  ; uart_rx:uartRX|r_Rx_Byte[0]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; reset                                        ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; MAIN_FSM.MAIN_SEN_WAIT                       ; MAIN_FSM.MAIN_SEN_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; MAIN_FSM.MAIN_KEY_WAIT                       ; MAIN_FSM.MAIN_KEY_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; MAIN_FSM.MAIN_CT_WAIT                        ; MAIN_FSM.MAIN_CT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; uart_rx:uartRX|r_Rx_Byte[6]                  ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.574      ;
; 0.378 ; PRESENT_ENCRYPT:comb_331|dreg[33]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[33] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.378 ; PRESENT_ENCRYPT:comb_331|dreg[20]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.609      ;
; 0.378 ; PRESENT_ENCRYPT:comb_331|dreg[60]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[60] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.378 ; PRESENT_ENCRYPT:comb_331|dreg[53]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[53] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.378 ; PRESENT_ENCRYPT:comb_331|dreg[61]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[61] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.379 ; PRESENT_ENCRYPT:comb_331|dreg[41]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[41] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.609      ;
; 0.379 ; PRESENT_ENCRYPT:comb_331|dreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[63] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.609      ;
; 0.381 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; delay[2]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.381 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; delay[1]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.383 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[46] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.614      ;
; 0.384 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.615      ;
; 0.384 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.615      ;
; 0.384 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[34] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.614      ;
; 0.384 ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; PRESENT_ENCRYPT:comb_331|kreg[17]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.615      ;
; 0.385 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[29] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.616      ;
; 0.386 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.616      ;
; 0.396 ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[47] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.627      ;
; 0.396 ; PRESENT_ENCRYPT:comb_331|kreg[6]             ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.627      ;
; 0.397 ; MAIN_FSM.MAIN_SIMON_RESET1                   ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; PRESENT_ENCRYPT:comb_331|finalCipherText[1]  ; dataCt[7][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; PRESENT_ENCRYPT:comb_331|kreg[9]             ; PRESENT_ENCRYPT:comb_331|kreg[70]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.628      ;
; 0.397 ; PRESENT_ENCRYPT:comb_331|kreg[2]             ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.628      ;
; 0.398 ; PRESENT_ENCRYPT:comb_331|kreg[37]            ; PRESENT_ENCRYPT:comb_331|kreg[18]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; PRESENT_ENCRYPT:comb_331|finalCipherText[2]  ; dataCt[7][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; PRESENT_ENCRYPT:comb_331|finalCipherText[10] ; dataCt[6][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; PRESENT_ENCRYPT:comb_331|kreg[11]            ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.629      ;
; 0.398 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; delay[4]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.627      ;
; 0.399 ; PRESENT_ENCRYPT:comb_331|finalCipherText[35] ; dataCt[3][3]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.629      ;
; 0.400 ; PRESENT_ENCRYPT:comb_331|finalCipherText[9]  ; dataCt[6][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.630      ;
; 0.400 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; delay[5]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.629      ;
; 0.401 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|kreg[24]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.632      ;
; 0.401 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|kreg[13]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.632      ;
; 0.401 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.632      ;
; 0.402 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.633      ;
; 0.403 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|kreg[46]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.633      ;
; 0.403 ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; PRESENT_ENCRYPT:comb_331|kreg[52]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.634      ;
; 0.404 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|kreg[31]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.634      ;
; 0.404 ; PRESENT_ENCRYPT:comb_331|kreg[54]            ; PRESENT_ENCRYPT:comb_331|kreg[35]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.634      ;
; 0.405 ; PRESENT_ENCRYPT:comb_331|kreg[39]            ; PRESENT_ENCRYPT:comb_331|kreg[20]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.635      ;
; 0.406 ; PRESENT_ENCRYPT:comb_331|kreg[49]            ; PRESENT_ENCRYPT:comb_331|kreg[30]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.636      ;
; 0.406 ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; PRESENT_ENCRYPT:comb_331|kreg[53]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.637      ;
; 0.407 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.637      ;
; 0.407 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.637      ;
; 0.414 ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; PRESENT_ENCRYPT:comb_331|kreg[7]             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.645      ;
; 0.415 ; PRESENT_ENCRYPT:comb_331|kreg[61]            ; PRESENT_ENCRYPT:comb_331|kreg[42]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.646      ;
; 0.415 ; PRESENT_ENCRYPT:comb_331|kreg[55]            ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.646      ;
; 0.415 ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; PRESENT_ENCRYPT:comb_331|kreg[48]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.646      ;
; 0.416 ; PRESENT_ENCRYPT:comb_331|kreg[64]            ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.647      ;
; 0.417 ; PRESENT_ENCRYPT:comb_331|kreg[33]            ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.648      ;
; 0.418 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.648      ;
; 0.423 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.652      ;
; 0.423 ; MAIN_FSM.MAIN_PT_WAIT                        ; MAIN_FSM.MAIN_PT_WAIT1                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.653      ;
; 0.424 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.653      ;
; 0.424 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.653      ;
; 0.425 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.654      ;
; 0.425 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.654      ;
; 0.435 ; MAIN_FSM.MAIN_PT_SEND                        ; MAIN_FSM.MAIN_PT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.665      ;
; 0.488 ; PRESENT_ENCRYPT:comb_331|dreg[27]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.719      ;
; 0.489 ; PRESENT_ENCRYPT:comb_331|dreg[3]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.719      ;
; 0.490 ; PRESENT_ENCRYPT:comb_331|dreg[49]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.720      ;
; 0.493 ; PRESENT_ENCRYPT:comb_331|dreg[0]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.723      ;
; 0.496 ; PRESENT_ENCRYPT:comb_331|kreg[41]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[25] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.726      ;
; 0.498 ; PRESENT_ENCRYPT:comb_331|kreg[57]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[41] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.728      ;
; 0.505 ; PRESENT_ENCRYPT:comb_331|kreg[10]            ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.736      ;
; 0.506 ; PRESENT_ENCRYPT:comb_331|kreg[73]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[57] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.737      ;
; 0.506 ; PRESENT_ENCRYPT:comb_331|kreg[5]             ; PRESENT_ENCRYPT:comb_331|kreg[66]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.507 ; PRESENT_ENCRYPT:comb_331|kreg[4]             ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.507 ; PRESENT_ENCRYPT:comb_331|kreg[8]             ; PRESENT_ENCRYPT:comb_331|kreg[69]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.738      ;
; 0.507 ; PRESENT_ENCRYPT:comb_331|kreg[1]             ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.738      ;
; 0.508 ; PRESENT_ENCRYPT:comb_331|kreg[12]            ; PRESENT_ENCRYPT:comb_331|kreg[73]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.739      ;
; 0.508 ; PRESENT_ENCRYPT:comb_331|kreg[21]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[5]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.738      ;
; 0.509 ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; PRESENT_ENCRYPT:comb_331|kreg[75]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.740      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 161.866 ns




+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; -2.168 ; -82.292       ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 79.484 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.123 ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; 1.801  ; 0.000         ;
; clk                                               ; 9.622  ; 0.000         ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; 41.395 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.168 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[126]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.303      ;
; -2.144 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[127]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.279      ;
; -2.104 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[124]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.239      ;
; -2.080 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[125]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.215      ;
; -2.040 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[122]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.175      ;
; -2.016 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[123]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.151      ;
; -1.976 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[120]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.111      ;
; -1.952 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[121]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.087      ;
; -1.912 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[118]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.047      ;
; -1.888 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[119]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 6.023      ;
; -1.848 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[116]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.983      ;
; -1.824 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[117]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.959      ;
; -1.801 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.921      ;
; -1.796 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.916      ;
; -1.784 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[114]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.919      ;
; -1.760 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[115]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.895      ;
; -1.744 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.861      ;
; -1.740 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.857      ;
; -1.720 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.840      ;
; -1.720 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[112]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.855      ;
; -1.696 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[113]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.064      ; 5.831      ;
; -1.675 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.792      ;
; -1.649 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.769      ;
; -1.645 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[110]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.791      ;
; -1.621 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[111]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.767      ;
; -1.581 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[108]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.727      ;
; -1.557 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[109]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.703      ;
; -1.529 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.652      ;
; -1.525 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.645      ;
; -1.520 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.640      ;
; -1.517 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[106]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.663      ;
; -1.506 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.623      ;
; -1.493 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[107]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.639      ;
; -1.484 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 5.597      ;
; -1.468 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.585      ;
; -1.466 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.584      ;
; -1.464 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.581      ;
; -1.461 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.584      ;
; -1.459 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.577      ;
; -1.453 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[104]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.599      ;
; -1.451 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.038     ; 5.567      ;
; -1.444 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.564      ;
; -1.429 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[105]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.575      ;
; -1.399 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.516      ;
; -1.396 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.514      ;
; -1.393 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.511      ;
; -1.389 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[102]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.535      ;
; -1.373 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.493      ;
; -1.365 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[103]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.511      ;
; -1.364 ; tdc_decode:tdc_decode|tdc_input_buf_reg[20]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.481      ;
; -1.364 ; tdc_decode:tdc_decode|tdc_input_buf_reg[21]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.481      ;
; -1.349 ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.467      ;
; -1.335 ; tdc_decode:tdc_decode|tdc_input_buf_reg[8]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.455      ;
; -1.330 ; tdc_decode:tdc_decode|tdc_input_buf_reg[10]       ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.450      ;
; -1.325 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[100]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.471      ;
; -1.317 ; tdc_decode:tdc_decode|tdc_input_buf_reg[2]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 5.439      ;
; -1.302 ; tdc_decode:tdc_decode|tdc_input_buf_reg[44]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.419      ;
; -1.301 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[101]                      ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.447      ;
; -1.300 ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.418      ;
; -1.278 ; tdc_decode:tdc_decode|tdc_input_buf_reg[26]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.396      ;
; -1.261 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[98]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.407      ;
; -1.254 ; tdc_decode:tdc_decode|tdc_input_buf_reg[9]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.374      ;
; -1.253 ; tdc_decode:tdc_decode|tdc_input_buf_reg[11]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.376      ;
; -1.248 ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.365      ;
; -1.244 ; tdc_decode:tdc_decode|tdc_input_buf_reg[5]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.361      ;
; -1.237 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[99]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.383      ;
; -1.231 ; tdc_decode:tdc_decode|tdc_input_buf_reg[32]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.355      ;
; -1.230 ; tdc_decode:tdc_decode|tdc_input_buf_reg[1]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.347      ;
; -1.227 ; tdc_decode:tdc_decode|tdc_input_buf_reg[23]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.345      ;
; -1.220 ; tdc_decode:tdc_decode|tdc_input_buf_reg[6]        ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.343      ;
; -1.208 ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 5.321      ;
; -1.205 ; tdc_decode:tdc_decode|tdc_input_buf_reg[19]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.322      ;
; -1.197 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[96]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.343      ;
; -1.195 ; tdc_decode:tdc_decode|tdc_input_buf_reg[42]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.312      ;
; -1.190 ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.308      ;
; -1.187 ; tdc_decode:tdc_decode|tdc_input_buf_reg[100]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.313      ;
; -1.185 ; tdc_decode:tdc_decode|tdc_input_buf_reg[12]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.031     ; 5.308      ;
; -1.185 ; tdc_decode:tdc_decode|tdc_input_buf_reg[35]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.305      ;
; -1.183 ; tdc_decode:tdc_decode|tdc_input_buf_reg[7]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.034     ; 5.303      ;
; -1.183 ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.301      ;
; -1.179 ; tdc_decode:tdc_decode|tdc_input_buf_reg[3]        ; tdc_decode:tdc_decode|dec_reg[5] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.296      ;
; -1.179 ; tdc_decode:tdc_decode|tdc_input_buf_reg[28]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.296      ;
; -1.175 ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]        ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.038     ; 5.291      ;
; -1.174 ; tdc_decode:tdc_decode|tdc_input_buf_reg[111]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.030     ; 5.298      ;
; -1.173 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[97]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.075      ; 5.319      ;
; -1.142 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[94]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.066      ; 5.279      ;
; -1.128 ; tdc_decode:tdc_decode|tdc_input_buf_reg[27]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.037     ; 5.245      ;
; -1.128 ; tdc_decode:tdc_decode|tdc_input_buf_reg[46]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.246      ;
; -1.127 ; tdc_decode:tdc_decode|tdc_input_buf_reg[41]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.245      ;
; -1.125 ; tdc_decode:tdc_decode|tdc_input_buf_reg[40]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.243      ;
; -1.120 ; tdc_decode:tdc_decode|tdc_input_buf_reg[24]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.238      ;
; -1.118 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[95]                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 2.083        ; 2.066      ; 5.255      ;
; -1.117 ; tdc_decode:tdc_decode|tdc_input_buf_reg[34]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.035     ; 5.236      ;
; -1.117 ; tdc_decode:tdc_decode|tdc_input_buf_reg[25]       ; tdc_decode:tdc_decode|dec_reg[6] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.036     ; 5.235      ;
; -1.115 ; tdc_decode:tdc_decode|tdc_input_buf_reg[38]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.035     ; 5.234      ;
; -1.115 ; tdc_decode:tdc_decode|tdc_input_buf_reg[33]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.035     ; 5.234      ;
; -1.109 ; tdc_decode:tdc_decode|tdc_input_buf_reg[101]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.235      ;
; -1.106 ; tdc_decode:tdc_decode|tdc_input_buf_reg[112]      ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.027     ; 5.233      ;
; -1.106 ; tdc_decode:tdc_decode|tdc_input_buf_reg[95]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.232      ;
; -1.104 ; tdc_decode:tdc_decode|tdc_input_buf_reg[98]       ; tdc_decode:tdc_decode|dec_reg[7] ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.028     ; 5.230      ;
+--------+---------------------------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 79.484 ; addr1[3]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.484 ; addr1[3]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.484 ; addr1[3]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.484 ; addr1[3]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.484 ; addr1[3]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.484 ; addr1[3]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.803      ;
; 79.600 ; addr1[11] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[11] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[11] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[11] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[11] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[11] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.687      ;
; 79.600 ; addr1[3]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.841      ;
; 79.674 ; addr1[7]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.674 ; addr1[7]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.674 ; addr1[7]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.674 ; addr1[7]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.674 ; addr1[7]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.674 ; addr1[7]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.612      ;
; 79.676 ; addr1[8]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.676 ; addr1[8]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.676 ; addr1[8]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.676 ; addr1[8]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.676 ; addr1[8]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.676 ; addr1[8]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.610      ;
; 79.712 ; addr1[12] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.712 ; addr1[12] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.712 ; addr1[12] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.712 ; addr1[12] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.712 ; addr1[12] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.712 ; addr1[12] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.575      ;
; 79.716 ; addr1[11] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.725      ;
; 79.735 ; addr1[3]  ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.552      ;
; 79.761 ; addr1[10] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.761 ; addr1[10] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.761 ; addr1[10] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.761 ; addr1[10] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.761 ; addr1[10] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.761 ; addr1[10] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.526      ;
; 79.766 ; addr1[15] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.766 ; addr1[15] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.766 ; addr1[15] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.766 ; addr1[15] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.766 ; addr1[15] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.766 ; addr1[15] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.521      ;
; 79.777 ; addr1[9]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.777 ; addr1[9]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.777 ; addr1[9]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.777 ; addr1[9]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.777 ; addr1[9]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.777 ; addr1[9]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.509      ;
; 79.790 ; addr1[7]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.099      ; 3.650      ;
; 79.792 ; addr1[8]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.099      ; 3.648      ;
; 79.816 ; addr1[6]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.816 ; addr1[6]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.816 ; addr1[6]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.816 ; addr1[6]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.816 ; addr1[6]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.816 ; addr1[6]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.035     ; 3.470      ;
; 79.817 ; addr1[3]  ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.470      ;
; 79.818 ; addr1[3]  ; addr1[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.469      ;
; 79.828 ; addr1[12] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.613      ;
; 79.839 ; addr1[14] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.839 ; addr1[14] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.839 ; addr1[14] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.839 ; addr1[14] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.839 ; addr1[14] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.839 ; addr1[14] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.448      ;
; 79.877 ; addr1[10] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.564      ;
; 79.880 ; addr1[3]  ; addr1[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.407      ;
; 79.882 ; addr1[15] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.559      ;
; 79.887 ; addr1[3]  ; addr1[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.400      ;
; 79.893 ; addr1[9]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.099      ; 3.547      ;
; 79.904 ; addr1[3]  ; addr1[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.383      ;
; 79.908 ; addr1[0]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.908 ; addr1[0]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.908 ; addr1[0]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.908 ; addr1[0]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.908 ; addr1[0]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.908 ; addr1[0]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.379      ;
; 79.916 ; addr1[4]  ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.916 ; addr1[4]  ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.916 ; addr1[4]  ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.916 ; addr1[4]  ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.916 ; addr1[4]  ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.916 ; addr1[4]  ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.371      ;
; 79.932 ; addr1[6]  ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.099      ; 3.508      ;
; 79.933 ; addr1[11] ; addr1[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.354      ;
; 79.934 ; addr1[3]  ; MAIN_FSM.MAIN_PT_WAIT                                                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 3.351      ;
; 79.934 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_WAIT                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 3.351      ;
; 79.934 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_SET_PT                                                                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 3.351      ;
; 79.934 ; addr1[3]  ; MAIN_FSM.MAIN_SIMON_ENCRYPT                                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.036     ; 3.351      ;
; 79.949 ; addr1[11] ; addr1[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.338      ;
; 79.955 ; addr1[14] ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~portb_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; 0.100      ; 3.486      ;
; 79.973 ; addr1[13] ; addr1[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
; 79.973 ; addr1[13] ; addr1[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
; 79.973 ; addr1[13] ; addr1[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
; 79.973 ; addr1[13] ; addr1[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
; 79.973 ; addr1[13] ; addr1[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
; 79.973 ; addr1[13] ; addr1[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 83.333       ; -0.034     ; 3.314      ;
+--------+-----------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.123 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.087      ;
; 0.125 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.089      ;
; 0.176 ; counter2[0]                                       ; counter2[0]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.300      ;
; 0.180 ; SEN_FSM.SEN_CAPTURE                               ; SEN_FSM.SEN_CAPTURE                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; SEN_FSM.SEN_WAIT                                  ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.183 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.147      ;
; 0.243 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.207      ;
; 0.245 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.209      ;
; 0.251 ; addr2[4]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.568      ;
; 0.262 ; addr2[1]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.579      ;
; 0.270 ; addr2[3]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.587      ;
; 0.273 ; addr2[8]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.590      ;
; 0.275 ; counter2[14]                                      ; counter2[14]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.276 ; counter2[16]                                      ; counter2[16]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; counter2[13]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[12]                                      ; counter2[12]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[24]                                      ; counter2[24]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[4]                                       ; counter2[4]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[22]                                      ; counter2[22]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[10]                                      ; counter2[10]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[20]                                      ; counter2[20]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[18]                                      ; counter2[18]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[17]                                      ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[15]                                      ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; counter2[2]                                       ; counter2[2]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.277 ; counter2[6]                                       ; counter2[6]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.393      ;
; 0.278 ; counter2[5]                                       ; counter2[5]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[11]                                      ; counter2[11]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[23]                                      ; counter2[23]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[21]                                      ; counter2[21]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[3]                                       ; counter2[3]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[9]                                       ; counter2[9]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[19]                                      ; counter2[19]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; counter2[8]                                       ; counter2[8]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; counter2[7]                                       ; counter2[7]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.281 ; delay[7]                                          ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.457      ;
; 0.282 ; addr2[2]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.599      ;
; 0.283 ; delay[2]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.459      ;
; 0.283 ; delay[1]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.459      ;
; 0.283 ; delay[6]                                          ; outReg[6]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.459      ;
; 0.284 ; counter2[1]                                       ; counter2[1]                                                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.400      ;
; 0.286 ; addr2[15]                                         ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; addr2[13]                                         ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[5]                                          ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[3]                                          ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; addr2[1]                                          ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; counter2[27]                                      ; counter2[27]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; counter2[26]                                      ; counter2[26]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[14]                                         ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[11]                                         ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[9]                                          ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[7]                                          ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; addr2[6]                                          ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; counter2[25]                                      ; counter2[25]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[12]                                         ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[10]                                         ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[8]                                          ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; addr2[4]                                          ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.290 ; SEN_FSM.SEN_WRAP_UP                               ; SEN_FSM.SEN_WAIT                                                                          ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.406      ;
; 0.297 ; delay[3]                                          ; outReg[3]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.473      ;
; 0.298 ; addr2[0]                                          ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; outReg[4]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[4]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.414      ;
; 0.298 ; delay[5]                                          ; outReg[5]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.474      ;
; 0.299 ; addr2[2]                                          ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.303 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[7]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.267      ;
; 0.305 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[8]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.269      ;
; 0.319 ; outReg[16]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[16]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.435      ;
; 0.332 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[0]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.883      ; 2.297      ;
; 0.340 ; addr2[0]                                          ; altsyncram:pow_trace_rtl_0|altsyncram_mke1:auto_generated|ram_block1a0~porta_address_reg0 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.657      ;
; 0.365 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[10]                                                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.329      ;
; 0.365 ; clock|altpll_component|auto_generated|pll1|clk[0] ; outReg[9]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.329      ;
; 0.365 ; addr2[15]                                         ; SEN_FSM.SEN_WRAP_UP                                                                       ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.368 ; outReg[17]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[17]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.484      ;
; 0.369 ; delay[0]                                          ; outReg[1]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.545      ;
; 0.370 ; reset                                             ; tdc_decode:tdc_decode|tdc_input_buf_reg[22]                                               ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.089      ; 0.548      ;
; 0.371 ; delay[0]                                          ; outReg[2]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; -0.013       ; 0.087      ; 0.547      ;
; 0.377 ; outReg[0]                                         ; tdc_decode:tdc_decode|tdc_input_buf_reg[0]                                                ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.380 ; outReg[18]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[18]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.496      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[14]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[13]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[12]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[11]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[10]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[9]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[8]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[7]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[5]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[4]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[3]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[2]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[1]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[0]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[15]                                                                                 ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.391 ; SEN_FSM.SEN_CAPTURE                               ; addr2[6]                                                                                  ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.403 ; outReg[15]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[15]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.519      ;
; 0.406 ; outReg[14]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[14]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.527      ;
; 0.406 ; outReg[13]                                        ; tdc_decode:tdc_decode|tdc_input_buf_reg[13]                                               ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.527      ;
; 0.419 ; counter2[14]                                      ; counter2[15]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.536      ;
; 0.420 ; counter2[16]                                      ; counter2[17]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.421 ; counter2[12]                                      ; counter2[13]                                                                              ; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
+-------+---------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; MAIN_FSM.MAIN_SEN_WAIT                       ; MAIN_FSM.MAIN_SEN_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_KEY_WAIT                       ; MAIN_FSM.MAIN_KEY_WAIT                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; Drdy                                         ; Drdy                                         ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter1[0]                                  ; counter1[0]                                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; MAIN_FSM.MAIN_CT_WAIT                        ; MAIN_FSM.MAIN_CT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; uart_tx:uartTX|r_SM_Main.s_TX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[6]                  ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_tx:uartTX|r_SM_Main.000                 ; uart_tx:uartTX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.000                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Bit_Index[1]                ; uart_rx:uartRX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Bit_Index[2]                ; uart_rx:uartRX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; uart_rx:uartRX|r_SM_Main.s_RX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Bit_Index[0]                ; uart_rx:uartRX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_DV                       ; uart_rx:uartRX|r_Rx_DV                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; uart_rx:uartRX|r_SM_Main.s_RX_STOP_BIT       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_Bit_Index[2]                ; uart_tx:uartTX|r_Bit_Index[2]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[0]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[7]                  ; uart_rx:uartRX|r_Rx_Byte[7]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[3]                  ; uart_rx:uartRX|r_Rx_Byte[3]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; uart_rx:uartRX|r_Rx_Byte[0]                  ; uart_rx:uartRX|r_Rx_Byte[0]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; reset                                        ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.296      ;
; 0.184 ; PRESENT_ENCRYPT:comb_331|dreg[60]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[60] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; PRESENT_ENCRYPT:comb_331|dreg[61]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[61] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.301      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|dreg[33]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[33] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|finalCipherText[1]  ; dataCt[7][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|kreg[9]             ; PRESENT_ENCRYPT:comb_331|kreg[70]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|dreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[63] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|dreg[53]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[53] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; PRESENT_ENCRYPT:comb_331|kreg[6]             ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; uart_rx:uartRX|r_Rx_Byte[4]                  ; delay[4]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.302      ;
; 0.186 ; PRESENT_ENCRYPT:comb_331|dreg[41]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[41] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; PRESENT_ENCRYPT:comb_331|finalCipherText[2]  ; dataCt[7][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; PRESENT_ENCRYPT:comb_331|finalCipherText[10] ; dataCt[6][2]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; PRESENT_ENCRYPT:comb_331|dreg[20]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[20] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.186 ; PRESENT_ENCRYPT:comb_331|kreg[2]             ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.187 ; PRESENT_ENCRYPT:comb_331|finalCipherText[35] ; dataCt[3][3]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.187 ; PRESENT_ENCRYPT:comb_331|finalCipherText[9]  ; dataCt[6][1]                                 ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.187 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.187 ; PRESENT_ENCRYPT:comb_331|kreg[11]            ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.187 ; uart_rx:uartRX|r_Rx_Byte[5]                  ; delay[5]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.304      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|kreg[46]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|kreg[24]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|kreg[13]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; PRESENT_ENCRYPT:comb_331|kreg[17]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.188 ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[46] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.305      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[54]            ; PRESENT_ENCRYPT:comb_331|kreg[35]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[43]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[32]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[16] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[34] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.305      ;
; 0.189 ; uart_rx:uartRX|r_Rx_Byte[2]                  ; delay[2]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; PRESENT_ENCRYPT:comb_331|kreg[52]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.189 ; uart_rx:uartRX|r_Rx_Byte[1]                  ; delay[1]                                     ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.190 ; PRESENT_ENCRYPT:comb_331|kreg[50]            ; PRESENT_ENCRYPT:comb_331|kreg[31]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.306      ;
; 0.190 ; PRESENT_ENCRYPT:comb_331|kreg[39]            ; PRESENT_ENCRYPT:comb_331|kreg[20]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[29] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; uart_tx:uartTX|r_SM_Main.s_TX_START_BIT      ; uart_tx:uartTX|r_SM_Main.s_TX_DATA_BITS      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.308      ;
; 0.191 ; PRESENT_ENCRYPT:comb_331|kreg[49]            ; PRESENT_ENCRYPT:comb_331|kreg[30]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.308      ;
; 0.191 ; PRESENT_ENCRYPT:comb_331|kreg[72]            ; PRESENT_ENCRYPT:comb_331|kreg[53]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.308      ;
; 0.195 ; PRESENT_ENCRYPT:comb_331|kreg[55]            ; PRESENT_ENCRYPT:comb_331|kreg[36]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.195 ; PRESENT_ENCRYPT:comb_331|kreg[26]            ; PRESENT_ENCRYPT:comb_331|kreg[7]             ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.195 ; PRESENT_ENCRYPT:comb_331|kreg[67]            ; PRESENT_ENCRYPT:comb_331|kreg[48]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.196 ; PRESENT_ENCRYPT:comb_331|kreg[61]            ; PRESENT_ENCRYPT:comb_331|kreg[42]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.196 ; PRESENT_ENCRYPT:comb_331|kreg[63]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[47] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.196 ; PRESENT_ENCRYPT:comb_331|kreg[64]            ; PRESENT_ENCRYPT:comb_331|kreg[45]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.313      ;
; 0.197 ; PRESENT_ENCRYPT:comb_331|kreg[37]            ; PRESENT_ENCRYPT:comb_331|kreg[18]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.313      ;
; 0.197 ; PRESENT_ENCRYPT:comb_331|kreg[33]            ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.200 ; MAIN_FSM.MAIN_SIMON_RESET1                   ; reset                                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.316      ;
; 0.200 ; MAIN_FSM.MAIN_PT_WAIT                        ; MAIN_FSM.MAIN_PT_WAIT1                       ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.316      ;
; 0.206 ; uart_rx:uartRX|r_SM_Main.000                 ; uart_rx:uartRX|r_SM_Main.s_RX_START_BIT      ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.322      ;
; 0.208 ; MAIN_FSM.MAIN_PT_SEND                        ; MAIN_FSM.MAIN_PT_WAIT                        ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.324      ;
; 0.209 ; uart_tx:uartTX|r_Bit_Index[0]                ; uart_tx:uartTX|r_Bit_Index[1]                ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.325      ;
; 0.213 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[1]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.330      ;
; 0.214 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[2]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.331      ;
; 0.214 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[4]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.331      ;
; 0.215 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[6]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.332      ;
; 0.216 ; uart_rx:uartRX|r_Rx_Data                     ; uart_rx:uartRX|r_Rx_Byte[5]                  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.333      ;
; 0.239 ; PRESENT_ENCRYPT:comb_331|dreg[27]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[27] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.356      ;
; 0.239 ; PRESENT_ENCRYPT:comb_331|kreg[4]             ; PRESENT_ENCRYPT:comb_331|kreg[65]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.356      ;
; 0.239 ; PRESENT_ENCRYPT:comb_331|dreg[3]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[3]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.356      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|dreg[49]            ; PRESENT_ENCRYPT:comb_331|finalCipherText[49] ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|kreg[8]             ; PRESENT_ENCRYPT:comb_331|kreg[69]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|kreg[12]            ; PRESENT_ENCRYPT:comb_331|kreg[73]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|kreg[1]             ; PRESENT_ENCRYPT:comb_331|kreg[62]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|kreg[5]             ; PRESENT_ENCRYPT:comb_331|kreg[66]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.356      ;
; 0.240 ; PRESENT_ENCRYPT:comb_331|kreg[10]            ; PRESENT_ENCRYPT:comb_331|kreg[71]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.357      ;
; 0.241 ; PRESENT_ENCRYPT:comb_331|dreg[0]             ; PRESENT_ENCRYPT:comb_331|finalCipherText[0]  ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.358      ;
; 0.242 ; PRESENT_ENCRYPT:comb_331|kreg[48]            ; PRESENT_ENCRYPT:comb_331|kreg[29]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.359      ;
; 0.242 ; PRESENT_ENCRYPT:comb_331|kreg[29]            ; PRESENT_ENCRYPT:comb_331|kreg[10]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.359      ;
; 0.242 ; PRESENT_ENCRYPT:comb_331|kreg[14]            ; PRESENT_ENCRYPT:comb_331|kreg[75]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.359      ;
; 0.243 ; PRESENT_ENCRYPT:comb_331|kreg[57]            ; PRESENT_ENCRYPT:comb_331|kreg[38]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.360      ;
; 0.243 ; PRESENT_ENCRYPT:comb_331|kreg[44]            ; PRESENT_ENCRYPT:comb_331|kreg[25]            ; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.360      ;
+-------+----------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 164.073 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -9.072   ; 0.123 ; N/A      ; N/A     ; 0.456               ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.622               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -9.072   ; 0.123 ; N/A      ; N/A     ; 0.456               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 74.982   ; 0.179 ; N/A      ; N/A     ; 41.338              ;
; Design-wide TNS                                    ; -402.162 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[0] ; -402.162 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; c10_resetn              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.89e-09 V                   ; 2.9 V               ; -0.049 V            ; 0.194 V                              ; 0.161 V                              ; 4.65e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 1.89e-09 V                  ; 2.9 V              ; -0.049 V           ; 0.194 V                             ; 0.161 V                             ; 4.65e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.64e-09 V                   ; 2.87 V              ; -0.0254 V           ; 0.201 V                              ; 0.077 V                              ; 4.82e-10 s                  ; 5.69e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.64e-09 V                  ; 2.87 V             ; -0.0254 V          ; 0.201 V                             ; 0.077 V                             ; 4.82e-10 s                 ; 5.69e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.45e-06 V                   ; 2.83 V              ; -0.0387 V           ; 0.142 V                              ; 0.187 V                              ; 6.63e-10 s                  ; 6.38e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.45e-06 V                  ; 2.83 V             ; -0.0387 V          ; 0.142 V                             ; 0.187 V                             ; 6.63e-10 s                 ; 6.38e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.83e-06 V                   ; 2.82 V              ; -0.0197 V           ; 0.176 V                              ; 0.152 V                              ; 6.98e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.83e-06 V                  ; 2.82 V             ; -0.0197 V          ; 0.176 V                             ; 0.152 V                             ; 6.98e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; tx            ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 6.77e-09 V                   ; 3.28 V              ; -0.0447 V           ; 0.365 V                              ; 0.085 V                              ; 3.05e-10 s                  ; 3.88e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 6.77e-09 V                  ; 3.28 V             ; -0.0447 V          ; 0.365 V                             ; 0.085 V                             ; 3.05e-10 s                 ; 3.88e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.56e-09 V                   ; 3.25 V              ; -0.0382 V           ; 0.171 V                              ; 0.156 V                              ; 4.47e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 8.56e-09 V                  ; 3.25 V             ; -0.0382 V          ; 0.171 V                             ; 0.156 V                             ; 4.47e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1174     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 7630     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 478259   ; 128      ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[0] ; 1174     ; 0        ; 0        ; 0        ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; 7630     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[0] ; clock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clock|altpll_component|auto_generated|pll1|clk[1] ; clock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 08 22:13:10 2024
Info: Command: quartus_sta CYC10-project -c CYC10-project
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CYC10-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 24 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[0]} {clock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {clock|altpll_component|auto_generated|pll1|clk[1]} {clock|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.072            -402.162 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    74.982               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.418               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.876               0.000 clk 
    Info (332119):    41.338               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 161.380 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.291            -280.446 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    75.976               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.261               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.517               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.883               0.000 clk 
    Info (332119):    41.343               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 161.866 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.168             -82.292 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    79.484               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.801               0.000 clock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.622               0.000 clk 
    Info (332119):    41.395               0.000 clock|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 164.073 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Mon Jan 08 22:13:28 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:02


