# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:05 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv 
# -- Compiling module FourInputMux
# 
# Top level modules:
# 	FourInputMux
# End time: 15:53:05 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:05 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv 
# -- Compiling module ALU_MOD
# 
# Top level modules:
# 	ALU_MOD
# End time: 15:53:05 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv 
# -- Compiling module REGFILE
# 
# Top level modules:
# 	REGFILE
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Ben.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Ben.sv 
# -- Compiling module BEN_MOD
# 
# Top level modules:
# 	BEN_MOD
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv 
# -- Compiling module TwoInputMux
# 
# Top level modules:
# 	TwoInputMux
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv 
# -- Compiling module ThreeInputMux
# 
# Top level modules:
# 	ThreeInputMux
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv 
# -- Compiling module Reg_16
# 
# Top level modules:
# 	Reg_16
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:53:06 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:06 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv 
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:07 on Mar 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5" C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv 
# -- Compiling module slc3
# ** Error: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv(40): (vlog-2730) Undefined variable: 'IR'.
# ** Error (suppressible): C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv(57): (vlog-2388) 'IR' already declared in this scope (slc3).
# End time: 15:53:07 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab5_run_msim_rtl_verilog.do line 23
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5 {C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv}"
