
---------- Begin Simulation Statistics ----------
final_tick                               118414718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442194                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662820                       # Number of bytes of host memory used
host_op_rate                                   447070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.14                       # Real time elapsed on the host
host_tick_rate                              523622967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118415                       # Number of seconds simulated
sim_ticks                                118414718000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102730                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184147                       # CPI: cycles per instruction
system.cpu.discardedOps                        973561                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2720497                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844490                       # IPC: instructions per cycle
system.cpu.numCycles                        118414718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115624     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167611     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379105      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102730                       # Class of committed instruction
system.cpu.tickCycles                       115694221                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        90764                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6506771                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5098326                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349158                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4085949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4078487                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.817374                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  312608                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102896                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572801                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37435                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43853246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43853246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43861889                       # number of overall hits
system.cpu.dcache.overall_hits::total        43861889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43774                       # number of overall misses
system.cpu.dcache.overall_misses::total         43774                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1458336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1458336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1458336000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1458336000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43896948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43896948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43905663                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43905663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000996                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000996                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000997                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33370.005949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33370.005949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33315.118564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33315.118564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38767                       # number of writebacks
system.cpu.dcache.writebacks::total             38767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        41102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        41148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1214662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1214662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1219725000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1219725000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29552.381879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29552.381879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29642.388451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29642.388451                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37552229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37552229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    686407000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    686407000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37576135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37576135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28712.749937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28712.749937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    624691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    624691000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26588.252820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26588.252820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6301017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6301017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    771929000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    771929000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38994.190746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38994.190746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    589971000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    589971000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33507.752598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33507.752598                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8643                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8643                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8715                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008262                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008262                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5063000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5063000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110065.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110065.217391                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.003611                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43903369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             41148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1066.962404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.003611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          595                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43947143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43947143                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48937743                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40583945                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6267191                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     15184052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15184052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15184052                       # number of overall hits
system.cpu.icache.overall_hits::total        15184052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5085                       # number of overall misses
system.cpu.icache.overall_misses::total          5085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200610000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200610000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200610000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200610000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15189137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15189137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15189137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15189137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39451.327434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39451.327434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39451.327434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39451.327434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4407                       # number of writebacks
system.cpu.icache.writebacks::total              4407                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    190440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    190440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    190440000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    190440000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37451.327434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37451.327434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37451.327434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37451.327434                       # average overall mshr miss latency
system.cpu.icache.replacements                   4407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15184052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15184052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200610000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15189137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15189137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39451.327434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39451.327434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    190440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    190440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37451.327434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37451.327434                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           676.069429                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15189137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2987.047591                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   676.069429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          678                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15194222                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15194222                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118414718000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               101102730                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 4288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38992                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4288                       # number of overall hits
system.l2.overall_hits::.cpu.data               38992                       # number of overall hits
system.l2.overall_hits::total                   43280                       # number of overall hits
system.l2.demand_misses::.cpu.inst                797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2156                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2953                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               797                       # number of overall misses
system.l2.overall_misses::.cpu.data              2156                       # number of overall misses
system.l2.overall_misses::total                  2953                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    229036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        311010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    229036000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       311010000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            41148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46233                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           41148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46233                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.156735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.052396                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.156735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.052396                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102853.199498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106231.910946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105320.013546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102853.199498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106231.910946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105320.013546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     65960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    185356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    251316000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     65960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    185356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    251316000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.156539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.052226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063699                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.156539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.052226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063699                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82864.321608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86252.210330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85336.502547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82864.321608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86252.210330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85336.502547                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3907                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3907                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3907                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3907                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             15762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    196274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     196274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.104788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.104788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106381.571816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106381.571816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    159374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.104788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.104788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86381.571816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86381.571816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.156735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102853.199498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102853.199498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     65960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65960000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.156539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.156539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82864.321608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82864.321608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105344.051447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105344.051447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25982000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85467.105263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85467.105263                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2846.752151                       # Cycle average of tags in use
system.l2.tags.total_refs                       89599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.424109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       793.571652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2053.180499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.096872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.250632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.347504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2945                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.359497                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    719801                       # Number of tag accesses
system.l2.tags.data_accesses                   719801                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5890                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  376960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15934402000                       # Total gap between requests
system.mem_ctrls.avgGap                    5410662.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       101888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       275072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 860433.582251152257                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2322954.482735836878                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4298                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46210000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    139203000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29026.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32387.85                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       101888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       275072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        376960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2149                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       860434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2322954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3183388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       860434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       860434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       860434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2322954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3183388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5890                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                74975500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              29450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          185413000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12729.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31479.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4703                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   317.573715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   232.452869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   293.374879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          605     50.97%     50.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          274     23.08%     74.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           75      6.32%     80.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           42      3.54%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           26      2.19%     86.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           22      1.85%     87.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      0.59%     88.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          136     11.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                376960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.183388                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4405380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2341515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21120120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9347445120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2383109580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  43464422880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55222844595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.351190                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 112974737250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3954080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1485900750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4069800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2163150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20934480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9347445120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2352698940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  43490031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55217343330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.304732                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 113041471750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3954080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1419166250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1100                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         5890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       376960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  376960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2945000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27557000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             28626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17607                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       122420                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                136997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1214976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10229120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11444096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156729                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  45068     97.48%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1165      2.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46233                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118414718000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          263460000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25425999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         205746993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
