
DIY_HOVERCRAFT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007038  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080071c0  080071c0  000171c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071e8  080071e8  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  080071e8  080071e8  000171e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071f0  080071f0  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071f0  080071f0  000171f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071f4  080071f4  000171f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080071f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          0000064c  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000664  20000664  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 14 .debug_info   000120d2  00000000  00000000  0002008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002e4e  00000000  00000000  0003215d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f60  00000000  00000000  00034fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bf2  00000000  00000000  00035f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000217b3  00000000  00000000  00036b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001494d  00000000  00000000  000582b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd81c  00000000  00000000  0006cc02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004084  00000000  00000000  0013a420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0013e4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080071a8 	.word	0x080071a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	080071a8 	.word	0x080071a8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295
 80009b8:	f000 b970 	b.w	8000c9c <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9e08      	ldr	r6, [sp, #32]
 80009da:	460d      	mov	r5, r1
 80009dc:	4604      	mov	r4, r0
 80009de:	460f      	mov	r7, r1
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d14a      	bne.n	8000a7a <__udivmoddi4+0xa6>
 80009e4:	428a      	cmp	r2, r1
 80009e6:	4694      	mov	ip, r2
 80009e8:	d965      	bls.n	8000ab6 <__udivmoddi4+0xe2>
 80009ea:	fab2 f382 	clz	r3, r2
 80009ee:	b143      	cbz	r3, 8000a02 <__udivmoddi4+0x2e>
 80009f0:	fa02 fc03 	lsl.w	ip, r2, r3
 80009f4:	f1c3 0220 	rsb	r2, r3, #32
 80009f8:	409f      	lsls	r7, r3
 80009fa:	fa20 f202 	lsr.w	r2, r0, r2
 80009fe:	4317      	orrs	r7, r2
 8000a00:	409c      	lsls	r4, r3
 8000a02:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a06:	fa1f f58c 	uxth.w	r5, ip
 8000a0a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a0e:	0c22      	lsrs	r2, r4, #16
 8000a10:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a14:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a18:	fb01 f005 	mul.w	r0, r1, r5
 8000a1c:	4290      	cmp	r0, r2
 8000a1e:	d90a      	bls.n	8000a36 <__udivmoddi4+0x62>
 8000a20:	eb1c 0202 	adds.w	r2, ip, r2
 8000a24:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a28:	f080 811c 	bcs.w	8000c64 <__udivmoddi4+0x290>
 8000a2c:	4290      	cmp	r0, r2
 8000a2e:	f240 8119 	bls.w	8000c64 <__udivmoddi4+0x290>
 8000a32:	3902      	subs	r1, #2
 8000a34:	4462      	add	r2, ip
 8000a36:	1a12      	subs	r2, r2, r0
 8000a38:	b2a4      	uxth	r4, r4
 8000a3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a42:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000a46:	fb00 f505 	mul.w	r5, r0, r5
 8000a4a:	42a5      	cmp	r5, r4
 8000a4c:	d90a      	bls.n	8000a64 <__udivmoddi4+0x90>
 8000a4e:	eb1c 0404 	adds.w	r4, ip, r4
 8000a52:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a56:	f080 8107 	bcs.w	8000c68 <__udivmoddi4+0x294>
 8000a5a:	42a5      	cmp	r5, r4
 8000a5c:	f240 8104 	bls.w	8000c68 <__udivmoddi4+0x294>
 8000a60:	4464      	add	r4, ip
 8000a62:	3802      	subs	r0, #2
 8000a64:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a68:	1b64      	subs	r4, r4, r5
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	b11e      	cbz	r6, 8000a76 <__udivmoddi4+0xa2>
 8000a6e:	40dc      	lsrs	r4, r3
 8000a70:	2300      	movs	r3, #0
 8000a72:	e9c6 4300 	strd	r4, r3, [r6]
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d908      	bls.n	8000a90 <__udivmoddi4+0xbc>
 8000a7e:	2e00      	cmp	r6, #0
 8000a80:	f000 80ed 	beq.w	8000c5e <__udivmoddi4+0x28a>
 8000a84:	2100      	movs	r1, #0
 8000a86:	e9c6 0500 	strd	r0, r5, [r6]
 8000a8a:	4608      	mov	r0, r1
 8000a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a90:	fab3 f183 	clz	r1, r3
 8000a94:	2900      	cmp	r1, #0
 8000a96:	d149      	bne.n	8000b2c <__udivmoddi4+0x158>
 8000a98:	42ab      	cmp	r3, r5
 8000a9a:	d302      	bcc.n	8000aa2 <__udivmoddi4+0xce>
 8000a9c:	4282      	cmp	r2, r0
 8000a9e:	f200 80f8 	bhi.w	8000c92 <__udivmoddi4+0x2be>
 8000aa2:	1a84      	subs	r4, r0, r2
 8000aa4:	eb65 0203 	sbc.w	r2, r5, r3
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	4617      	mov	r7, r2
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	d0e2      	beq.n	8000a76 <__udivmoddi4+0xa2>
 8000ab0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ab4:	e7df      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000ab6:	b902      	cbnz	r2, 8000aba <__udivmoddi4+0xe6>
 8000ab8:	deff      	udf	#255	; 0xff
 8000aba:	fab2 f382 	clz	r3, r2
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f040 8090 	bne.w	8000be4 <__udivmoddi4+0x210>
 8000ac4:	1a8a      	subs	r2, r1, r2
 8000ac6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aca:	fa1f fe8c 	uxth.w	lr, ip
 8000ace:	2101      	movs	r1, #1
 8000ad0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ad4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ad8:	0c22      	lsrs	r2, r4, #16
 8000ada:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ade:	fb0e f005 	mul.w	r0, lr, r5
 8000ae2:	4290      	cmp	r0, r2
 8000ae4:	d908      	bls.n	8000af8 <__udivmoddi4+0x124>
 8000ae6:	eb1c 0202 	adds.w	r2, ip, r2
 8000aea:	f105 38ff 	add.w	r8, r5, #4294967295
 8000aee:	d202      	bcs.n	8000af6 <__udivmoddi4+0x122>
 8000af0:	4290      	cmp	r0, r2
 8000af2:	f200 80cb 	bhi.w	8000c8c <__udivmoddi4+0x2b8>
 8000af6:	4645      	mov	r5, r8
 8000af8:	1a12      	subs	r2, r2, r0
 8000afa:	b2a4      	uxth	r4, r4
 8000afc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b00:	fb07 2210 	mls	r2, r7, r0, r2
 8000b04:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b08:	fb0e fe00 	mul.w	lr, lr, r0
 8000b0c:	45a6      	cmp	lr, r4
 8000b0e:	d908      	bls.n	8000b22 <__udivmoddi4+0x14e>
 8000b10:	eb1c 0404 	adds.w	r4, ip, r4
 8000b14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b18:	d202      	bcs.n	8000b20 <__udivmoddi4+0x14c>
 8000b1a:	45a6      	cmp	lr, r4
 8000b1c:	f200 80bb 	bhi.w	8000c96 <__udivmoddi4+0x2c2>
 8000b20:	4610      	mov	r0, r2
 8000b22:	eba4 040e 	sub.w	r4, r4, lr
 8000b26:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b2a:	e79f      	b.n	8000a6c <__udivmoddi4+0x98>
 8000b2c:	f1c1 0720 	rsb	r7, r1, #32
 8000b30:	408b      	lsls	r3, r1
 8000b32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b3a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b3e:	fa20 f307 	lsr.w	r3, r0, r7
 8000b42:	40fd      	lsrs	r5, r7
 8000b44:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b48:	4323      	orrs	r3, r4
 8000b4a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000b4e:	fa1f fe8c 	uxth.w	lr, ip
 8000b52:	fb09 5518 	mls	r5, r9, r8, r5
 8000b56:	0c1c      	lsrs	r4, r3, #16
 8000b58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b5c:	fb08 f50e 	mul.w	r5, r8, lr
 8000b60:	42a5      	cmp	r5, r4
 8000b62:	fa02 f201 	lsl.w	r2, r2, r1
 8000b66:	fa00 f001 	lsl.w	r0, r0, r1
 8000b6a:	d90b      	bls.n	8000b84 <__udivmoddi4+0x1b0>
 8000b6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000b70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000b74:	f080 8088 	bcs.w	8000c88 <__udivmoddi4+0x2b4>
 8000b78:	42a5      	cmp	r5, r4
 8000b7a:	f240 8085 	bls.w	8000c88 <__udivmoddi4+0x2b4>
 8000b7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b82:	4464      	add	r4, ip
 8000b84:	1b64      	subs	r4, r4, r5
 8000b86:	b29d      	uxth	r5, r3
 8000b88:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b8c:	fb09 4413 	mls	r4, r9, r3, r4
 8000b90:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000b94:	fb03 fe0e 	mul.w	lr, r3, lr
 8000b98:	45a6      	cmp	lr, r4
 8000b9a:	d908      	bls.n	8000bae <__udivmoddi4+0x1da>
 8000b9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ba0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ba4:	d26c      	bcs.n	8000c80 <__udivmoddi4+0x2ac>
 8000ba6:	45a6      	cmp	lr, r4
 8000ba8:	d96a      	bls.n	8000c80 <__udivmoddi4+0x2ac>
 8000baa:	3b02      	subs	r3, #2
 8000bac:	4464      	add	r4, ip
 8000bae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb2:	fba3 9502 	umull	r9, r5, r3, r2
 8000bb6:	eba4 040e 	sub.w	r4, r4, lr
 8000bba:	42ac      	cmp	r4, r5
 8000bbc:	46c8      	mov	r8, r9
 8000bbe:	46ae      	mov	lr, r5
 8000bc0:	d356      	bcc.n	8000c70 <__udivmoddi4+0x29c>
 8000bc2:	d053      	beq.n	8000c6c <__udivmoddi4+0x298>
 8000bc4:	b156      	cbz	r6, 8000bdc <__udivmoddi4+0x208>
 8000bc6:	ebb0 0208 	subs.w	r2, r0, r8
 8000bca:	eb64 040e 	sbc.w	r4, r4, lr
 8000bce:	fa04 f707 	lsl.w	r7, r4, r7
 8000bd2:	40ca      	lsrs	r2, r1
 8000bd4:	40cc      	lsrs	r4, r1
 8000bd6:	4317      	orrs	r7, r2
 8000bd8:	e9c6 7400 	strd	r7, r4, [r6]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	2100      	movs	r1, #0
 8000be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be4:	f1c3 0120 	rsb	r1, r3, #32
 8000be8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bec:	fa20 f201 	lsr.w	r2, r0, r1
 8000bf0:	fa25 f101 	lsr.w	r1, r5, r1
 8000bf4:	409d      	lsls	r5, r3
 8000bf6:	432a      	orrs	r2, r5
 8000bf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfc:	fa1f fe8c 	uxth.w	lr, ip
 8000c00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c04:	fb07 1510 	mls	r5, r7, r0, r1
 8000c08:	0c11      	lsrs	r1, r2, #16
 8000c0a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c0e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c12:	428d      	cmp	r5, r1
 8000c14:	fa04 f403 	lsl.w	r4, r4, r3
 8000c18:	d908      	bls.n	8000c2c <__udivmoddi4+0x258>
 8000c1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c22:	d22f      	bcs.n	8000c84 <__udivmoddi4+0x2b0>
 8000c24:	428d      	cmp	r5, r1
 8000c26:	d92d      	bls.n	8000c84 <__udivmoddi4+0x2b0>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	4461      	add	r1, ip
 8000c2c:	1b49      	subs	r1, r1, r5
 8000c2e:	b292      	uxth	r2, r2
 8000c30:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c34:	fb07 1115 	mls	r1, r7, r5, r1
 8000c38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c3c:	fb05 f10e 	mul.w	r1, r5, lr
 8000c40:	4291      	cmp	r1, r2
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x282>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c4c:	d216      	bcs.n	8000c7c <__udivmoddi4+0x2a8>
 8000c4e:	4291      	cmp	r1, r2
 8000c50:	d914      	bls.n	8000c7c <__udivmoddi4+0x2a8>
 8000c52:	3d02      	subs	r5, #2
 8000c54:	4462      	add	r2, ip
 8000c56:	1a52      	subs	r2, r2, r1
 8000c58:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000c5c:	e738      	b.n	8000ad0 <__udivmoddi4+0xfc>
 8000c5e:	4631      	mov	r1, r6
 8000c60:	4630      	mov	r0, r6
 8000c62:	e708      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000c64:	4639      	mov	r1, r7
 8000c66:	e6e6      	b.n	8000a36 <__udivmoddi4+0x62>
 8000c68:	4610      	mov	r0, r2
 8000c6a:	e6fb      	b.n	8000a64 <__udivmoddi4+0x90>
 8000c6c:	4548      	cmp	r0, r9
 8000c6e:	d2a9      	bcs.n	8000bc4 <__udivmoddi4+0x1f0>
 8000c70:	ebb9 0802 	subs.w	r8, r9, r2
 8000c74:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	e7a3      	b.n	8000bc4 <__udivmoddi4+0x1f0>
 8000c7c:	4645      	mov	r5, r8
 8000c7e:	e7ea      	b.n	8000c56 <__udivmoddi4+0x282>
 8000c80:	462b      	mov	r3, r5
 8000c82:	e794      	b.n	8000bae <__udivmoddi4+0x1da>
 8000c84:	4640      	mov	r0, r8
 8000c86:	e7d1      	b.n	8000c2c <__udivmoddi4+0x258>
 8000c88:	46d0      	mov	r8, sl
 8000c8a:	e77b      	b.n	8000b84 <__udivmoddi4+0x1b0>
 8000c8c:	3d02      	subs	r5, #2
 8000c8e:	4462      	add	r2, ip
 8000c90:	e732      	b.n	8000af8 <__udivmoddi4+0x124>
 8000c92:	4608      	mov	r0, r1
 8000c94:	e70a      	b.n	8000aac <__udivmoddi4+0xd8>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	e742      	b.n	8000b22 <__udivmoddi4+0x14e>

08000c9c <__aeabi_idiv0>:
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <HAL_UART_ErrorCallback>:
volatile crsf_sensor_battery_t bat = {1,2,4,34};

int last_parsed_packet_location = 0;

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a19      	ldr	r2, [pc, #100]	; (8000d14 <HAL_UART_ErrorCallback+0x74>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d12c      	bne.n	8000d0c <HAL_UART_ErrorCallback+0x6c>
	{
		if((USART6->SR && (1<<3)))
 8000cb2:	4b18      	ldr	r3, [pc, #96]	; (8000d14 <HAL_UART_ErrorCallback+0x74>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d028      	beq.n	8000d0c <HAL_UART_ErrorCallback+0x6c>
		{	// over run error
			HAL_UART_DMAStop(&huart6);
 8000cba:	4817      	ldr	r0, [pc, #92]	; (8000d18 <HAL_UART_ErrorCallback+0x78>)
 8000cbc:	f005 f838 	bl	8005d30 <HAL_UART_DMAStop>
			uint8_t temp = USART6->DR;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_UART_ErrorCallback+0x74>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	73fb      	strb	r3, [r7, #15]
			UNUSED(temp);
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8000cc6:	2110      	movs	r1, #16
 8000cc8:	4814      	ldr	r0, [pc, #80]	; (8000d1c <HAL_UART_ErrorCallback+0x7c>)
 8000cca:	f003 fc04 	bl	80044d6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000cce:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cd2:	4813      	ldr	r0, [pc, #76]	; (8000d20 <HAL_UART_ErrorCallback+0x80>)
 8000cd4:	f003 fbff 	bl	80044d6 <HAL_GPIO_TogglePin>
			HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, sizeof(rx_buffer));
 8000cd8:	2280      	movs	r2, #128	; 0x80
 8000cda:	4912      	ldr	r1, [pc, #72]	; (8000d24 <HAL_UART_ErrorCallback+0x84>)
 8000cdc:	480e      	ldr	r0, [pc, #56]	; (8000d18 <HAL_UART_ErrorCallback+0x78>)
 8000cde:	f005 f8a6 	bl	8005e2e <HAL_UARTEx_ReceiveToIdle_DMA>
			__HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	; (8000d18 <HAL_UART_ErrorCallback+0x78>)
 8000ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <HAL_UART_ErrorCallback+0x78>)
 8000cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f022 0208 	bic.w	r2, r2, #8
 8000cf4:	601a      	str	r2, [r3, #0]
			channel_data.channel5 = CRSF_CHANNEL_VALUE_MIN; // disarm
 8000cf6:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <HAL_UART_ErrorCallback+0x88>)
 8000cf8:	6853      	ldr	r3, [r2, #4]
 8000cfa:	21ac      	movs	r1, #172	; 0xac
 8000cfc:	f361 3316 	bfi	r3, r1, #12, #11
 8000d00:	6053      	str	r3, [r2, #4]
			// log in future how many times have to reset
			last_packet_received_time = HAL_GetTick();
 8000d02:	f001 ffc3 	bl	8002c8c <HAL_GetTick>
 8000d06:	4603      	mov	r3, r0
 8000d08:	4a08      	ldr	r2, [pc, #32]	; (8000d2c <HAL_UART_ErrorCallback+0x8c>)
 8000d0a:	6013      	str	r3, [r2, #0]
		}
	}
}
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40011400 	.word	0x40011400
 8000d18:	2000055c 	.word	0x2000055c
 8000d1c:	40020400 	.word	0x40020400
 8000d20:	40020000 	.word	0x40020000
 8000d24:	20000034 	.word	0x20000034
 8000d28:	200000f4 	.word	0x200000f4
 8000d2c:	2000020c 	.word	0x2000020c

08000d30 <crsf_init>:


void crsf_init()
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
//	(&huart6)->hdmarx->XferCpltCallback = check_and_decode_crsf;
//	HAL_UART_Receive_DMA(&huart6, rx_buffer, sizeof(rx_buffer));
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, sizeof(rx_buffer));
 8000d36:	2280      	movs	r2, #128	; 0x80
 8000d38:	491d      	ldr	r1, [pc, #116]	; (8000db0 <crsf_init+0x80>)
 8000d3a:	481e      	ldr	r0, [pc, #120]	; (8000db4 <crsf_init+0x84>)
 8000d3c:	f005 f877 	bl	8005e2e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <crsf_init+0x84>)
 8000d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4b1a      	ldr	r3, [pc, #104]	; (8000db4 <crsf_init+0x84>)
 8000d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f022 0208 	bic.w	r2, r2, #8
 8000d52:	601a      	str	r2, [r3, #0]


	// gen poly lookup table
	for(int i= 0 ; i < 256 ; i++)
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	e021      	b.n	8000d9e <crsf_init+0x6e>
	{
		uint8_t crc = i;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	72fb      	strb	r3, [r7, #11]
		for(int shift = 0 ; shift < 8 ;shift++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	e011      	b.n	8000d88 <crsf_init+0x58>
		{
			crc = (crc << 1) ^ ((crc&0x80) ? gen_poly : 0);
 8000d64:	7afb      	ldrb	r3, [r7, #11]
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	b25a      	sxtb	r2, r3
 8000d6a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	da03      	bge.n	8000d7a <crsf_init+0x4a>
 8000d72:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <crsf_init+0x88>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	b25b      	sxtb	r3, r3
 8000d78:	e000      	b.n	8000d7c <crsf_init+0x4c>
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	4053      	eors	r3, r2
 8000d7e:	b25b      	sxtb	r3, r3
 8000d80:	72fb      	strb	r3, [r7, #11]
		for(int shift = 0 ; shift < 8 ;shift++)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3301      	adds	r3, #1
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b07      	cmp	r3, #7
 8000d8c:	ddea      	ble.n	8000d64 <crsf_init+0x34>
		}
		_lut[i] = crc & 0xff;
 8000d8e:	4a0b      	ldr	r2, [pc, #44]	; (8000dbc <crsf_init+0x8c>)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	4413      	add	r3, r2
 8000d94:	7afa      	ldrb	r2, [r7, #11]
 8000d96:	701a      	strb	r2, [r3, #0]
	for(int i= 0 ; i < 256 ; i++)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	2bff      	cmp	r3, #255	; 0xff
 8000da2:	ddda      	ble.n	8000d5a <crsf_init+0x2a>
	}


}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop
 8000da8:	3710      	adds	r7, #16
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000034 	.word	0x20000034
 8000db4:	2000055c 	.word	0x2000055c
 8000db8:	20000000 	.word	0x20000000
 8000dbc:	2000010c 	.word	0x2000010c

08000dc0 <HAL_UARTEx_RxEventCallback>:

int time_to_execute = 0;

//void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000dc0:	b5b0      	push	{r4, r5, r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	807b      	strh	r3, [r7, #2]

	if(huart->Instance == USART6){
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a54      	ldr	r2, [pc, #336]	; (8000f24 <HAL_UARTEx_RxEventCallback+0x164>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f040 80a1 	bne.w	8000f1a <HAL_UARTEx_RxEventCallback+0x15a>
//	HAL_UART_DMAStop(&huart6); // y do i need to do this
	uint8_t length = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	74fb      	strb	r3, [r7, #19]

	// check if its a valid packet
	for(int i = last_parsed_packet_location ; i < sizeof(rx_buffer) && i < Size ; i++)
 8000ddc:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <HAL_UARTEx_RxEventCallback+0x168>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	e04a      	b.n	8000e7a <HAL_UARTEx_RxEventCallback+0xba>
	{
		if (rx_buffer[i] == CRSF_ADDRESS_FLIGHT_CONTROLLER)
 8000de4:	4a51      	ldr	r2, [pc, #324]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	4413      	add	r3, r2
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2bc8      	cmp	r3, #200	; 0xc8
 8000dee:	d141      	bne.n	8000e74 <HAL_UARTEx_RxEventCallback+0xb4>
		{
			length = rx_buffer[i+1];
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	3301      	adds	r3, #1
 8000df4:	4a4d      	ldr	r2, [pc, #308]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000df6:	5cd3      	ldrb	r3, [r2, r3]
 8000df8:	74fb      	strb	r3, [r7, #19]
			// check length
			//then get all packets and check CRC if pass then packet valid
			if((length+i+2 > sizeof(rx_buffer)-1) || (i+1 > sizeof(rx_buffer)-1))
 8000dfa:	7cfa      	ldrb	r2, [r7, #19]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	4413      	add	r3, r2
 8000e00:	3302      	adds	r3, #2
 8000e02:	2b7f      	cmp	r3, #127	; 0x7f
 8000e04:	d835      	bhi.n	8000e72 <HAL_UARTEx_RxEventCallback+0xb2>
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	2b7f      	cmp	r3, #127	; 0x7f
 8000e0c:	d831      	bhi.n	8000e72 <HAL_UARTEx_RxEventCallback+0xb2>
				// handel cases with non full packets
				// can occur when the whole packet crc fails
				continue;
			}
			// if any packet received then reset counter
			last_packet_received_time = HAL_GetTick(); // non hal way of doing it
 8000e0e:	f001 ff3d 	bl	8002c8c <HAL_GetTick>
 8000e12:	4603      	mov	r3, r0
 8000e14:	4a46      	ldr	r2, [pc, #280]	; (8000f30 <HAL_UARTEx_RxEventCallback+0x170>)
 8000e16:	6013      	str	r3, [r2, #0]
			if(calculateCRC(rx_buffer , i+2,length) == 0) // start crc calculation from type byte
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	3302      	adds	r3, #2
 8000e1c:	7cfa      	ldrb	r2, [r7, #19]
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4842      	ldr	r0, [pc, #264]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000e22:	f000 f895 	bl	8000f50 <calculateCRC>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d123      	bne.n	8000e74 <HAL_UARTEx_RxEventCallback+0xb4>
			{
				// valid packet

//				last_packet_received_time = __HAL_TIM_GET_COUNTER(&htim4);
				new_packet_recieved = true;
 8000e2c:	4b41      	ldr	r3, [pc, #260]	; (8000f34 <HAL_UARTEx_RxEventCallback+0x174>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
				if(rx_buffer[i+2] == CRSF_FRAMETYPE_RC_CHANNELS_PACKED && length-2 == CRSF_FRAME_RC_CHANNELS_PAYLOAD_SIZE)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	3302      	adds	r3, #2
 8000e36:	4a3d      	ldr	r2, [pc, #244]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000e38:	5cd3      	ldrb	r3, [r2, r3]
 8000e3a:	2b16      	cmp	r3, #22
 8000e3c:	d112      	bne.n	8000e64 <HAL_UARTEx_RxEventCallback+0xa4>
 8000e3e:	7cfb      	ldrb	r3, [r7, #19]
 8000e40:	2b18      	cmp	r3, #24
 8000e42:	d10f      	bne.n	8000e64 <HAL_UARTEx_RxEventCallback+0xa4>
				{
					memcpy(&channel_data, &(rx_buffer[i+3]),sizeof(channel_data));
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	3303      	adds	r3, #3
 8000e48:	4a38      	ldr	r2, [pc, #224]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a3a      	ldr	r2, [pc, #232]	; (8000f38 <HAL_UARTEx_RxEventCallback+0x178>)
 8000e4e:	4614      	mov	r4, r2
 8000e50:	461d      	mov	r5, r3
 8000e52:	6828      	ldr	r0, [r5, #0]
 8000e54:	6869      	ldr	r1, [r5, #4]
 8000e56:	68aa      	ldr	r2, [r5, #8]
 8000e58:	68eb      	ldr	r3, [r5, #12]
 8000e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e5c:	6928      	ldr	r0, [r5, #16]
 8000e5e:	6020      	str	r0, [r4, #0]
 8000e60:	8aab      	ldrh	r3, [r5, #20]
 8000e62:	80a3      	strh	r3, [r4, #4]
				}
				i = i + 2 + length - 1; // -1 because for loop will increment this
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	1c9a      	adds	r2, r3, #2
 8000e68:	7cfb      	ldrb	r3, [r7, #19]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	e000      	b.n	8000e74 <HAL_UARTEx_RxEventCallback+0xb4>
				continue;
 8000e72:	bf00      	nop
	for(int i = last_parsed_packet_location ; i < sizeof(rx_buffer) && i < Size ; i++)
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3301      	adds	r3, #1
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e7e:	d803      	bhi.n	8000e88 <HAL_UARTEx_RxEventCallback+0xc8>
 8000e80:	887b      	ldrh	r3, [r7, #2]
 8000e82:	697a      	ldr	r2, [r7, #20]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	dbad      	blt.n	8000de4 <HAL_UARTEx_RxEventCallback+0x24>
			}
		}
	}

	last_parsed_packet_location = 0;
 8000e88:	4b27      	ldr	r3, [pc, #156]	; (8000f28 <HAL_UARTEx_RxEventCallback+0x168>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
	// chcek RXNE before starting dma
	if(send_telemetry)
 8000e8e:	4b2b      	ldr	r3, [pc, #172]	; (8000f3c <HAL_UARTEx_RxEventCallback+0x17c>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d032      	beq.n	8000efc <HAL_UARTEx_RxEventCallback+0x13c>
	{     crsf_sensor_battery_t temp_bat = {0};
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
		  memcpy((void*)&temp_bat , (void*)&bat, sizeof(bat));
 8000ea0:	4a27      	ldr	r2, [pc, #156]	; (8000f40 <HAL_UARTEx_RxEventCallback+0x180>)
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eaa:	e883 0003 	stmia.w	r3, {r0, r1}
		  convert_to_big_endian((uint8_t*)&temp_bat, 2); // battery voltage
 8000eae:	f107 0308 	add.w	r3, r7, #8
 8000eb2:	2102      	movs	r1, #2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f000 f8af 	bl	8001018 <convert_to_big_endian>
		  convert_to_big_endian(&(((uint8_t*)&temp_bat)[2]), 2); // battery current
 8000eba:	f107 0308 	add.w	r3, r7, #8
 8000ebe:	3302      	adds	r3, #2
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 f8a8 	bl	8001018 <convert_to_big_endian>
		  convert_to_big_endian(&(((uint8_t*)&temp_bat)[4]), 3); // mah
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	3304      	adds	r3, #4
 8000ece:	2103      	movs	r1, #3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 f8a1 	bl	8001018 <convert_to_big_endian>
		send_telem(CRSF_FRAMETYPE_BATTERY_SENSOR, (uint8_t*)&temp_bat, sizeof(temp_bat)/sizeof(uint8_t));
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	2208      	movs	r2, #8
 8000edc:	4619      	mov	r1, r3
 8000ede:	2008      	movs	r0, #8
 8000ee0:	f000 f85c 	bl	8000f9c <send_telem>
		sent_telemetry = true;
 8000ee4:	4b17      	ldr	r3, [pc, #92]	; (8000f44 <HAL_UARTEx_RxEventCallback+0x184>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
		send_telemetry = false;
 8000eea:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <HAL_UARTEx_RxEventCallback+0x17c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
		telem_last_sent = HAL_GetTick();
 8000ef0:	f001 fecc 	bl	8002c8c <HAL_GetTick>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <HAL_UARTEx_RxEventCallback+0x188>)
 8000efa:	801a      	strh	r2, [r3, #0]
	}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, sizeof(rx_buffer));
 8000efc:	2280      	movs	r2, #128	; 0x80
 8000efe:	490b      	ldr	r1, [pc, #44]	; (8000f2c <HAL_UARTEx_RxEventCallback+0x16c>)
 8000f00:	4812      	ldr	r0, [pc, #72]	; (8000f4c <HAL_UARTEx_RxEventCallback+0x18c>)
 8000f02:	f004 ff94 	bl	8005e2e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <HAL_UARTEx_RxEventCallback+0x18c>)
 8000f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <HAL_UARTEx_RxEventCallback+0x18c>)
 8000f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f022 0208 	bic.w	r2, r2, #8
 8000f18:	601a      	str	r2, [r3, #0]

}
}
 8000f1a:	bf00      	nop
 8000f1c:	3718      	adds	r7, #24
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bdb0      	pop	{r4, r5, r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40011400 	.word	0x40011400
 8000f28:	20000214 	.word	0x20000214
 8000f2c:	20000034 	.word	0x20000034
 8000f30:	2000020c 	.word	0x2000020c
 8000f34:	20000210 	.word	0x20000210
 8000f38:	200000f4 	.word	0x200000f4
 8000f3c:	20000211 	.word	0x20000211
 8000f40:	20000004 	.word	0x20000004
 8000f44:	20000001 	.word	0x20000001
 8000f48:	20000212 	.word	0x20000212
 8000f4c:	2000055c 	.word	0x2000055c

08000f50 <calculateCRC>:
//    time_to_execute = (TIM4->CNT) - time_to_execute;
//    return dividend;
//}

uint8_t calculateCRC(uint8_t* buffer , int start_index , int bytes)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b087      	sub	sp, #28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
	uint8_t crc = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	75fb      	strb	r3, [r7, #23]
	uint8_t* data = &(buffer[start_index]);
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	4413      	add	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
	while(bytes--)
 8000f68:	e00a      	b.n	8000f80 <calculateCRC+0x30>
	{
		crc = _lut[crc ^ *(data++)];
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1c5a      	adds	r2, r3, #1
 8000f6e:	613a      	str	r2, [r7, #16]
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	4053      	eors	r3, r2
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <calculateCRC+0x48>)
 8000f7c:	5c9b      	ldrb	r3, [r3, r2]
 8000f7e:	75fb      	strb	r3, [r7, #23]
	while(bytes--)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	1e5a      	subs	r2, r3, #1
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1ef      	bne.n	8000f6a <calculateCRC+0x1a>
	}
    return crc;
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	371c      	adds	r7, #28
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	2000010c 	.word	0x2000010c

08000f9c <send_telem>:

void send_telem(uint8_t type , uint8_t* payload , uint8_t payload_length)
{
 8000f9c:	b590      	push	{r4, r7, lr}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
	tx_buffer[0] = CRSF_ADDRESS_CRSF_RECEIVER;
 8000fac:	4b17      	ldr	r3, [pc, #92]	; (800100c <send_telem+0x70>)
 8000fae:	22ec      	movs	r2, #236	; 0xec
 8000fb0:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = payload_length+2;
 8000fb2:	79bb      	ldrb	r3, [r7, #6]
 8000fb4:	3302      	adds	r3, #2
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <send_telem+0x70>)
 8000fba:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = type;
 8000fbc:	4a13      	ldr	r2, [pc, #76]	; (800100c <send_telem+0x70>)
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	7093      	strb	r3, [r2, #2]
	memcpy(&(tx_buffer[3]),payload,payload_length);
 8000fc2:	79bb      	ldrb	r3, [r7, #6]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	6839      	ldr	r1, [r7, #0]
 8000fc8:	4811      	ldr	r0, [pc, #68]	; (8001010 <send_telem+0x74>)
 8000fca:	f006 f89f 	bl	800710c <memcpy>
	tx_buffer[3+payload_length] = 0; // CRC set as 0 for calculation
 8000fce:	79bb      	ldrb	r3, [r7, #6]
 8000fd0:	3303      	adds	r3, #3
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	; (800100c <send_telem+0x70>)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	54d1      	strb	r1, [r2, r3]
	tx_buffer[3+payload_length] = calculateCRC(tx_buffer ,2, payload_length+1);
 8000fd8:	79bb      	ldrb	r3, [r7, #6]
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	79bb      	ldrb	r3, [r7, #6]
 8000fde:	1cdc      	adds	r4, r3, #3
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	480a      	ldr	r0, [pc, #40]	; (800100c <send_telem+0x70>)
 8000fe4:	f7ff ffb4 	bl	8000f50 <calculateCRC>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	461a      	mov	r2, r3
 8000fec:	4b07      	ldr	r3, [pc, #28]	; (800100c <send_telem+0x70>)
 8000fee:	551a      	strb	r2, [r3, r4]

	HAL_UART_Transmit_DMA(&huart6 ,tx_buffer, payload_length+4);
 8000ff0:	79bb      	ldrb	r3, [r7, #6]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4904      	ldr	r1, [pc, #16]	; (800100c <send_telem+0x70>)
 8000ffc:	4805      	ldr	r0, [pc, #20]	; (8001014 <send_telem+0x78>)
 8000ffe:	f004 fe19 	bl	8005c34 <HAL_UART_Transmit_DMA>
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}
 800100a:	bf00      	nop
 800100c:	200000b4 	.word	0x200000b4
 8001010:	200000b7 	.word	0x200000b7
 8001014:	2000055c 	.word	0x2000055c

08001018 <convert_to_big_endian>:

void convert_to_big_endian(uint8_t * dst , uint8_t bytes)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
	uint8_t temp =0;
 8001024:	2300      	movs	r3, #0
 8001026:	72fb      	strb	r3, [r7, #11]
	for(int i = 0; i < bytes/2;i++)
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	e01c      	b.n	8001068 <convert_to_big_endian+0x50>
	{
		//swap
		temp = dst[i];
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	4413      	add	r3, r2
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	72fb      	strb	r3, [r7, #11]
		dst[i] = dst[(bytes-1)-i];
 8001038:	78fb      	ldrb	r3, [r7, #3]
 800103a:	1e5a      	subs	r2, r3, #1
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	461a      	mov	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	441a      	add	r2, r3
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	440b      	add	r3, r1
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	701a      	strb	r2, [r3, #0]
		dst[(bytes-1)-i] = temp;
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	1e5a      	subs	r2, r3, #1
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	461a      	mov	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4413      	add	r3, r2
 800105e:	7afa      	ldrb	r2, [r7, #11]
 8001060:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < bytes/2;i++)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	3301      	adds	r3, #1
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	085b      	lsrs	r3, r3, #1
 800106c:	b2db      	uxtb	r3, r3
 800106e:	461a      	mov	r2, r3
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	4293      	cmp	r3, r2
 8001074:	dbdb      	blt.n	800102e <convert_to_big_endian+0x16>
	}

}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800108a:	463b      	mov	r3, r7
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001096:	4b28      	ldr	r3, [pc, #160]	; (8001138 <MX_ADC1_Init+0xb4>)
 8001098:	4a28      	ldr	r2, [pc, #160]	; (800113c <MX_ADC1_Init+0xb8>)
 800109a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800109c:	4b26      	ldr	r3, [pc, #152]	; (8001138 <MX_ADC1_Init+0xb4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80010a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80010aa:	4b23      	ldr	r3, [pc, #140]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010b0:	4b21      	ldr	r3, [pc, #132]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b6:	4b20      	ldr	r3, [pc, #128]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010be:	4b1e      	ldr	r3, [pc, #120]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010c6:	4a1e      	ldr	r2, [pc, #120]	; (8001140 <MX_ADC1_Init+0xbc>)
 80010c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ca:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80010d0:	4b19      	ldr	r3, [pc, #100]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010d2:	2202      	movs	r2, #2
 80010d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010d6:	4b18      	ldr	r3, [pc, #96]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e4:	4814      	ldr	r0, [pc, #80]	; (8001138 <MX_ADC1_Init+0xb4>)
 80010e6:	f001 fe01 	bl	8002cec <HAL_ADC_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010f0:	f001 f82c 	bl	800214c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010f4:	230b      	movs	r3, #11
 80010f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010f8:	2301      	movs	r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80010fc:	2304      	movs	r3, #4
 80010fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001100:	463b      	mov	r3, r7
 8001102:	4619      	mov	r1, r3
 8001104:	480c      	ldr	r0, [pc, #48]	; (8001138 <MX_ADC1_Init+0xb4>)
 8001106:	f002 f873 	bl	80031f0 <HAL_ADC_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001110:	f001 f81c 	bl	800214c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001114:	230d      	movs	r3, #13
 8001116:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001118:	2302      	movs	r3, #2
 800111a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111c:	463b      	mov	r3, r7
 800111e:	4619      	mov	r1, r3
 8001120:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_ADC1_Init+0xb4>)
 8001122:	f002 f865 	bl	80031f0 <HAL_ADC_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800112c:	f001 f80e 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000218 	.word	0x20000218
 800113c:	40012000 	.word	0x40012000
 8001140:	0f000001 	.word	0x0f000001

08001144 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	; 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a37      	ldr	r2, [pc, #220]	; (8001240 <HAL_ADC_MspInit+0xfc>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d167      	bne.n	8001236 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	4b36      	ldr	r3, [pc, #216]	; (8001244 <HAL_ADC_MspInit+0x100>)
 800116c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800116e:	4a35      	ldr	r2, [pc, #212]	; (8001244 <HAL_ADC_MspInit+0x100>)
 8001170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001174:	6453      	str	r3, [r2, #68]	; 0x44
 8001176:	4b33      	ldr	r3, [pc, #204]	; (8001244 <HAL_ADC_MspInit+0x100>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b2f      	ldr	r3, [pc, #188]	; (8001244 <HAL_ADC_MspInit+0x100>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a2e      	ldr	r2, [pc, #184]	; (8001244 <HAL_ADC_MspInit+0x100>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b2c      	ldr	r3, [pc, #176]	; (8001244 <HAL_ADC_MspInit+0x100>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 800119e:	230a      	movs	r3, #10
 80011a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a2:	2303      	movs	r3, #3
 80011a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	4825      	ldr	r0, [pc, #148]	; (8001248 <HAL_ADC_MspInit+0x104>)
 80011b2:	f002 ffdb 	bl	800416c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011b6:	4b25      	ldr	r3, [pc, #148]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011b8:	4a25      	ldr	r2, [pc, #148]	; (8001250 <HAL_ADC_MspInit+0x10c>)
 80011ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011bc:	4b23      	ldr	r3, [pc, #140]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011be:	2200      	movs	r2, #0
 80011c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011c2:	4b22      	ldr	r3, [pc, #136]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c8:	4b20      	ldr	r3, [pc, #128]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011ce:	4b1f      	ldr	r3, [pc, #124]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011d6:	4b1d      	ldr	r3, [pc, #116]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011de:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80011e6:	4b19      	ldr	r3, [pc, #100]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011ec:	4b17      	ldr	r3, [pc, #92]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80011f2:	4b16      	ldr	r3, [pc, #88]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011f4:	2204      	movs	r2, #4
 80011f6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <HAL_ADC_MspInit+0x108>)
 80011fa:	2203      	movs	r2, #3
 80011fc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 80011fe:	4b13      	ldr	r3, [pc, #76]	; (800124c <HAL_ADC_MspInit+0x108>)
 8001200:	2200      	movs	r2, #0
 8001202:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <HAL_ADC_MspInit+0x108>)
 8001206:	2200      	movs	r2, #0
 8001208:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800120a:	4810      	ldr	r0, [pc, #64]	; (800124c <HAL_ADC_MspInit+0x108>)
 800120c:	f002 fbac 	bl	8003968 <HAL_DMA_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <HAL_ADC_MspInit+0xd6>
    {
      Error_Handler();
 8001216:	f000 ff99 	bl	800214c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a0b      	ldr	r2, [pc, #44]	; (800124c <HAL_ADC_MspInit+0x108>)
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
 8001220:	4a0a      	ldr	r2, [pc, #40]	; (800124c <HAL_ADC_MspInit+0x108>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001226:	2200      	movs	r2, #0
 8001228:	2100      	movs	r1, #0
 800122a:	2012      	movs	r0, #18
 800122c:	f002 fb65 	bl	80038fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001230:	2012      	movs	r0, #18
 8001232:	f002 fb7e 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001236:	bf00      	nop
 8001238:	3728      	adds	r7, #40	; 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40012000 	.word	0x40012000
 8001244:	40023800 	.word	0x40023800
 8001248:	40020800 	.word	0x40020800
 800124c:	20000260 	.word	0x20000260
 8001250:	40026410 	.word	0x40026410

08001254 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b23      	ldr	r3, [pc, #140]	; (80012ec <MX_DMA_Init+0x98>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a22      	ldr	r2, [pc, #136]	; (80012ec <MX_DMA_Init+0x98>)
 8001264:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <MX_DMA_Init+0x98>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <MX_DMA_Init+0x98>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a1b      	ldr	r2, [pc, #108]	; (80012ec <MX_DMA_Init+0x98>)
 8001280:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <MX_DMA_Init+0x98>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	200d      	movs	r0, #13
 8001298:	f002 fb2f 	bl	80038fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800129c:	200d      	movs	r0, #13
 800129e:	f002 fb48 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2011      	movs	r0, #17
 80012a8:	f002 fb27 	bl	80038fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012ac:	2011      	movs	r0, #17
 80012ae:	f002 fb40 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2100      	movs	r1, #0
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f002 fb1f 	bl	80038fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f002 fb38 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 2, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2102      	movs	r1, #2
 80012c6:	2039      	movs	r0, #57	; 0x39
 80012c8:	f002 fb17 	bl	80038fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012cc:	2039      	movs	r0, #57	; 0x39
 80012ce:	f002 fb30 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2100      	movs	r1, #0
 80012d6:	2045      	movs	r0, #69	; 0x45
 80012d8:	f002 fb0f 	bl	80038fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80012dc:	2045      	movs	r0, #69	; 0x45
 80012de:	f002 fb28 	bl	8003932 <HAL_NVIC_EnableIRQ>

}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40023800 	.word	0x40023800

080012f0 <dshot_init>:
static void dshot_dma_start();
static void dshot_enable_dma_request();

/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f84b 	bl	8001398 <dshot_set_timer>
	dshot_put_tc_callback_function();
 8001302:	f000 f8d5 	bl	80014b0 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 8001306:	f000 f8e9 	bl	80014dc <dshot_start_pwm>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <dshot_write>:

void dshot_write(uint16_t *motor_value , bool dshot_telemetry)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
	last_sent_motor_value[0] = motor_value[0];
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	881a      	ldrh	r2, [r3, #0]
 8001324:	4b0d      	ldr	r3, [pc, #52]	; (800135c <dshot_write+0x48>)
 8001326:	801a      	strh	r2, [r3, #0]
	last_sent_motor_value[1] = motor_value[1];
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	885a      	ldrh	r2, [r3, #2]
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <dshot_write+0x48>)
 800132e:	805a      	strh	r2, [r3, #2]
	last_sent_motor_value[2] = motor_value[2];
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	889a      	ldrh	r2, [r3, #4]
 8001334:	4b09      	ldr	r3, [pc, #36]	; (800135c <dshot_write+0x48>)
 8001336:	809a      	strh	r2, [r3, #4]
	last_sent_motor_value[3] = motor_value[3];
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	88da      	ldrh	r2, [r3, #6]
 800133c:	4b07      	ldr	r3, [pc, #28]	; (800135c <dshot_write+0x48>)
 800133e:	80da      	strh	r2, [r3, #6]
	dshot_prepare_dmabuffer_all(motor_value, dshot_telemetry);
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	4619      	mov	r1, r3
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f000 f943 	bl	80015d0 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 800134a:	f000 f95f 	bl	800160c <dshot_dma_start>
	dshot_enable_dma_request();
 800134e:	f000 f97d 	bl	800164c <dshot_enable_dma_request>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000354 	.word	0x20000354

08001360 <dshot_choose_type>:

/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d003      	beq.n	8001378 <dshot_choose_type+0x18>
 8001370:	2b02      	cmp	r3, #2
 8001372:	d103      	bne.n	800137c <dshot_choose_type+0x1c>
	{
	case (DSHOT600):
		return DSHOT600_HZ;
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <dshot_choose_type+0x2c>)
 8001376:	e002      	b.n	800137e <dshot_choose_type+0x1e>

	case (DSHOT300):
		return DSHOT300_HZ;
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <dshot_choose_type+0x30>)
 800137a:	e000      	b.n	800137e <dshot_choose_type+0x1e>

	default:
	case (DSHOT150):
		return DSHOT150_HZ;
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <dshot_choose_type+0x34>)
	}
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	00b71b00 	.word	0x00b71b00
 8001390:	005b8d80 	.word	0x005b8d80
 8001394:	002dc6c0 	.word	0x002dc6c0

08001398 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	ed2d 8b02 	vpush	{d8}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 80013a6:	4b1c      	ldr	r3, [pc, #112]	; (8001418 <dshot_set_timer+0x80>)
 80013a8:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float)timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	ee07 3a90 	vmov	s15, r3
 80013b0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ffd2 	bl	8001360 <dshot_choose_type>
 80013bc:	ee07 0a90 	vmov	s15, r0
 80013c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013c4:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80013c8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800141c <dshot_set_timer+0x84>
 80013cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013d0:	eeb0 0a67 	vmov.f32	s0, s15
 80013d4:	f005 fea8 	bl	8007128 <lrintf>
 80013d8:	4603      	mov	r3, r0
 80013da:	b29b      	uxth	r3, r3
 80013dc:	3b01      	subs	r3, #1
 80013de:	817b      	strh	r3, [r7, #10]

	// motor1
#ifdef MOTOR_1_TIM
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 80013e0:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <dshot_set_timer+0x88>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	897a      	ldrh	r2, [r7, #10]
 80013e6:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <dshot_set_timer+0x88>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2214      	movs	r2, #20
 80013ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <dshot_set_timer+0x88>)
 80013f2:	2214      	movs	r2, #20
 80013f4:	60da      	str	r2, [r3, #12]
	 __HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
	 __HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
#endif
	// motor3
#ifdef MOTOR_3_TIM
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <dshot_set_timer+0x8c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	897a      	ldrh	r2, [r7, #10]
 80013fc:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <dshot_set_timer+0x8c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2214      	movs	r2, #20
 8001404:	62da      	str	r2, [r3, #44]	; 0x2c
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <dshot_set_timer+0x8c>)
 8001408:	2214      	movs	r2, #20
 800140a:	60da      	str	r2, [r3, #12]
	// // motor4
#ifdef MOTOR_4_TIM
	 __HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
	 __HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
#endif
}
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	ecbd 8b02 	vpop	{d8}
 8001416:	bd80      	pop	{r7, pc}
 8001418:	02dc6c00 	.word	0x02dc6c00
 800141c:	3c23d70a 	.word	0x3c23d70a
 8001420:	200003c4 	.word	0x200003c4
 8001424:	2000037c 	.word	0x2000037c

08001428 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001434:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	429a      	cmp	r2, r3
 800143e:	d108      	bne.n	8001452 <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800144e:	60da      	str	r2, [r3, #12]
	}
	else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8001450:	e028      	b.n	80014a4 <dshot_dma_tc_callback+0x7c>
	else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	429a      	cmp	r2, r3
 800145a:	d108      	bne.n	800146e <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	68da      	ldr	r2, [r3, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800146a:	60da      	str	r2, [r3, #12]
}
 800146c:	e01a      	b.n	80014a4 <dshot_dma_tc_callback+0x7c>
	else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	d108      	bne.n	800148a <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001486:	60da      	str	r2, [r3, #12]
}
 8001488:	e00c      	b.n	80014a4 <dshot_dma_tc_callback+0x7c>
	else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	d107      	bne.n	80014a4 <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80014a2:	60da      	str	r2, [r3, #12]
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
// TIM_DMA_ID_CCx depends on timer channel
#ifdef MOTOR_1_TIM
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <dshot_put_tc_callback_function+0x20>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b8:	4a06      	ldr	r2, [pc, #24]	; (80014d4 <dshot_put_tc_callback_function+0x24>)
 80014ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#ifdef MOTOR_2_TIM
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
#endif
#ifdef MOTOR_3_TIM
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <dshot_put_tc_callback_function+0x28>)
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <dshot_put_tc_callback_function+0x24>)
 80014c2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#ifdef MOTOR_4_TIM
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
#endif
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	200003c4 	.word	0x200003c4
 80014d4:	08001429 	.word	0x08001429
 80014d8:	2000037c 	.word	0x2000037c

080014dc <dshot_start_pwm>:

static void dshot_start_pwm()
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	// Start the timer channel now.
	// Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
#ifdef MOTOR_1_TIM
	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 80014e0:	210c      	movs	r1, #12
 80014e2:	4804      	ldr	r0, [pc, #16]	; (80014f4 <dshot_start_pwm+0x18>)
 80014e4:	f003 fd7a 	bl	8004fdc <HAL_TIM_PWM_Start>
#endif
#ifdef MOTOR_2_TIM
	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
#endif
#ifdef MOTOR_3_TIM
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 80014e8:	210c      	movs	r1, #12
 80014ea:	4803      	ldr	r0, [pc, #12]	; (80014f8 <dshot_start_pwm+0x1c>)
 80014ec:	f003 fd76 	bl	8004fdc <HAL_TIM_PWM_Start>
#endif
#ifdef MOTOR_4_TIM
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
#endif
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200003c4 	.word	0x200003c4
 80014f8:	2000037c 	.word	0x2000037c

080014fc <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value , bool dshot_telemetry)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b087      	sub	sp, #28
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	717b      	strb	r3, [r7, #5]
	uint16_t packet;


	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	b21a      	sxth	r2, r3
 8001512:	797b      	ldrb	r3, [r7, #5]
 8001514:	b21b      	sxth	r3, r3
 8001516:	4313      	orrs	r3, r2
 8001518:	b21b      	sxth	r3, r3
 800151a:	817b      	strh	r3, [r7, #10]

	// compute checksum
	unsigned csum = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8001520:	897b      	ldrh	r3, [r7, #10]
 8001522:	613b      	str	r3, [r7, #16]

	for (int i = 0; i < 3; i++)
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e009      	b.n	800153e <dshot_prepare_packet+0x42>
	{
		csum ^= csum_data; // xor data by nibbles
 800152a:	697a      	ldr	r2, [r7, #20]
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4053      	eors	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
		csum_data >>= 4;
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	3301      	adds	r3, #1
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2b02      	cmp	r3, #2
 8001542:	ddf2      	ble.n	800152a <dshot_prepare_packet+0x2e>
	}

	csum &= 0xf;
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 800154c:	897b      	ldrh	r3, [r7, #10]
 800154e:	011b      	lsls	r3, r3, #4
 8001550:	b29a      	uxth	r2, r3
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	b29b      	uxth	r3, r3
 8001556:	4313      	orrs	r3, r2
 8001558:	817b      	strh	r3, [r7, #10]

	return packet;
 800155a:	897b      	ldrh	r3, [r7, #10]
}
 800155c:	4618      	mov	r0, r3
 800155e:	371c      	adds	r7, #28
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t *motor_dmabuffer, uint16_t value , bool dshot_telemetry)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
 8001574:	4613      	mov	r3, r2
 8001576:	707b      	strb	r3, [r7, #1]
	uint16_t packet;
	packet = dshot_prepare_packet(value ,dshot_telemetry );
 8001578:	787a      	ldrb	r2, [r7, #1]
 800157a:	887b      	ldrh	r3, [r7, #2]
 800157c:	4611      	mov	r1, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ffbc 	bl	80014fc <dshot_prepare_packet>
 8001584:	4603      	mov	r3, r0
 8001586:	81fb      	strh	r3, [r7, #14]

	for (int i = 0; i < 16; i++)
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	e011      	b.n	80015b2 <dshot_prepare_dmabuffer+0x4a>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 800158e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001592:	2b00      	cmp	r3, #0
 8001594:	da01      	bge.n	800159a <dshot_prepare_dmabuffer+0x32>
 8001596:	220e      	movs	r2, #14
 8001598:	e000      	b.n	800159c <dshot_prepare_dmabuffer+0x34>
 800159a:	2207      	movs	r2, #7
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	440b      	add	r3, r1
 80015a4:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 80015a6:	89fb      	ldrh	r3, [r7, #14]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 16; i++)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	3301      	adds	r3, #1
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	ddea      	ble.n	800158e <dshot_prepare_dmabuffer+0x26>
	}

	motor_dmabuffer[16] = 0;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3340      	adds	r3, #64	; 0x40
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3344      	adds	r3, #68	; 0x44
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t *motor_value , bool dshot_telemetry)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
#ifdef MOTOR_1_TIM
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0], dshot_telemetry);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	78fa      	ldrb	r2, [r7, #3]
 80015e2:	4619      	mov	r1, r3
 80015e4:	4807      	ldr	r0, [pc, #28]	; (8001604 <dshot_prepare_dmabuffer_all+0x34>)
 80015e6:	f7ff ffbf 	bl	8001568 <dshot_prepare_dmabuffer>
#endif
#ifdef MOTOR_2_TIM
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
#endif
#ifdef MOTOR_3_TIM
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2] ,dshot_telemetry);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	3304      	adds	r3, #4
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	78fa      	ldrb	r2, [r7, #3]
 80015f2:	4619      	mov	r1, r3
 80015f4:	4804      	ldr	r0, [pc, #16]	; (8001608 <dshot_prepare_dmabuffer_all+0x38>)
 80015f6:	f7ff ffb7 	bl	8001568 <dshot_prepare_dmabuffer>
#endif
#ifdef MOTOR_4_TIM
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
#endif
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200002c0 	.word	0x200002c0
 8001608:	20000308 	.word	0x20000308

0800160c <dshot_dma_start>:

static void dshot_dma_start()
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
#ifdef MOTOR_1_TIM
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <dshot_dma_start+0x30>)
 8001612:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001614:	490a      	ldr	r1, [pc, #40]	; (8001640 <dshot_dma_start+0x34>)
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <dshot_dma_start+0x30>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	3340      	adds	r3, #64	; 0x40
 800161c:	461a      	mov	r2, r3
 800161e:	2312      	movs	r3, #18
 8001620:	f002 fa50 	bl	8003ac4 <HAL_DMA_Start_IT>
#endif
#ifdef MOTOR_2_TIM
	 HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
#endif
#ifdef MOTOR_3_TIM
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <dshot_dma_start+0x38>)
 8001626:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001628:	4907      	ldr	r1, [pc, #28]	; (8001648 <dshot_dma_start+0x3c>)
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <dshot_dma_start+0x38>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	3340      	adds	r3, #64	; 0x40
 8001630:	461a      	mov	r2, r3
 8001632:	2312      	movs	r3, #18
 8001634:	f002 fa46 	bl	8003ac4 <HAL_DMA_Start_IT>
#endif
#ifdef MOTOR_4_TIM
	 HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
#endif
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200003c4 	.word	0x200003c4
 8001640:	200002c0 	.word	0x200002c0
 8001644:	2000037c 	.word	0x2000037c
 8001648:	20000308 	.word	0x20000308

0800164c <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
#ifdef MOTOR_1_TIM
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8001650:	4b0a      	ldr	r3, [pc, #40]	; (800167c <dshot_enable_dma_request+0x30>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68da      	ldr	r2, [r3, #12]
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <dshot_enable_dma_request+0x30>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800165e:	60da      	str	r2, [r3, #12]
#endif
#ifdef MOTOR_2_TIM
	 __HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
#endif
#ifdef MOTOR_3_TIM
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC4);
 8001660:	4b07      	ldr	r3, [pc, #28]	; (8001680 <dshot_enable_dma_request+0x34>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	68da      	ldr	r2, [r3, #12]
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <dshot_enable_dma_request+0x34>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800166e:	60da      	str	r2, [r3, #12]
#endif
#ifdef MOTOR_4_TIM
	 __HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
#endif
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	200003c4 	.word	0x200003c4
 8001680:	2000037c 	.word	0x2000037c

08001684 <dshot_arm>:

void dshot_arm()
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
	uint16_t arr[4] = {0,0,0,0};
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
	is_armed = true;
 8001692:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <dshot_arm+0x44>)
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
	for(int i =0 ; i < 2000 ; i++)
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	e00a      	b.n	80016b4 <dshot_arm+0x30>
	  {
		  dshot_write(arr , false);
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fe36 	bl	8001314 <dshot_write>
		  HAL_Delay(1);
 80016a8:	2001      	movs	r0, #1
 80016aa:	f001 fafb 	bl	8002ca4 <HAL_Delay>
	for(int i =0 ; i < 2000 ; i++)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	3301      	adds	r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016ba:	dbf0      	blt.n	800169e <dshot_arm+0x1a>
		  // send 0 for first 2 seconds

	  }
}
 80016bc:	bf00      	nop
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000350 	.word	0x20000350

080016cc <dshot_beep>:
		  // send 0 for first 2 seconds
	  }
	save_settings(motor_number);
}
void dshot_beep(uint8_t motor_number ,uint8_t beep_number)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	460a      	mov	r2, r1
 80016d6:	71fb      	strb	r3, [r7, #7]
 80016d8:	4613      	mov	r3, r2
 80016da:	71bb      	strb	r3, [r7, #6]
	beep_number = beep_number < 0 ? 0:beep_number;
	beep_number = beep_number > 5 ? 5:beep_number;
 80016dc:	79bb      	ldrb	r3, [r7, #6]
 80016de:	2b05      	cmp	r3, #5
 80016e0:	bf28      	it	cs
 80016e2:	2305      	movcs	r3, #5
 80016e4:	71bb      	strb	r3, [r7, #6]

	last_sent_motor_value[motor_number] = 2;
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	4a07      	ldr	r2, [pc, #28]	; (8001708 <dshot_beep+0x3c>)
 80016ea:	2102      	movs	r1, #2
 80016ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	dshot_write(last_sent_motor_value,true);
 80016f0:	2101      	movs	r1, #1
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <dshot_beep+0x3c>)
 80016f4:	f7ff fe0e 	bl	8001314 <dshot_write>
	HAL_Delay(100);
 80016f8:	2064      	movs	r0, #100	; 0x64
 80016fa:	f001 fad3 	bl	8002ca4 <HAL_Delay>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000354 	.word	0x20000354

0800170c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08a      	sub	sp, #40	; 0x28
 8001710:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	60da      	str	r2, [r3, #12]
 8001720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b31      	ldr	r3, [pc, #196]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a30      	ldr	r2, [pc, #192]	; (80017ec <MX_GPIO_Init+0xe0>)
 800172c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b2e      	ldr	r3, [pc, #184]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b2a      	ldr	r3, [pc, #168]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a29      	ldr	r2, [pc, #164]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b27      	ldr	r3, [pc, #156]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	4b23      	ldr	r3, [pc, #140]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a22      	ldr	r2, [pc, #136]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <MX_GPIO_Init+0xe0>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <MX_GPIO_Init+0xe0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a1b      	ldr	r2, [pc, #108]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001780:	f043 0302 	orr.w	r3, r3, #2
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <MX_GPIO_Init+0xe0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001798:	4815      	ldr	r0, [pc, #84]	; (80017f0 <MX_GPIO_Init+0xe4>)
 800179a:	f002 fe83 	bl	80044a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800179e:	2200      	movs	r2, #0
 80017a0:	2130      	movs	r1, #48	; 0x30
 80017a2:	4814      	ldr	r0, [pc, #80]	; (80017f4 <MX_GPIO_Init+0xe8>)
 80017a4:	f002 fe7e 	bl	80044a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ae:	2301      	movs	r3, #1
 80017b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	480b      	ldr	r0, [pc, #44]	; (80017f0 <MX_GPIO_Init+0xe4>)
 80017c2:	f002 fcd3 	bl	800416c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80017c6:	2330      	movs	r3, #48	; 0x30
 80017c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_GPIO_Init+0xe8>)
 80017de:	f002 fcc5 	bl	800416c <HAL_GPIO_Init>

}
 80017e2:	bf00      	nop
 80017e4:	3728      	adds	r7, #40	; 0x28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40020400 	.word	0x40020400

080017f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fc:	f001 f9e0 	bl	8002bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001800:	f000 fb10 	bl	8001e24 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001804:	f7ff ff82 	bl	800170c <MX_GPIO_Init>
  MX_DMA_Init();
 8001808:	f7ff fd24 	bl	8001254 <MX_DMA_Init>
  MX_TIM2_Init();
 800180c:	f000 fd50 	bl	80022b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001810:	f000 fdc2 	bl	8002398 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001814:	f000 feb8 	bl	8002588 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8001818:	f001 f8c0 	bl	800299c <MX_USART6_UART_Init>
  MX_TIM4_Init();
 800181c:	f000 fe32 	bl	8002484 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001820:	f7ff fc30 	bl	8001084 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  dshot_init(DSHOT600);
 8001824:	2002      	movs	r0, #2
 8001826:	f7ff fd63 	bl	80012f0 <dshot_init>
  crsf_init();
 800182a:	f7ff fa81 	bl	8000d30 <crsf_init>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 800182e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001832:	488b      	ldr	r0, [pc, #556]	; (8001a60 <main+0x268>)
 8001834:	f002 fe4f 	bl	80044d6 <HAL_GPIO_TogglePin>

	// want the timer to run at 1 mhz (u can choose any )
	// so prescaler = 48mhz(apb1) / 1mhz = 48
	__HAL_TIM_SET_PRESCALER(&htim5, 48);
 8001838:	4b8a      	ldr	r3, [pc, #552]	; (8001a64 <main+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2230      	movs	r2, #48	; 0x30
 800183e:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_PRESCALER(&htim4, 48);
 8001840:	4b89      	ldr	r3, [pc, #548]	; (8001a68 <main+0x270>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2230      	movs	r2, #48	; 0x30
 8001846:	629a      	str	r2, [r3, #40]	; 0x28
		//for 50hz the arr value should be 1mhz/50 = 20000
	__HAL_TIM_SET_AUTORELOAD(&htim5, 20000);
 8001848:	4b86      	ldr	r3, [pc, #536]	; (8001a64 <main+0x26c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001850:	62da      	str	r2, [r3, #44]	; 0x2c
 8001852:	4b84      	ldr	r3, [pc, #528]	; (8001a64 <main+0x26c>)
 8001854:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001858:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1 , 1200);
 800185a:	4b82      	ldr	r3, [pc, #520]	; (8001a64 <main+0x26c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001862:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001864:	2100      	movs	r1, #0
 8001866:	487f      	ldr	r0, [pc, #508]	; (8001a64 <main+0x26c>)
 8001868:	f003 fbb8 	bl	8004fdc <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_AUTORELOAD(&htim4, 20000);
 800186c:	4b7e      	ldr	r3, [pc, #504]	; (8001a68 <main+0x270>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001874:	62da      	str	r2, [r3, #44]	; 0x2c
 8001876:	4b7c      	ldr	r3, [pc, #496]	; (8001a68 <main+0x270>)
 8001878:	f644 6220 	movw	r2, #20000	; 0x4e20
 800187c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1 , 1200);
 800187e:	4b7a      	ldr	r3, [pc, #488]	; (8001a68 <main+0x270>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001886:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2 , 1200);
 8001888:	4b77      	ldr	r3, [pc, #476]	; (8001a68 <main+0x270>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001890:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001892:	2100      	movs	r1, #0
 8001894:	4874      	ldr	r0, [pc, #464]	; (8001a68 <main+0x270>)
 8001896:	f003 fba1 	bl	8004fdc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800189a:	2104      	movs	r1, #4
 800189c:	4872      	ldr	r0, [pc, #456]	; (8001a68 <main+0x270>)
 800189e:	f003 fb9d 	bl	8004fdc <HAL_TIM_PWM_Start>
	// adc
    //HAL_ADC_Start_DMA(&hadc1,(uint32_t *)raw_adc_data , 2); // take readings from adc


	// arm esc
    dshot_arm();
 80018a2:	f7ff feef 	bl	8001684 <dshot_arm>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80018a6:	2120      	movs	r1, #32
 80018a8:	4870      	ldr	r0, [pc, #448]	; (8001a6c <main+0x274>)
 80018aa:	f002 fe14 	bl	80044d6 <HAL_GPIO_TogglePin>
	  if(arm_state == ARMED && channel_data.channel5 < CRSF_CHANNEL_VALUE_MID + 20) arm_state = IDLE ;
 80018ae:	4b70      	ldr	r3, [pc, #448]	; (8001a70 <main+0x278>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d110      	bne.n	80018d8 <main+0xe0>
 80018b6:	4b6f      	ldr	r3, [pc, #444]	; (8001a74 <main+0x27c>)
 80018b8:	795a      	ldrb	r2, [r3, #5]
 80018ba:	0912      	lsrs	r2, r2, #4
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	799b      	ldrb	r3, [r3, #6]
 80018c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018c4:	011b      	lsls	r3, r3, #4
 80018c6:	4313      	orrs	r3, r2
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80018ce:	d203      	bcs.n	80018d8 <main+0xe0>
 80018d0:	4b67      	ldr	r3, [pc, #412]	; (8001a70 <main+0x278>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e085      	b.n	80019e4 <main+0x1ec>
	  else if(arm_state == IDLE && channel_data.channel6 > CRSF_CHANNEL_VALUE_MID + 20 && channel_data.channel5 < CRSF_CHANNEL_VALUE_MID + 20) arm_state = PREARMED ;
 80018d8:	4b65      	ldr	r3, [pc, #404]	; (8001a70 <main+0x278>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d120      	bne.n	8001922 <main+0x12a>
 80018e0:	4b64      	ldr	r3, [pc, #400]	; (8001a74 <main+0x27c>)
 80018e2:	799a      	ldrb	r2, [r3, #6]
 80018e4:	09d2      	lsrs	r2, r2, #7
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	79d9      	ldrb	r1, [r3, #7]
 80018ea:	0049      	lsls	r1, r1, #1
 80018ec:	430a      	orrs	r2, r1
 80018ee:	7a1b      	ldrb	r3, [r3, #8]
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	025b      	lsls	r3, r3, #9
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80018fe:	d910      	bls.n	8001922 <main+0x12a>
 8001900:	4b5c      	ldr	r3, [pc, #368]	; (8001a74 <main+0x27c>)
 8001902:	795a      	ldrb	r2, [r3, #5]
 8001904:	0912      	lsrs	r2, r2, #4
 8001906:	b2d2      	uxtb	r2, r2
 8001908:	799b      	ldrb	r3, [r3, #6]
 800190a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800190e:	011b      	lsls	r3, r3, #4
 8001910:	4313      	orrs	r3, r2
 8001912:	b29b      	uxth	r3, r3
 8001914:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8001918:	d203      	bcs.n	8001922 <main+0x12a>
 800191a:	4b55      	ldr	r3, [pc, #340]	; (8001a70 <main+0x278>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e060      	b.n	80019e4 <main+0x1ec>
	  else if(arm_state == IDLE && channel_data.channel6 < CRSF_CHANNEL_VALUE_MID + 20 && channel_data.channel5 > CRSF_CHANNEL_VALUE_MID + 20) arm_state = NOPREARM ;
 8001922:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <main+0x278>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d120      	bne.n	800196c <main+0x174>
 800192a:	4b52      	ldr	r3, [pc, #328]	; (8001a74 <main+0x27c>)
 800192c:	799a      	ldrb	r2, [r3, #6]
 800192e:	09d2      	lsrs	r2, r2, #7
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	79d9      	ldrb	r1, [r3, #7]
 8001934:	0049      	lsls	r1, r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	7a1b      	ldrb	r3, [r3, #8]
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	025b      	lsls	r3, r3, #9
 8001940:	4313      	orrs	r3, r2
 8001942:	b29b      	uxth	r3, r3
 8001944:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8001948:	d210      	bcs.n	800196c <main+0x174>
 800194a:	4b4a      	ldr	r3, [pc, #296]	; (8001a74 <main+0x27c>)
 800194c:	795a      	ldrb	r2, [r3, #5]
 800194e:	0912      	lsrs	r2, r2, #4
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	799b      	ldrb	r3, [r3, #6]
 8001954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	4313      	orrs	r3, r2
 800195c:	b29b      	uxth	r3, r3
 800195e:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8001962:	d903      	bls.n	800196c <main+0x174>
 8001964:	4b42      	ldr	r3, [pc, #264]	; (8001a70 <main+0x278>)
 8001966:	2202      	movs	r2, #2
 8001968:	701a      	strb	r2, [r3, #0]
 800196a:	e03b      	b.n	80019e4 <main+0x1ec>
	  else if(arm_state == PREARMED && channel_data.channel6 > CRSF_CHANNEL_VALUE_MID + 20 && channel_data.channel5 > CRSF_CHANNEL_VALUE_MID + 20) arm_state = ARMED ;
 800196c:	4b40      	ldr	r3, [pc, #256]	; (8001a70 <main+0x278>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d120      	bne.n	80019b6 <main+0x1be>
 8001974:	4b3f      	ldr	r3, [pc, #252]	; (8001a74 <main+0x27c>)
 8001976:	799a      	ldrb	r2, [r3, #6]
 8001978:	09d2      	lsrs	r2, r2, #7
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	79d9      	ldrb	r1, [r3, #7]
 800197e:	0049      	lsls	r1, r1, #1
 8001980:	430a      	orrs	r2, r1
 8001982:	7a1b      	ldrb	r3, [r3, #8]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	025b      	lsls	r3, r3, #9
 800198a:	4313      	orrs	r3, r2
 800198c:	b29b      	uxth	r3, r3
 800198e:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8001992:	d910      	bls.n	80019b6 <main+0x1be>
 8001994:	4b37      	ldr	r3, [pc, #220]	; (8001a74 <main+0x27c>)
 8001996:	795a      	ldrb	r2, [r3, #5]
 8001998:	0912      	lsrs	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	799b      	ldrb	r3, [r3, #6]
 800199e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	4313      	orrs	r3, r2
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80019ac:	d903      	bls.n	80019b6 <main+0x1be>
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <main+0x278>)
 80019b0:	2203      	movs	r2, #3
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	e016      	b.n	80019e4 <main+0x1ec>
	  else if(arm_state == NOPREARM && channel_data.channel6 < CRSF_CHANNEL_VALUE_MID + 20 ) arm_state = IDLE ;
 80019b6:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <main+0x278>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d112      	bne.n	80019e4 <main+0x1ec>
 80019be:	4b2d      	ldr	r3, [pc, #180]	; (8001a74 <main+0x27c>)
 80019c0:	799a      	ldrb	r2, [r3, #6]
 80019c2:	09d2      	lsrs	r2, r2, #7
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	79d9      	ldrb	r1, [r3, #7]
 80019c8:	0049      	lsls	r1, r1, #1
 80019ca:	430a      	orrs	r2, r1
 80019cc:	7a1b      	ldrb	r3, [r3, #8]
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	025b      	lsls	r3, r3, #9
 80019d4:	4313      	orrs	r3, r2
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80019dc:	d202      	bcs.n	80019e4 <main+0x1ec>
 80019de:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <main+0x278>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]
//	  if(rx_buffer[0] | rx_buffer[1] | rx_buffer[2] | rx_buffer[3] | rx_buffer[4])
//	  {
//		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
//	  }

	  if(arm_state == ARMED) // arm channel
 80019e4:	4b22      	ldr	r3, [pc, #136]	; (8001a70 <main+0x278>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b03      	cmp	r3, #3
 80019ea:	f040 8149 	bne.w	8001c80 <main+0x488>
	  {
		  if(channel_data.channel6 < 1500)
 80019ee:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <main+0x27c>)
 80019f0:	799a      	ldrb	r2, [r3, #6]
 80019f2:	09d2      	lsrs	r2, r2, #7
 80019f4:	b2d2      	uxtb	r2, r2
 80019f6:	79d9      	ldrb	r1, [r3, #7]
 80019f8:	0049      	lsls	r1, r1, #1
 80019fa:	430a      	orrs	r2, r1
 80019fc:	7a1b      	ldrb	r3, [r3, #8]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	025b      	lsls	r3, r3, #9
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	f240 52db 	movw	r2, #1499	; 0x5db
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d83d      	bhi.n	8001a8c <main+0x294>
			  my_motor_value[2] = map(channel_data.channel3, CRSF_CHANNEL_VALUE_1000, CRSF_CHANNEL_VALUE_2000, DSHOT_3DN_MIN_THROTTLE, DSHOT_3DN_MAX_THROTTLE, true);
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <main+0x27c>)
 8001a12:	789a      	ldrb	r2, [r3, #2]
 8001a14:	0992      	lsrs	r2, r2, #6
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	78d9      	ldrb	r1, [r3, #3]
 8001a1a:	0089      	lsls	r1, r1, #2
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	791b      	ldrb	r3, [r3, #4]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	029b      	lsls	r3, r3, #10
 8001a26:	4313      	orrs	r3, r2
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a32:	2001      	movs	r0, #1
 8001a34:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8001a78 <main+0x280>
 8001a38:	eddf 1a10 	vldr	s3, [pc, #64]	; 8001a7c <main+0x284>
 8001a3c:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8001a80 <main+0x288>
 8001a40:	eddf 0a10 	vldr	s1, [pc, #64]	; 8001a84 <main+0x28c>
 8001a44:	eeb0 0a67 	vmov.f32	s0, s15
 8001a48:	f000 fa58 	bl	8001efc <map>
 8001a4c:	eef0 7a40 	vmov.f32	s15, s0
 8001a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a54:	ee17 3a90 	vmov	r3, s15
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <main+0x290>)
 8001a5c:	809a      	strh	r2, [r3, #4]
 8001a5e:	e03c      	b.n	8001ada <main+0x2e2>
 8001a60:	40020000 	.word	0x40020000
 8001a64:	20000454 	.word	0x20000454
 8001a68:	2000040c 	.word	0x2000040c
 8001a6c:	40020400 	.word	0x40020400
 8001a70:	20000370 	.word	0x20000370
 8001a74:	200000f4 	.word	0x200000f4
 8001a78:	447a0000 	.word	0x447a0000
 8001a7c:	42400000 	.word	0x42400000
 8001a80:	44e00000 	.word	0x44e00000
 8001a84:	433f0000 	.word	0x433f0000
 8001a88:	2000035c 	.word	0x2000035c
		  else
			  my_motor_value[2] = map(channel_data.channel3, CRSF_CHANNEL_VALUE_1000, CRSF_CHANNEL_VALUE_2000, DSHOT_3DR_MIN_THROTTLE, DSHOT_3DR_MAX_THROTTLE, true);
 8001a8c:	4ba3      	ldr	r3, [pc, #652]	; (8001d1c <main+0x524>)
 8001a8e:	789a      	ldrb	r2, [r3, #2]
 8001a90:	0992      	lsrs	r2, r2, #6
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	78d9      	ldrb	r1, [r3, #3]
 8001a96:	0089      	lsls	r1, r1, #2
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	791b      	ldrb	r3, [r3, #4]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	029b      	lsls	r3, r3, #10
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	ee07 3a90 	vmov	s15, r3
 8001aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aae:	2001      	movs	r0, #1
 8001ab0:	ed9f 2a9b 	vldr	s4, [pc, #620]	; 8001d20 <main+0x528>
 8001ab4:	eddf 1a9b 	vldr	s3, [pc, #620]	; 8001d24 <main+0x52c>
 8001ab8:	ed9f 1a9b 	vldr	s2, [pc, #620]	; 8001d28 <main+0x530>
 8001abc:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8001d2c <main+0x534>
 8001ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac4:	f000 fa1a 	bl	8001efc <map>
 8001ac8:	eef0 7a40 	vmov.f32	s15, s0
 8001acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ad0:	ee17 3a90 	vmov	r3, s15
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	4b96      	ldr	r3, [pc, #600]	; (8001d30 <main+0x538>)
 8001ad8:	809a      	strh	r2, [r3, #4]


		  // back motor
		  if(channel_data.channel2 >= CRSF_CHANNEL_VALUE_MID + deadband)
 8001ada:	4b90      	ldr	r3, [pc, #576]	; (8001d1c <main+0x524>)
 8001adc:	785a      	ldrb	r2, [r3, #1]
 8001ade:	08d2      	lsrs	r2, r2, #3
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	789b      	ldrb	r3, [r3, #2]
 8001ae4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ae8:	015b      	lsls	r3, r3, #5
 8001aea:	4313      	orrs	r3, r2
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	f240 4243 	movw	r2, #1091	; 0x443
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d924      	bls.n	8001b40 <main+0x348>
			  my_motor_value[0] = map(channel_data.channel2, CRSF_CHANNEL_VALUE_MID + deadband, CRSF_CHANNEL_VALUE_2000, DSHOT_3DN_MIN_THROTTLE, DSHOT_3DN_MAX_THROTTLE, true); // correct this
 8001af6:	4b89      	ldr	r3, [pc, #548]	; (8001d1c <main+0x524>)
 8001af8:	785a      	ldrb	r2, [r3, #1]
 8001afa:	08d2      	lsrs	r2, r2, #3
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	789b      	ldrb	r3, [r3, #2]
 8001b00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b04:	015b      	lsls	r3, r3, #5
 8001b06:	4313      	orrs	r3, r2
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	ee07 3a90 	vmov	s15, r3
 8001b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b12:	2001      	movs	r0, #1
 8001b14:	ed9f 2a87 	vldr	s4, [pc, #540]	; 8001d34 <main+0x53c>
 8001b18:	eddf 1a87 	vldr	s3, [pc, #540]	; 8001d38 <main+0x540>
 8001b1c:	ed9f 1a82 	vldr	s2, [pc, #520]	; 8001d28 <main+0x530>
 8001b20:	eddf 0a86 	vldr	s1, [pc, #536]	; 8001d3c <main+0x544>
 8001b24:	eeb0 0a67 	vmov.f32	s0, s15
 8001b28:	f000 f9e8 	bl	8001efc <map>
 8001b2c:	eef0 7a40 	vmov.f32	s15, s0
 8001b30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b34:	ee17 3a90 	vmov	r3, s15
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	4b7d      	ldr	r3, [pc, #500]	; (8001d30 <main+0x538>)
 8001b3c:	801a      	strh	r2, [r3, #0]
 8001b3e:	e034      	b.n	8001baa <main+0x3b2>
		  else if(channel_data.channel2 <= CRSF_CHANNEL_VALUE_MID - deadband)
 8001b40:	4b76      	ldr	r3, [pc, #472]	; (8001d1c <main+0x524>)
 8001b42:	785a      	ldrb	r2, [r3, #1]
 8001b44:	08d2      	lsrs	r2, r2, #3
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	789b      	ldrb	r3, [r3, #2]
 8001b4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	4313      	orrs	r3, r2
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	f5b3 7f5f 	cmp.w	r3, #892	; 0x37c
 8001b58:	d824      	bhi.n	8001ba4 <main+0x3ac>
			  my_motor_value[0] = map(channel_data.channel2, CRSF_CHANNEL_VALUE_1000, CRSF_CHANNEL_VALUE_MID - deadband, DSHOT_3DR_MAX_THROTTLE, DSHOT_3DR_MIN_THROTTLE, true); // correct this
 8001b5a:	4b70      	ldr	r3, [pc, #448]	; (8001d1c <main+0x524>)
 8001b5c:	785a      	ldrb	r2, [r3, #1]
 8001b5e:	08d2      	lsrs	r2, r2, #3
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	789b      	ldrb	r3, [r3, #2]
 8001b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b68:	015b      	lsls	r3, r3, #5
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	ee07 3a90 	vmov	s15, r3
 8001b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b76:	2001      	movs	r0, #1
 8001b78:	ed9f 2a6a 	vldr	s4, [pc, #424]	; 8001d24 <main+0x52c>
 8001b7c:	eddf 1a68 	vldr	s3, [pc, #416]	; 8001d20 <main+0x528>
 8001b80:	ed9f 1a6f 	vldr	s2, [pc, #444]	; 8001d40 <main+0x548>
 8001b84:	eddf 0a69 	vldr	s1, [pc, #420]	; 8001d2c <main+0x534>
 8001b88:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8c:	f000 f9b6 	bl	8001efc <map>
 8001b90:	eef0 7a40 	vmov.f32	s15, s0
 8001b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b98:	ee17 3a90 	vmov	r3, s15
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	4b64      	ldr	r3, [pc, #400]	; (8001d30 <main+0x538>)
 8001ba0:	801a      	strh	r2, [r3, #0]
 8001ba2:	e002      	b.n	8001baa <main+0x3b2>
		  else
			  my_motor_value[0]= DSHOT_3D_NEUTRAL;
 8001ba4:	4b62      	ldr	r3, [pc, #392]	; (8001d30 <main+0x538>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	801a      	strh	r2, [r3, #0]


		  angle = map(channel_data.channel1,CRSF_CHANNEL_VALUE_1000,CRSF_CHANNEL_VALUE_2000,min_servo, max_servo,true);
 8001baa:	4b5c      	ldr	r3, [pc, #368]	; (8001d1c <main+0x524>)
 8001bac:	781a      	ldrb	r2, [r3, #0]
 8001bae:	785b      	ldrb	r3, [r3, #1]
 8001bb0:	f003 0307 	and.w	r3, r3, #7
 8001bb4:	021b      	lsls	r3, r3, #8
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	ee07 3a90 	vmov	s15, r3
 8001bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	ed9f 2a5f 	vldr	s4, [pc, #380]	; 8001d44 <main+0x54c>
 8001bc8:	eddf 1a5f 	vldr	s3, [pc, #380]	; 8001d48 <main+0x550>
 8001bcc:	ed9f 1a56 	vldr	s2, [pc, #344]	; 8001d28 <main+0x530>
 8001bd0:	eddf 0a56 	vldr	s1, [pc, #344]	; 8001d2c <main+0x534>
 8001bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd8:	f000 f990 	bl	8001efc <map>
 8001bdc:	eef0 7a40 	vmov.f32	s15, s0
 8001be0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be4:	ee17 2a90 	vmov	r2, s15
 8001be8:	4b58      	ldr	r3, [pc, #352]	; (8001d4c <main+0x554>)
 8001bea:	601a      	str	r2, [r3, #0]
		  anglex = map(channel_data.channel10,CRSF_CHANNEL_VALUE_1000,CRSF_CHANNEL_VALUE_2000,750, 2500,true);
 8001bec:	4b4b      	ldr	r3, [pc, #300]	; (8001d1c <main+0x524>)
 8001bee:	7b1a      	ldrb	r2, [r3, #12]
 8001bf0:	08d2      	lsrs	r2, r2, #3
 8001bf2:	b2d2      	uxtb	r2, r2
 8001bf4:	7b5b      	ldrb	r3, [r3, #13]
 8001bf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bfa:	015b      	lsls	r3, r3, #5
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	ee07 3a90 	vmov	s15, r3
 8001c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c08:	2001      	movs	r0, #1
 8001c0a:	ed9f 2a51 	vldr	s4, [pc, #324]	; 8001d50 <main+0x558>
 8001c0e:	eddf 1a51 	vldr	s3, [pc, #324]	; 8001d54 <main+0x55c>
 8001c12:	ed9f 1a45 	vldr	s2, [pc, #276]	; 8001d28 <main+0x530>
 8001c16:	eddf 0a45 	vldr	s1, [pc, #276]	; 8001d2c <main+0x534>
 8001c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c1e:	f000 f96d 	bl	8001efc <map>
 8001c22:	eef0 7a40 	vmov.f32	s15, s0
 8001c26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c2a:	ee17 2a90 	vmov	r2, s15
 8001c2e:	4b4a      	ldr	r3, [pc, #296]	; (8001d58 <main+0x560>)
 8001c30:	601a      	str	r2, [r3, #0]
		  angley = map(channel_data.channel11,CRSF_CHANNEL_VALUE_1000,CRSF_CHANNEL_VALUE_2000,min_servo, max_servo,true);
 8001c32:	4b3a      	ldr	r3, [pc, #232]	; (8001d1c <main+0x524>)
 8001c34:	7b5a      	ldrb	r2, [r3, #13]
 8001c36:	0992      	lsrs	r2, r2, #6
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	7b99      	ldrb	r1, [r3, #14]
 8001c3c:	0089      	lsls	r1, r1, #2
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	7bdb      	ldrb	r3, [r3, #15]
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	029b      	lsls	r3, r3, #10
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c54:	2001      	movs	r0, #1
 8001c56:	ed9f 2a3b 	vldr	s4, [pc, #236]	; 8001d44 <main+0x54c>
 8001c5a:	eddf 1a3b 	vldr	s3, [pc, #236]	; 8001d48 <main+0x550>
 8001c5e:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8001d28 <main+0x530>
 8001c62:	eddf 0a32 	vldr	s1, [pc, #200]	; 8001d2c <main+0x534>
 8001c66:	eeb0 0a67 	vmov.f32	s0, s15
 8001c6a:	f000 f947 	bl	8001efc <map>
 8001c6e:	eef0 7a40 	vmov.f32	s15, s0
 8001c72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c76:	ee17 2a90 	vmov	r2, s15
 8001c7a:	4b38      	ldr	r3, [pc, #224]	; (8001d5c <main+0x564>)
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	e009      	b.n	8001c94 <main+0x49c>
	  }
	  else{
		  my_motor_value[0] = 0;
 8001c80:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <main+0x538>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	801a      	strh	r2, [r3, #0]
		  my_motor_value[2] = 0;
 8001c86:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <main+0x538>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	809a      	strh	r2, [r3, #4]
		  angle = (min_servo+max_servo)/2;
 8001c8c:	4b2f      	ldr	r3, [pc, #188]	; (8001d4c <main+0x554>)
 8001c8e:	f240 621d 	movw	r2, #1565	; 0x61d
 8001c92:	601a      	str	r2, [r3, #0]
	  }

	  if(arm_state == FAILSAFE )
 8001c94:	4b32      	ldr	r3, [pc, #200]	; (8001d60 <main+0x568>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d113      	bne.n	8001cc4 <main+0x4cc>
	  {
		  if(!(USART6->SR && (1<<3)))
 8001c9c:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <main+0x56c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d104      	bne.n	8001cae <main+0x4b6>
		  {
			  // not over run error
			  dshot_beep(0,2);
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f7ff fd10 	bl	80016cc <dshot_beep>
 8001cac:	e002      	b.n	8001cb4 <main+0x4bc>
		  }else
		  {
//			  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
			  HAL_UART_ErrorCallback(&huart6);
 8001cae:	482e      	ldr	r0, [pc, #184]	; (8001d68 <main+0x570>)
 8001cb0:	f7fe fff6 	bl	8000ca0 <HAL_UART_ErrorCallback>
		  }
		  dshot_beep(2,2);
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	2002      	movs	r0, #2
 8001cb8:	f7ff fd08 	bl	80016cc <dshot_beep>
		  angle = 1000;
 8001cbc:	4b23      	ldr	r3, [pc, #140]	; (8001d4c <main+0x554>)
 8001cbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cc2:	601a      	str	r2, [r3, #0]

	  }
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1 ,angle);
 8001cc4:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <main+0x554>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b28      	ldr	r3, [pc, #160]	; (8001d6c <main+0x574>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1 ,anglex);
 8001cce:	4b22      	ldr	r3, [pc, #136]	; (8001d58 <main+0x560>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	4b27      	ldr	r3, [pc, #156]	; (8001d70 <main+0x578>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2 ,angley);
 8001cd8:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <main+0x564>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <main+0x578>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	639a      	str	r2, [r3, #56]	; 0x38
	  if(my_motor_value[0] == 0 && my_motor_value[2] == 0 && channel_data.channel9 > 1500)
 8001ce2:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <main+0x538>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d144      	bne.n	8001d74 <main+0x57c>
 8001cea:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <main+0x538>)
 8001cec:	889b      	ldrh	r3, [r3, #4]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d140      	bne.n	8001d74 <main+0x57c>
 8001cf2:	4b0a      	ldr	r3, [pc, #40]	; (8001d1c <main+0x524>)
 8001cf4:	7ada      	ldrb	r2, [r3, #11]
 8001cf6:	7b1b      	ldrb	r3, [r3, #12]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	021b      	lsls	r3, r3, #8
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d934      	bls.n	8001d74 <main+0x57c>
	  {
		  dshot_beep(0,2);
 8001d0a:	2102      	movs	r1, #2
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7ff fcdd 	bl	80016cc <dshot_beep>
		  dshot_beep(2,2);
 8001d12:	2102      	movs	r1, #2
 8001d14:	2002      	movs	r0, #2
 8001d16:	f7ff fcd9 	bl	80016cc <dshot_beep>
 8001d1a:	e02f      	b.n	8001d7c <main+0x584>
 8001d1c:	200000f4 	.word	0x200000f4
 8001d20:	44ffe000 	.word	0x44ffe000
 8001d24:	4483e000 	.word	0x4483e000
 8001d28:	44e00000 	.word	0x44e00000
 8001d2c:	433f0000 	.word	0x433f0000
 8001d30:	2000035c 	.word	0x2000035c
 8001d34:	447a0000 	.word	0x447a0000
 8001d38:	42400000 	.word	0x42400000
 8001d3c:	44888000 	.word	0x44888000
 8001d40:	445f0000 	.word	0x445f0000
 8001d44:	45084000 	.word	0x45084000
 8001d48:	446d8000 	.word	0x446d8000
 8001d4c:	20000364 	.word	0x20000364
 8001d50:	451c4000 	.word	0x451c4000
 8001d54:	443b8000 	.word	0x443b8000
 8001d58:	20000368 	.word	0x20000368
 8001d5c:	2000036c 	.word	0x2000036c
 8001d60:	20000370 	.word	0x20000370
 8001d64:	40011400 	.word	0x40011400
 8001d68:	2000055c 	.word	0x2000055c
 8001d6c:	20000454 	.word	0x20000454
 8001d70:	2000040c 	.word	0x2000040c
	  }else{
	  dshot_write(my_motor_value , false);
 8001d74:	2100      	movs	r1, #0
 8001d76:	4822      	ldr	r0, [pc, #136]	; (8001e00 <main+0x608>)
 8001d78:	f7ff facc 	bl	8001314 <dshot_write>

	  }


	  // telemetry
	  if((uint16_t)(HAL_GetTick() - telem_last_sent) > 500 && arm_state != FAILSAFE && sent_telemetry) // send battery telemetry every 500ms
 8001d7c:	f000 ff86 	bl	8002c8c <HAL_GetTick>
 8001d80:	4603      	mov	r3, r0
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <main+0x60c>)
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d90:	d912      	bls.n	8001db8 <main+0x5c0>
 8001d92:	4b1d      	ldr	r3, [pc, #116]	; (8001e08 <main+0x610>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	d00e      	beq.n	8001db8 <main+0x5c0>
 8001d9a:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <main+0x614>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d00a      	beq.n	8001db8 <main+0x5c0>
	  {
		  send_telemetry = true;
 8001da2:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <main+0x618>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
		  sent_telemetry = false;
 8001da8:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <main+0x614>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
		  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)raw_adc_data , 2); // take readings from adc
 8001dae:	2202      	movs	r2, #2
 8001db0:	4918      	ldr	r1, [pc, #96]	; (8001e14 <main+0x61c>)
 8001db2:	4819      	ldr	r0, [pc, #100]	; (8001e18 <main+0x620>)
 8001db4:	f001 f8ee 	bl	8002f94 <HAL_ADC_Start_DMA>
		 // in future before sending check whether old data sent or not
	  }


	// FAILSAFE detection
	  if((uint32_t)(HAL_GetTick() - last_packet_received_time) > 500) //no packet received in 1 second
 8001db8:	f000 ff68 	bl	8002c8c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <main+0x624>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001dc8:	d90b      	bls.n	8001de2 <main+0x5ea>
	  {
		  arm_state = FAILSAFE;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <main+0x610>)
 8001dcc:	2204      	movs	r2, #4
 8001dce:	701a      	strb	r2, [r3, #0]
		  new_packet_recieved = false;
 8001dd0:	4b13      	ldr	r3, [pc, #76]	; (8001e20 <main+0x628>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	701a      	strb	r2, [r3, #0]
		  last_packet_received_time = HAL_GetTick();
 8001dd6:	f000 ff59 	bl	8002c8c <HAL_GetTick>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4a0f      	ldr	r2, [pc, #60]	; (8001e1c <main+0x624>)
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	e561      	b.n	80018a6 <main+0xae>

	  }else if(arm_state == FAILSAFE && new_packet_recieved == true)
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <main+0x610>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	f47f ad5d 	bne.w	80018a6 <main+0xae>
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <main+0x628>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f43f ad57 	beq.w	80018a6 <main+0xae>
	  {
		  arm_state = IDLE;
 8001df8:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <main+0x610>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001dfe:	e552      	b.n	80018a6 <main+0xae>
 8001e00:	2000035c 	.word	0x2000035c
 8001e04:	20000212 	.word	0x20000212
 8001e08:	20000370 	.word	0x20000370
 8001e0c:	20000001 	.word	0x20000001
 8001e10:	20000211 	.word	0x20000211
 8001e14:	20000374 	.word	0x20000374
 8001e18:	20000218 	.word	0x20000218
 8001e1c:	2000020c 	.word	0x2000020c
 8001e20:	20000210 	.word	0x20000210

08001e24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b094      	sub	sp, #80	; 0x50
 8001e28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e2a:	f107 0320 	add.w	r3, r7, #32
 8001e2e:	2230      	movs	r2, #48	; 0x30
 8001e30:	2100      	movs	r1, #0
 8001e32:	4618      	mov	r0, r3
 8001e34:	f005 f93e 	bl	80070b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e38:	f107 030c 	add.w	r3, r7, #12
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
 8001e40:	605a      	str	r2, [r3, #4]
 8001e42:	609a      	str	r2, [r3, #8]
 8001e44:	60da      	str	r2, [r3, #12]
 8001e46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	4b29      	ldr	r3, [pc, #164]	; (8001ef4 <SystemClock_Config+0xd0>)
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	4a28      	ldr	r2, [pc, #160]	; (8001ef4 <SystemClock_Config+0xd0>)
 8001e52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e56:	6413      	str	r3, [r2, #64]	; 0x40
 8001e58:	4b26      	ldr	r3, [pc, #152]	; (8001ef4 <SystemClock_Config+0xd0>)
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e64:	2300      	movs	r3, #0
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	4b23      	ldr	r3, [pc, #140]	; (8001ef8 <SystemClock_Config+0xd4>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a22      	ldr	r2, [pc, #136]	; (8001ef8 <SystemClock_Config+0xd4>)
 8001e6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <SystemClock_Config+0xd4>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e80:	2301      	movs	r3, #1
 8001e82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e94:	2308      	movs	r3, #8
 8001e96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e98:	23c0      	movs	r3, #192	; 0xc0
 8001e9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ea0:	2304      	movs	r3, #4
 8001ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ea4:	f107 0320 	add.w	r3, r7, #32
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f002 fb2f 	bl	800450c <HAL_RCC_OscConfig>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001eb4:	f000 f94a 	bl	800214c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eb8:	230f      	movs	r3, #15
 8001eba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ec4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ec8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001eca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ece:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001ed0:	f107 030c 	add.w	r3, r7, #12
 8001ed4:	2103      	movs	r1, #3
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f002 fd90 	bl	80049fc <HAL_RCC_ClockConfig>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001ee2:	f000 f933 	bl	800214c <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001ee6:	f002 fe6f 	bl	8004bc8 <HAL_RCC_EnableCSS>
}
 8001eea:	bf00      	nop
 8001eec:	3750      	adds	r7, #80	; 0x50
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40007000 	.word	0x40007000

08001efc <map>:

/* USER CODE BEGIN 4 */

float map(float value_to_map , float from_low ,float from_high , float to_low , float to_high , bool constrain_within_range)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	ed87 0a05 	vstr	s0, [r7, #20]
 8001f06:	edc7 0a04 	vstr	s1, [r7, #16]
 8001f0a:	ed87 1a03 	vstr	s2, [r7, #12]
 8001f0e:	edc7 1a02 	vstr	s3, [r7, #8]
 8001f12:	ed87 2a01 	vstr	s4, [r7, #4]
 8001f16:	4603      	mov	r3, r0
 8001f18:	70fb      	strb	r3, [r7, #3]

	value_to_map = (value_to_map- from_low)*((to_high - to_low)/(from_high- from_low)) + to_low;
 8001f1a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f1e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f26:	edd7 6a01 	vldr	s13, [r7, #4]
 8001f2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f2e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8001f32:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f3a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001f3e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f46:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f4e:	edc7 7a05 	vstr	s15, [r7, #20]
	if(constrain_within_range)
 8001f52:	78fb      	ldrb	r3, [r7, #3]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d03d      	beq.n	8001fd4 <map+0xd8>
	{
		if(to_high>=to_low){
 8001f58:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f68:	db1a      	blt.n	8001fa0 <map+0xa4>
			value_to_map = value_to_map > to_high ? to_high : value_to_map;
 8001f6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7a:	dd01      	ble.n	8001f80 <map+0x84>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	e000      	b.n	8001f82 <map+0x86>
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	617b      	str	r3, [r7, #20]
			value_to_map = value_to_map < to_low ? to_low : value_to_map;
 8001f84:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f88:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f94:	d501      	bpl.n	8001f9a <map+0x9e>
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	e000      	b.n	8001f9c <map+0xa0>
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	e019      	b.n	8001fd4 <map+0xd8>
		}else{
			// to low is the higher limit
			value_to_map = value_to_map < to_high ? to_high : value_to_map;
 8001fa0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb0:	d501      	bpl.n	8001fb6 <map+0xba>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	e000      	b.n	8001fb8 <map+0xbc>
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	617b      	str	r3, [r7, #20]
			value_to_map = value_to_map > to_low ? to_low : value_to_map;
 8001fba:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fca:	dd01      	ble.n	8001fd0 <map+0xd4>
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	e000      	b.n	8001fd2 <map+0xd6>
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	617b      	str	r3, [r7, #20]

		}
	}
	return value_to_map;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	ee07 3a90 	vmov	s15, r3
}
 8001fda:	eeb0 0a67 	vmov.f32	s0, s15
 8001fde:	371c      	adds	r7, #28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a4a      	ldr	r2, [pc, #296]	; (8002120 <HAL_ADC_ConvCpltCallback+0x138>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	f040 808a 	bne.w	8002110 <HAL_ADC_ConvCpltCallback+0x128>
	{
		bat.voltage = (uint16_t)(((raw_adc_data[0]*3.3/(float)1024)*vbat_scale*vbat_multiplier/(float)vbat_divider)*10.0); // battery voltage in 0.1V units
 8001ffc:	4b49      	ldr	r3, [pc, #292]	; (8002124 <HAL_ADC_ConvCpltCallback+0x13c>)
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	b29b      	uxth	r3, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe fa32 	bl	800046c <__aeabi_i2d>
 8002008:	a343      	add	r3, pc, #268	; (adr r3, 8002118 <HAL_ADC_ConvCpltCallback+0x130>)
 800200a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200e:	f7fe fa97 	bl	8000540 <__aeabi_dmul>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4610      	mov	r0, r2
 8002018:	4619      	mov	r1, r3
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	4b42      	ldr	r3, [pc, #264]	; (8002128 <HAL_ADC_ConvCpltCallback+0x140>)
 8002020:	f7fe fbb8 	bl	8000794 <__aeabi_ddiv>
 8002024:	4602      	mov	r2, r0
 8002026:	460b      	mov	r3, r1
 8002028:	4610      	mov	r0, r2
 800202a:	4619      	mov	r1, r3
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	4b3e      	ldr	r3, [pc, #248]	; (800212c <HAL_ADC_ConvCpltCallback+0x144>)
 8002032:	f7fe fa85 	bl	8000540 <__aeabi_dmul>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4610      	mov	r0, r2
 800203c:	4619      	mov	r1, r3
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	4b3b      	ldr	r3, [pc, #236]	; (8002130 <HAL_ADC_ConvCpltCallback+0x148>)
 8002044:	f7fe fba6 	bl	8000794 <__aeabi_ddiv>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4610      	mov	r0, r2
 800204e:	4619      	mov	r1, r3
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	4b36      	ldr	r3, [pc, #216]	; (8002130 <HAL_ADC_ConvCpltCallback+0x148>)
 8002056:	f7fe fa73 	bl	8000540 <__aeabi_dmul>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	4610      	mov	r0, r2
 8002060:	4619      	mov	r1, r3
 8002062:	f7fe fc7f 	bl	8000964 <__aeabi_d2uiz>
 8002066:	4603      	mov	r3, r0
 8002068:	b29a      	uxth	r2, r3
 800206a:	4b32      	ldr	r3, [pc, #200]	; (8002134 <HAL_ADC_ConvCpltCallback+0x14c>)
 800206c:	801a      	strh	r2, [r3, #0]
		bat.current = (uint16_t)(((raw_adc_data[1]*3.3/(float)1024)*ibata_scale - ibata_offset)*10.0); // battery voltage in 0.1A units
 800206e:	4b2d      	ldr	r3, [pc, #180]	; (8002124 <HAL_ADC_ConvCpltCallback+0x13c>)
 8002070:	885b      	ldrh	r3, [r3, #2]
 8002072:	b29b      	uxth	r3, r3
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe f9f9 	bl	800046c <__aeabi_i2d>
 800207a:	a327      	add	r3, pc, #156	; (adr r3, 8002118 <HAL_ADC_ConvCpltCallback+0x130>)
 800207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002080:	f7fe fa5e 	bl	8000540 <__aeabi_dmul>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	4b25      	ldr	r3, [pc, #148]	; (8002128 <HAL_ADC_ConvCpltCallback+0x140>)
 8002092:	f7fe fb7f 	bl	8000794 <__aeabi_ddiv>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	4b25      	ldr	r3, [pc, #148]	; (8002138 <HAL_ADC_ConvCpltCallback+0x150>)
 80020a4:	f7fe fa4c 	bl	8000540 <__aeabi_dmul>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	4b1e      	ldr	r3, [pc, #120]	; (8002130 <HAL_ADC_ConvCpltCallback+0x148>)
 80020b6:	f7fe fa43 	bl	8000540 <__aeabi_dmul>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4610      	mov	r0, r2
 80020c0:	4619      	mov	r1, r3
 80020c2:	f7fe fc4f 	bl	8000964 <__aeabi_d2uiz>
 80020c6:	4603      	mov	r3, r0
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <HAL_ADC_ConvCpltCallback+0x14c>)
 80020cc:	805a      	strh	r2, [r3, #2]
		bat.remaining = (uint8_t)(map(bat.voltage,150,168,0,100,true));
 80020ce:	4b19      	ldr	r3, [pc, #100]	; (8002134 <HAL_ADC_ConvCpltCallback+0x14c>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	ee07 3a90 	vmov	s15, r3
 80020d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020dc:	2001      	movs	r0, #1
 80020de:	ed9f 2a17 	vldr	s4, [pc, #92]	; 800213c <HAL_ADC_ConvCpltCallback+0x154>
 80020e2:	eddf 1a17 	vldr	s3, [pc, #92]	; 8002140 <HAL_ADC_ConvCpltCallback+0x158>
 80020e6:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8002144 <HAL_ADC_ConvCpltCallback+0x15c>
 80020ea:	eddf 0a17 	vldr	s1, [pc, #92]	; 8002148 <HAL_ADC_ConvCpltCallback+0x160>
 80020ee:	eeb0 0a67 	vmov.f32	s0, s15
 80020f2:	f7ff ff03 	bl	8001efc <map>
 80020f6:	eef0 7a40 	vmov.f32	s15, s0
 80020fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020fe:	edc7 7a00 	vstr	s15, [r7]
 8002102:	783b      	ldrb	r3, [r7, #0]
 8002104:	b2d9      	uxtb	r1, r3
 8002106:	4a0b      	ldr	r2, [pc, #44]	; (8002134 <HAL_ADC_ConvCpltCallback+0x14c>)
 8002108:	79d3      	ldrb	r3, [r2, #7]
 800210a:	f361 0307 	bfi	r3, r1, #0, #8
 800210e:	71d3      	strb	r3, [r2, #7]
	}
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	66666666 	.word	0x66666666
 800211c:	400a6666 	.word	0x400a6666
 8002120:	40012000 	.word	0x40012000
 8002124:	20000374 	.word	0x20000374
 8002128:	40900000 	.word	0x40900000
 800212c:	405b8000 	.word	0x405b8000
 8002130:	40240000 	.word	0x40240000
 8002134:	20000004 	.word	0x20000004
 8002138:	40790000 	.word	0x40790000
 800213c:	42c80000 	.word	0x42c80000
 8002140:	00000000 	.word	0x00000000
 8002144:	43280000 	.word	0x43280000
 8002148:	43160000 	.word	0x43160000

0800214c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002150:	b672      	cpsid	i
}
 8002152:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002154:	e7fe      	b.n	8002154 <Error_Handler+0x8>
	...

08002158 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <HAL_MspInit+0x4c>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	4a0f      	ldr	r2, [pc, #60]	; (80021a4 <HAL_MspInit+0x4c>)
 8002168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800216c:	6453      	str	r3, [r2, #68]	; 0x44
 800216e:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <HAL_MspInit+0x4c>)
 8002170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002176:	607b      	str	r3, [r7, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	603b      	str	r3, [r7, #0]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_MspInit+0x4c>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	4a08      	ldr	r2, [pc, #32]	; (80021a4 <HAL_MspInit+0x4c>)
 8002184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002188:	6413      	str	r3, [r2, #64]	; 0x40
 800218a:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <HAL_MspInit+0x4c>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002192:	603b      	str	r3, [r7, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40023800 	.word	0x40023800

080021a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80021ac:	f002 fe52 	bl	8004e54 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021b0:	e7fe      	b.n	80021b0 <NMI_Handler+0x8>

080021b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021b6:	e7fe      	b.n	80021b6 <HardFault_Handler+0x4>

080021b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021bc:	e7fe      	b.n	80021bc <MemManage_Handler+0x4>

080021be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021be:	b480      	push	{r7}
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021c2:	e7fe      	b.n	80021c2 <BusFault_Handler+0x4>

080021c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c8:	e7fe      	b.n	80021c8 <UsageFault_Handler+0x4>

080021ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021f8:	f000 fd34 	bl	8002c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}

08002200 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8002204:	4802      	ldr	r0, [pc, #8]	; (8002210 <DMA1_Stream2_IRQHandler+0x10>)
 8002206:	f001 fd47 	bl	8003c98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	200004fc 	.word	0x200004fc

08002214 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002218:	4802      	ldr	r0, [pc, #8]	; (8002224 <DMA1_Stream6_IRQHandler+0x10>)
 800221a:	f001 fd3d 	bl	8003c98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	2000049c 	.word	0x2000049c

08002228 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800222c:	4802      	ldr	r0, [pc, #8]	; (8002238 <ADC_IRQHandler+0x10>)
 800222e:	f000 fda0 	bl	8002d72 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000218 	.word	0x20000218

0800223c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <DMA2_Stream0_IRQHandler+0x10>)
 8002242:	f001 fd29 	bl	8003c98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000260 	.word	0x20000260

08002250 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002254:	4802      	ldr	r0, [pc, #8]	; (8002260 <DMA2_Stream1_IRQHandler+0x10>)
 8002256:	f001 fd1f 	bl	8003c98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200005a0 	.word	0x200005a0

08002264 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002268:	4802      	ldr	r0, [pc, #8]	; (8002274 <DMA2_Stream6_IRQHandler+0x10>)
 800226a:	f001 fd15 	bl	8003c98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000600 	.word	0x20000600

08002278 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <USART6_IRQHandler+0x10>)
 800227e:	f003 fe3b 	bl	8005ef8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	2000055c 	.word	0x2000055c

0800228c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <SystemInit+0x20>)
 8002292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <SystemInit+0x20>)
 8002298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800229c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim2_ch2_ch4;
DMA_HandleTypeDef hdma_tim3_ch4_up;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08e      	sub	sp, #56	; 0x38
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c4:	f107 0320 	add.w	r3, r7, #32
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	611a      	str	r2, [r3, #16]
 80022dc:	615a      	str	r2, [r3, #20]
 80022de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022e0:	4b2c      	ldr	r3, [pc, #176]	; (8002394 <MX_TIM2_Init+0xe4>)
 80022e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80022e8:	4b2a      	ldr	r3, [pc, #168]	; (8002394 <MX_TIM2_Init+0xe4>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ee:	4b29      	ldr	r3, [pc, #164]	; (8002394 <MX_TIM2_Init+0xe4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80022f4:	4b27      	ldr	r3, [pc, #156]	; (8002394 <MX_TIM2_Init+0xe4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fa:	4b26      	ldr	r3, [pc, #152]	; (8002394 <MX_TIM2_Init+0xe4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002300:	4b24      	ldr	r3, [pc, #144]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002302:	2200      	movs	r2, #0
 8002304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002306:	4823      	ldr	r0, [pc, #140]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002308:	f002 fdbf 	bl	8004e8a <HAL_TIM_Base_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8002312:	f7ff ff1b 	bl	800214c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002316:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800231a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800231c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002320:	4619      	mov	r1, r3
 8002322:	481c      	ldr	r0, [pc, #112]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002324:	f002 ffe4 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800232e:	f7ff ff0d 	bl	800214c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002332:	4818      	ldr	r0, [pc, #96]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002334:	f002 fdf8 	bl	8004f28 <HAL_TIM_PWM_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800233e:	f7ff ff05 	bl	800214c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002342:	2300      	movs	r3, #0
 8002344:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002346:	2300      	movs	r3, #0
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800234a:	f107 0320 	add.w	r3, r7, #32
 800234e:	4619      	mov	r1, r3
 8002350:	4810      	ldr	r0, [pc, #64]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002352:	f003 fba5 	bl	8005aa0 <HAL_TIMEx_MasterConfigSynchronization>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800235c:	f7ff fef6 	bl	800214c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002360:	2360      	movs	r3, #96	; 0x60
 8002362:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002368:	2300      	movs	r3, #0
 800236a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	220c      	movs	r2, #12
 8002374:	4619      	mov	r1, r3
 8002376:	4807      	ldr	r0, [pc, #28]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002378:	f002 fef8 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002382:	f7ff fee3 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002386:	4803      	ldr	r0, [pc, #12]	; (8002394 <MX_TIM2_Init+0xe4>)
 8002388:	f000 fa5c 	bl	8002844 <HAL_TIM_MspPostInit>

}
 800238c:	bf00      	nop
 800238e:	3738      	adds	r7, #56	; 0x38
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	2000037c 	.word	0x2000037c

08002398 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08e      	sub	sp, #56	; 0x38
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800239e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	605a      	str	r2, [r3, #4]
 80023a8:	609a      	str	r2, [r3, #8]
 80023aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ac:	f107 0320 	add.w	r3, r7, #32
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
 80023c4:	615a      	str	r2, [r3, #20]
 80023c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023c8:	4b2c      	ldr	r3, [pc, #176]	; (800247c <MX_TIM3_Init+0xe4>)
 80023ca:	4a2d      	ldr	r2, [pc, #180]	; (8002480 <MX_TIM3_Init+0xe8>)
 80023cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80023ce:	4b2b      	ldr	r3, [pc, #172]	; (800247c <MX_TIM3_Init+0xe4>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d4:	4b29      	ldr	r3, [pc, #164]	; (800247c <MX_TIM3_Init+0xe4>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80023da:	4b28      	ldr	r3, [pc, #160]	; (800247c <MX_TIM3_Init+0xe4>)
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e0:	4b26      	ldr	r3, [pc, #152]	; (800247c <MX_TIM3_Init+0xe4>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e6:	4b25      	ldr	r3, [pc, #148]	; (800247c <MX_TIM3_Init+0xe4>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023ec:	4823      	ldr	r0, [pc, #140]	; (800247c <MX_TIM3_Init+0xe4>)
 80023ee:	f002 fd4c 	bl	8004e8a <HAL_TIM_Base_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80023f8:	f7ff fea8 	bl	800214c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002400:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002406:	4619      	mov	r1, r3
 8002408:	481c      	ldr	r0, [pc, #112]	; (800247c <MX_TIM3_Init+0xe4>)
 800240a:	f002 ff71 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002414:	f7ff fe9a 	bl	800214c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002418:	4818      	ldr	r0, [pc, #96]	; (800247c <MX_TIM3_Init+0xe4>)
 800241a:	f002 fd85 	bl	8004f28 <HAL_TIM_PWM_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002424:	f7ff fe92 	bl	800214c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002428:	2300      	movs	r3, #0
 800242a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242c:	2300      	movs	r3, #0
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002430:	f107 0320 	add.w	r3, r7, #32
 8002434:	4619      	mov	r1, r3
 8002436:	4811      	ldr	r0, [pc, #68]	; (800247c <MX_TIM3_Init+0xe4>)
 8002438:	f003 fb32 	bl	8005aa0 <HAL_TIMEx_MasterConfigSynchronization>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002442:	f7ff fe83 	bl	800214c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002446:	2360      	movs	r3, #96	; 0x60
 8002448:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	220c      	movs	r2, #12
 800245a:	4619      	mov	r1, r3
 800245c:	4807      	ldr	r0, [pc, #28]	; (800247c <MX_TIM3_Init+0xe4>)
 800245e:	f002 fe85 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002468:	f7ff fe70 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800246c:	4803      	ldr	r0, [pc, #12]	; (800247c <MX_TIM3_Init+0xe4>)
 800246e:	f000 f9e9 	bl	8002844 <HAL_TIM_MspPostInit>

}
 8002472:	bf00      	nop
 8002474:	3738      	adds	r7, #56	; 0x38
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200003c4 	.word	0x200003c4
 8002480:	40000400 	.word	0x40000400

08002484 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08e      	sub	sp, #56	; 0x38
 8002488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
 8002494:	609a      	str	r2, [r3, #8]
 8002496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002498:	f107 0320 	add.w	r3, r7, #32
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
 80024b0:	615a      	str	r2, [r3, #20]
 80024b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024b4:	4b32      	ldr	r3, [pc, #200]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024b6:	4a33      	ldr	r2, [pc, #204]	; (8002584 <MX_TIM4_Init+0x100>)
 80024b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024ba:	4b31      	ldr	r3, [pc, #196]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024bc:	2200      	movs	r2, #0
 80024be:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c0:	4b2f      	ldr	r3, [pc, #188]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024c6:	4b2e      	ldr	r3, [pc, #184]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024cc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ce:	4b2c      	ldr	r3, [pc, #176]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d4:	4b2a      	ldr	r3, [pc, #168]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024da:	4829      	ldr	r0, [pc, #164]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024dc:	f002 fcd5 	bl	8004e8a <HAL_TIM_Base_Init>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80024e6:	f7ff fe31 	bl	800214c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024f4:	4619      	mov	r1, r3
 80024f6:	4822      	ldr	r0, [pc, #136]	; (8002580 <MX_TIM4_Init+0xfc>)
 80024f8:	f002 fefa 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002502:	f7ff fe23 	bl	800214c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002506:	481e      	ldr	r0, [pc, #120]	; (8002580 <MX_TIM4_Init+0xfc>)
 8002508:	f002 fd0e 	bl	8004f28 <HAL_TIM_PWM_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002512:	f7ff fe1b 	bl	800214c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800251a:	2300      	movs	r3, #0
 800251c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800251e:	f107 0320 	add.w	r3, r7, #32
 8002522:	4619      	mov	r1, r3
 8002524:	4816      	ldr	r0, [pc, #88]	; (8002580 <MX_TIM4_Init+0xfc>)
 8002526:	f003 fabb 	bl	8005aa0 <HAL_TIMEx_MasterConfigSynchronization>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002530:	f7ff fe0c 	bl	800214c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002534:	2360      	movs	r3, #96	; 0x60
 8002536:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002544:	1d3b      	adds	r3, r7, #4
 8002546:	2200      	movs	r2, #0
 8002548:	4619      	mov	r1, r3
 800254a:	480d      	ldr	r0, [pc, #52]	; (8002580 <MX_TIM4_Init+0xfc>)
 800254c:	f002 fe0e 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002556:	f7ff fdf9 	bl	800214c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	2204      	movs	r2, #4
 800255e:	4619      	mov	r1, r3
 8002560:	4807      	ldr	r0, [pc, #28]	; (8002580 <MX_TIM4_Init+0xfc>)
 8002562:	f002 fe03 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 800256c:	f7ff fdee 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002570:	4803      	ldr	r0, [pc, #12]	; (8002580 <MX_TIM4_Init+0xfc>)
 8002572:	f000 f967 	bl	8002844 <HAL_TIM_MspPostInit>

}
 8002576:	bf00      	nop
 8002578:	3738      	adds	r7, #56	; 0x38
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	2000040c 	.word	0x2000040c
 8002584:	40000800 	.word	0x40000800

08002588 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08e      	sub	sp, #56	; 0x38
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800258e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	605a      	str	r2, [r3, #4]
 8002598:	609a      	str	r2, [r3, #8]
 800259a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800259c:	f107 0320 	add.w	r3, r7, #32
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025a6:	1d3b      	adds	r3, r7, #4
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
 80025b4:	615a      	str	r2, [r3, #20]
 80025b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80025b8:	4b2c      	ldr	r3, [pc, #176]	; (800266c <MX_TIM5_Init+0xe4>)
 80025ba:	4a2d      	ldr	r2, [pc, #180]	; (8002670 <MX_TIM5_Init+0xe8>)
 80025bc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80025be:	4b2b      	ldr	r3, [pc, #172]	; (800266c <MX_TIM5_Init+0xe4>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025c4:	4b29      	ldr	r3, [pc, #164]	; (800266c <MX_TIM5_Init+0xe4>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 80025ca:	4b28      	ldr	r3, [pc, #160]	; (800266c <MX_TIM5_Init+0xe4>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d0:	4b26      	ldr	r3, [pc, #152]	; (800266c <MX_TIM5_Init+0xe4>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d6:	4b25      	ldr	r3, [pc, #148]	; (800266c <MX_TIM5_Init+0xe4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80025dc:	4823      	ldr	r0, [pc, #140]	; (800266c <MX_TIM5_Init+0xe4>)
 80025de:	f002 fc54 	bl	8004e8a <HAL_TIM_Base_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 80025e8:	f7ff fdb0 	bl	800214c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80025f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025f6:	4619      	mov	r1, r3
 80025f8:	481c      	ldr	r0, [pc, #112]	; (800266c <MX_TIM5_Init+0xe4>)
 80025fa:	f002 fe79 	bl	80052f0 <HAL_TIM_ConfigClockSource>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8002604:	f7ff fda2 	bl	800214c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002608:	4818      	ldr	r0, [pc, #96]	; (800266c <MX_TIM5_Init+0xe4>)
 800260a:	f002 fc8d 	bl	8004f28 <HAL_TIM_PWM_Init>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8002614:	f7ff fd9a 	bl	800214c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002618:	2300      	movs	r3, #0
 800261a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261c:	2300      	movs	r3, #0
 800261e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002620:	f107 0320 	add.w	r3, r7, #32
 8002624:	4619      	mov	r1, r3
 8002626:	4811      	ldr	r0, [pc, #68]	; (800266c <MX_TIM5_Init+0xe4>)
 8002628:	f003 fa3a 	bl	8005aa0 <HAL_TIMEx_MasterConfigSynchronization>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8002632:	f7ff fd8b 	bl	800214c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002636:	2360      	movs	r3, #96	; 0x60
 8002638:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	2200      	movs	r2, #0
 800264a:	4619      	mov	r1, r3
 800264c:	4807      	ldr	r0, [pc, #28]	; (800266c <MX_TIM5_Init+0xe4>)
 800264e:	f002 fd8d 	bl	800516c <HAL_TIM_PWM_ConfigChannel>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8002658:	f7ff fd78 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800265c:	4803      	ldr	r0, [pc, #12]	; (800266c <MX_TIM5_Init+0xe4>)
 800265e:	f000 f8f1 	bl	8002844 <HAL_TIM_MspPostInit>

}
 8002662:	bf00      	nop
 8002664:	3738      	adds	r7, #56	; 0x38
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000454 	.word	0x20000454
 8002670:	40000c00 	.word	0x40000c00

08002674 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002684:	d14e      	bne.n	8002724 <HAL_TIM_Base_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]
 800268a:	4b66      	ldr	r3, [pc, #408]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	4a65      	ldr	r2, [pc, #404]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6413      	str	r3, [r2, #64]	; 0x40
 8002696:	4b63      	ldr	r3, [pc, #396]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Stream6;
 80026a2:	4b61      	ldr	r3, [pc, #388]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026a4:	4a61      	ldr	r2, [pc, #388]	; (800282c <HAL_TIM_Base_MspInit+0x1b8>)
 80026a6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Channel = DMA_CHANNEL_3;
 80026a8:	4b5f      	ldr	r3, [pc, #380]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026aa:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80026ae:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026b0:	4b5d      	ldr	r3, [pc, #372]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026b2:	2240      	movs	r2, #64	; 0x40
 80026b4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80026b6:	4b5c      	ldr	r3, [pc, #368]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80026bc:	4b5a      	ldr	r3, [pc, #360]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026c2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026c4:	4b58      	ldr	r3, [pc, #352]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026ca:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026cc:	4b56      	ldr	r3, [pc, #344]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026d2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 80026d4:	4b54      	ldr	r3, [pc, #336]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 80026da:	4b53      	ldr	r3, [pc, #332]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026e0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2_ch4.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026e2:	4b51      	ldr	r3, [pc, #324]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026e4:	2204      	movs	r2, #4
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch2_ch4.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80026e8:	4b4f      	ldr	r3, [pc, #316]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch2_ch4.Init.MemBurst = DMA_MBURST_SINGLE;
 80026ee:	4b4e      	ldr	r3, [pc, #312]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch2_ch4.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80026f4:	4b4c      	ldr	r3, [pc, #304]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 80026fa:	484b      	ldr	r0, [pc, #300]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 80026fc:	f001 f934 	bl	8003968 <HAL_DMA_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_TIM_Base_MspInit+0x96>
    {
      Error_Handler();
 8002706:	f7ff fd21 	bl	800214c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a46      	ldr	r2, [pc, #280]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
 8002710:	4a45      	ldr	r2, [pc, #276]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a43      	ldr	r2, [pc, #268]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
 800271c:	4a42      	ldr	r2, [pc, #264]	; (8002828 <HAL_TIM_Base_MspInit+0x1b4>)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002722:	e07a      	b.n	800281a <HAL_TIM_Base_MspInit+0x1a6>
  else if(tim_baseHandle->Instance==TIM3)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a41      	ldr	r2, [pc, #260]	; (8002830 <HAL_TIM_Base_MspInit+0x1bc>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d14e      	bne.n	80027cc <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	4b3c      	ldr	r3, [pc, #240]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	4a3b      	ldr	r2, [pc, #236]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
 800273e:	4b39      	ldr	r3, [pc, #228]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 800274a:	4b3a      	ldr	r3, [pc, #232]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800274c:	4a3a      	ldr	r2, [pc, #232]	; (8002838 <HAL_TIM_Base_MspInit+0x1c4>)
 800274e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8002750:	4b38      	ldr	r3, [pc, #224]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002752:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002756:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002758:	4b36      	ldr	r3, [pc, #216]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800275a:	2240      	movs	r2, #64	; 0x40
 800275c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800275e:	4b35      	ldr	r3, [pc, #212]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002760:	2200      	movs	r2, #0
 8002762:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8002764:	4b33      	ldr	r3, [pc, #204]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276a:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800276c:	4b31      	ldr	r3, [pc, #196]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800276e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002772:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002774:	4b2f      	ldr	r3, [pc, #188]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002776:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800277a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 800277c:	4b2d      	ldr	r3, [pc, #180]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800277e:	2200      	movs	r2, #0
 8002780:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_HIGH;
 8002782:	4b2c      	ldr	r3, [pc, #176]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002784:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002788:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800278a:	4b2a      	ldr	r3, [pc, #168]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800278c:	2204      	movs	r2, #4
 800278e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002790:	4b28      	ldr	r3, [pc, #160]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 8002796:	4b27      	ldr	r3, [pc, #156]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 8002798:	2200      	movs	r2, #0
 800279a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800279c:	4b25      	ldr	r3, [pc, #148]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 800279e:	2200      	movs	r2, #0
 80027a0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80027a2:	4824      	ldr	r0, [pc, #144]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 80027a4:	f001 f8e0 	bl	8003968 <HAL_DMA_Init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_TIM_Base_MspInit+0x13e>
      Error_Handler();
 80027ae:	f7ff fccd 	bl	800214c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a1f      	ldr	r2, [pc, #124]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
 80027b8:	4a1e      	ldr	r2, [pc, #120]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a1c      	ldr	r2, [pc, #112]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 80027c2:	621a      	str	r2, [r3, #32]
 80027c4:	4a1b      	ldr	r2, [pc, #108]	; (8002834 <HAL_TIM_Base_MspInit+0x1c0>)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80027ca:	e026      	b.n	800281a <HAL_TIM_Base_MspInit+0x1a6>
  else if(tim_baseHandle->Instance==TIM4)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a1a      	ldr	r2, [pc, #104]	; (800283c <HAL_TIM_Base_MspInit+0x1c8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d10e      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	4b12      	ldr	r3, [pc, #72]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a11      	ldr	r2, [pc, #68]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 80027e0:	f043 0304 	orr.w	r3, r3, #4
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	68fb      	ldr	r3, [r7, #12]
}
 80027f2:	e012      	b.n	800281a <HAL_TIM_Base_MspInit+0x1a6>
  else if(tim_baseHandle->Instance==TIM5)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a11      	ldr	r2, [pc, #68]	; (8002840 <HAL_TIM_Base_MspInit+0x1cc>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10d      	bne.n	800281a <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	4b08      	ldr	r3, [pc, #32]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	4a07      	ldr	r2, [pc, #28]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002808:	f043 0308 	orr.w	r3, r3, #8
 800280c:	6413      	str	r3, [r2, #64]	; 0x40
 800280e:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_TIM_Base_MspInit+0x1b0>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
}
 800281a:	bf00      	nop
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800
 8002828:	2000049c 	.word	0x2000049c
 800282c:	400260a0 	.word	0x400260a0
 8002830:	40000400 	.word	0x40000400
 8002834:	200004fc 	.word	0x200004fc
 8002838:	40026040 	.word	0x40026040
 800283c:	40000800 	.word	0x40000800
 8002840:	40000c00 	.word	0x40000c00

08002844 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08c      	sub	sp, #48	; 0x30
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 031c 	add.w	r3, r7, #28
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002864:	d11e      	bne.n	80028a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	61bb      	str	r3, [r7, #24]
 800286a:	4b46      	ldr	r3, [pc, #280]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a45      	ldr	r2, [pc, #276]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b43      	ldr	r3, [pc, #268]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	61bb      	str	r3, [r7, #24]
 8002880:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002882:	2308      	movs	r3, #8
 8002884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002892:	2301      	movs	r3, #1
 8002894:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	f107 031c 	add.w	r3, r7, #28
 800289a:	4619      	mov	r1, r3
 800289c:	483a      	ldr	r0, [pc, #232]	; (8002988 <HAL_TIM_MspPostInit+0x144>)
 800289e:	f001 fc65 	bl	800416c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80028a2:	e06a      	b.n	800297a <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM3)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a38      	ldr	r2, [pc, #224]	; (800298c <HAL_TIM_MspPostInit+0x148>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d11e      	bne.n	80028ec <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
 80028b2:	4b34      	ldr	r3, [pc, #208]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a33      	ldr	r2, [pc, #204]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 80028b8:	f043 0302 	orr.w	r3, r3, #2
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b31      	ldr	r3, [pc, #196]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ce:	2302      	movs	r3, #2
 80028d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d6:	2300      	movs	r3, #0
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028da:	2302      	movs	r3, #2
 80028dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	482a      	ldr	r0, [pc, #168]	; (8002990 <HAL_TIM_MspPostInit+0x14c>)
 80028e6:	f001 fc41 	bl	800416c <HAL_GPIO_Init>
}
 80028ea:	e046      	b.n	800297a <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM4)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a28      	ldr	r2, [pc, #160]	; (8002994 <HAL_TIM_MspPostInit+0x150>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d11e      	bne.n	8002934 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	4b22      	ldr	r3, [pc, #136]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a21      	ldr	r2, [pc, #132]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002900:	f043 0302 	orr.w	r3, r3, #2
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b1f      	ldr	r3, [pc, #124]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002912:	23c0      	movs	r3, #192	; 0xc0
 8002914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	2302      	movs	r3, #2
 8002918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291e:	2300      	movs	r3, #0
 8002920:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002922:	2302      	movs	r3, #2
 8002924:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002926:	f107 031c 	add.w	r3, r7, #28
 800292a:	4619      	mov	r1, r3
 800292c:	4818      	ldr	r0, [pc, #96]	; (8002990 <HAL_TIM_MspPostInit+0x14c>)
 800292e:	f001 fc1d 	bl	800416c <HAL_GPIO_Init>
}
 8002932:	e022      	b.n	800297a <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM5)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a17      	ldr	r2, [pc, #92]	; (8002998 <HAL_TIM_MspPostInit+0x154>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d11d      	bne.n	800297a <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b10      	ldr	r3, [pc, #64]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	4a0f      	ldr	r2, [pc, #60]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6313      	str	r3, [r2, #48]	; 0x30
 800294e:	4b0d      	ldr	r3, [pc, #52]	; (8002984 <HAL_TIM_MspPostInit+0x140>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800295a:	2301      	movs	r3, #1
 800295c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295e:	2302      	movs	r3, #2
 8002960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002966:	2300      	movs	r3, #0
 8002968:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800296a:	2302      	movs	r3, #2
 800296c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296e:	f107 031c 	add.w	r3, r7, #28
 8002972:	4619      	mov	r1, r3
 8002974:	4804      	ldr	r0, [pc, #16]	; (8002988 <HAL_TIM_MspPostInit+0x144>)
 8002976:	f001 fbf9 	bl	800416c <HAL_GPIO_Init>
}
 800297a:	bf00      	nop
 800297c:	3730      	adds	r7, #48	; 0x30
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800
 8002988:	40020000 	.word	0x40020000
 800298c:	40000400 	.word	0x40000400
 8002990:	40020400 	.word	0x40020400
 8002994:	40000800 	.word	0x40000800
 8002998:	40000c00 	.word	0x40000c00

0800299c <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80029a0:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029a2:	4a11      	ldr	r2, [pc, #68]	; (80029e8 <MX_USART6_UART_Init+0x4c>)
 80029a4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 416666;
 80029a6:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029a8:	4a10      	ldr	r2, [pc, #64]	; (80029ec <MX_USART6_UART_Init+0x50>)
 80029aa:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80029ac:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80029b8:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029c0:	220c      	movs	r2, #12
 80029c2:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029c4:	4b07      	ldr	r3, [pc, #28]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80029d0:	4804      	ldr	r0, [pc, #16]	; (80029e4 <MX_USART6_UART_Init+0x48>)
 80029d2:	f003 f8e1 	bl	8005b98 <HAL_UART_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_USART6_UART_Init+0x44>
  {
    Error_Handler();
 80029dc:	f7ff fbb6 	bl	800214c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	2000055c 	.word	0x2000055c
 80029e8:	40011400 	.word	0x40011400
 80029ec:	00065b9a 	.word	0x00065b9a

080029f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08a      	sub	sp, #40	; 0x28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a50      	ldr	r2, [pc, #320]	; (8002b50 <HAL_UART_MspInit+0x160>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	f040 809a 	bne.w	8002b48 <HAL_UART_MspInit+0x158>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	4b4e      	ldr	r3, [pc, #312]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1c:	4a4d      	ldr	r2, [pc, #308]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a1e:	f043 0320 	orr.w	r3, r3, #32
 8002a22:	6453      	str	r3, [r2, #68]	; 0x44
 8002a24:	4b4b      	ldr	r3, [pc, #300]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a28:	f003 0320 	and.w	r3, r3, #32
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a30:	2300      	movs	r3, #0
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	4b47      	ldr	r3, [pc, #284]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	4a46      	ldr	r2, [pc, #280]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a3a:	f043 0304 	orr.w	r3, r3, #4
 8002a3e:	6313      	str	r3, [r2, #48]	; 0x30
 8002a40:	4b44      	ldr	r3, [pc, #272]	; (8002b54 <HAL_UART_MspInit+0x164>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a4c:	23c0      	movs	r3, #192	; 0xc0
 8002a4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a50:	2302      	movs	r3, #2
 8002a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a5c:	2308      	movs	r3, #8
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a60:	f107 0314 	add.w	r3, r7, #20
 8002a64:	4619      	mov	r1, r3
 8002a66:	483c      	ldr	r0, [pc, #240]	; (8002b58 <HAL_UART_MspInit+0x168>)
 8002a68:	f001 fb80 	bl	800416c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002a6c:	4b3b      	ldr	r3, [pc, #236]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a6e:	4a3c      	ldr	r2, [pc, #240]	; (8002b60 <HAL_UART_MspInit+0x170>)
 8002a70:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002a72:	4b3a      	ldr	r3, [pc, #232]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a74:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002a78:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a7a:	4b38      	ldr	r3, [pc, #224]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a80:	4b36      	ldr	r3, [pc, #216]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a86:	4b35      	ldr	r3, [pc, #212]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a8c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a8e:	4b33      	ldr	r3, [pc, #204]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a94:	4b31      	ldr	r3, [pc, #196]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002a9a:	4b30      	ldr	r3, [pc, #192]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002aa0:	4b2e      	ldr	r3, [pc, #184]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002aa2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002aa6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002aaa:	2204      	movs	r2, #4
 8002aac:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8002aae:	4b2b      	ldr	r3, [pc, #172]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002ab4:	4b29      	ldr	r3, [pc, #164]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002aba:	4b28      	ldr	r3, [pc, #160]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002ac0:	4826      	ldr	r0, [pc, #152]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002ac2:	f000 ff51 	bl	8003968 <HAL_DMA_Init>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002acc:	f7ff fb3e 	bl	800214c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a22      	ldr	r2, [pc, #136]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002ad4:	639a      	str	r2, [r3, #56]	; 0x38
 8002ad6:	4a21      	ldr	r2, [pc, #132]	; (8002b5c <HAL_UART_MspInit+0x16c>)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002adc:	4b21      	ldr	r3, [pc, #132]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002ade:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <HAL_UART_MspInit+0x178>)
 8002ae0:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002ae2:	4b20      	ldr	r3, [pc, #128]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002ae4:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002ae8:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002aea:	4b1e      	ldr	r3, [pc, #120]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002aec:	2240      	movs	r2, #64	; 0x40
 8002aee:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af0:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002af6:	4b1b      	ldr	r3, [pc, #108]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002af8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002afc:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002afe:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b04:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002b0a:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b16:	4b13      	ldr	r3, [pc, #76]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002b1c:	4811      	ldr	r0, [pc, #68]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b1e:	f000 ff23 	bl	8003968 <HAL_DMA_Init>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002b28:	f7ff fb10 	bl	800214c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a0d      	ldr	r2, [pc, #52]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b30:	635a      	str	r2, [r3, #52]	; 0x34
 8002b32:	4a0c      	ldr	r2, [pc, #48]	; (8002b64 <HAL_UART_MspInit+0x174>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	2047      	movs	r0, #71	; 0x47
 8002b3e:	f000 fedc 	bl	80038fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002b42:	2047      	movs	r0, #71	; 0x47
 8002b44:	f000 fef5 	bl	8003932 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002b48:	bf00      	nop
 8002b4a:	3728      	adds	r7, #40	; 0x28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40011400 	.word	0x40011400
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40020800 	.word	0x40020800
 8002b5c:	200005a0 	.word	0x200005a0
 8002b60:	40026428 	.word	0x40026428
 8002b64:	20000600 	.word	0x20000600
 8002b68:	400264a0 	.word	0x400264a0

08002b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ba4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b70:	480d      	ldr	r0, [pc, #52]	; (8002ba8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b72:	490e      	ldr	r1, [pc, #56]	; (8002bac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b74:	4a0e      	ldr	r2, [pc, #56]	; (8002bb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b78:	e002      	b.n	8002b80 <LoopCopyDataInit>

08002b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b7e:	3304      	adds	r3, #4

08002b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b84:	d3f9      	bcc.n	8002b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b86:	4a0b      	ldr	r2, [pc, #44]	; (8002bb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b88:	4c0b      	ldr	r4, [pc, #44]	; (8002bb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b8c:	e001      	b.n	8002b92 <LoopFillZerobss>

08002b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b90:	3204      	adds	r2, #4

08002b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b94:	d3fb      	bcc.n	8002b8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b96:	f7ff fb79 	bl	800228c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b9a:	f004 fa93 	bl	80070c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b9e:	f7fe fe2b 	bl	80017f8 <main>
  bx  lr    
 8002ba2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ba4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bac:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002bb0:	080071f8 	.word	0x080071f8
  ldr r2, =_sbss
 8002bb4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002bb8:	20000664 	.word	0x20000664

08002bbc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bbc:	e7fe      	b.n	8002bbc <CAN1_RX0_IRQHandler>
	...

08002bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	; (8002c00 <HAL_Init+0x40>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	; (8002c00 <HAL_Init+0x40>)
 8002bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	; (8002c00 <HAL_Init+0x40>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <HAL_Init+0x40>)
 8002bd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bdc:	4b08      	ldr	r3, [pc, #32]	; (8002c00 <HAL_Init+0x40>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a07      	ldr	r2, [pc, #28]	; (8002c00 <HAL_Init+0x40>)
 8002be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002be8:	2003      	movs	r0, #3
 8002bea:	f000 fe7b 	bl	80038e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bee:	200f      	movs	r0, #15
 8002bf0:	f000 f808 	bl	8002c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bf4:	f7ff fab0 	bl	8002158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023c00 	.word	0x40023c00

08002c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c0c:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <HAL_InitTick+0x54>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_InitTick+0x58>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4619      	mov	r1, r3
 8002c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 fe93 	bl	800394e <HAL_SYSTICK_Config>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e00e      	b.n	8002c50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b0f      	cmp	r3, #15
 8002c36:	d80a      	bhi.n	8002c4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c40:	f000 fe5b 	bl	80038fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c44:	4a06      	ldr	r2, [pc, #24]	; (8002c60 <HAL_InitTick+0x5c>)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e000      	b.n	8002c50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	2000000c 	.word	0x2000000c
 8002c5c:	20000014 	.word	0x20000014
 8002c60:	20000010 	.word	0x20000010

08002c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HAL_IncTick+0x20>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_IncTick+0x24>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4413      	add	r3, r2
 8002c74:	4a04      	ldr	r2, [pc, #16]	; (8002c88 <HAL_IncTick+0x24>)
 8002c76:	6013      	str	r3, [r2, #0]
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	20000014 	.word	0x20000014
 8002c88:	20000660 	.word	0x20000660

08002c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <HAL_GetTick+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000660 	.word	0x20000660

08002ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cac:	f7ff ffee 	bl	8002c8c <HAL_GetTick>
 8002cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbc:	d005      	beq.n	8002cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <HAL_Delay+0x44>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cca:	bf00      	nop
 8002ccc:	f7ff ffde 	bl	8002c8c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d8f7      	bhi.n	8002ccc <HAL_Delay+0x28>
  {
  }
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000014 	.word	0x20000014

08002cec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e033      	b.n	8002d6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d109      	bne.n	8002d1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7fe fa1a 	bl	8001144 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d118      	bne.n	8002d5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d32:	f023 0302 	bic.w	r3, r3, #2
 8002d36:	f043 0202 	orr.w	r2, r3, #2
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 fb78 	bl	8003434 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f023 0303 	bic.w	r3, r3, #3
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40
 8002d5a:	e001      	b.n	8002d60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	f003 0320 	and.w	r3, r3, #32
 8002da0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d049      	beq.n	8002e3c <HAL_ADC_IRQHandler+0xca>
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d046      	beq.n	8002e3c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f003 0310 	and.w	r3, r3, #16
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d105      	bne.n	8002dc6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d12b      	bne.n	8002e2c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d127      	bne.n	8002e2c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d119      	bne.n	8002e2c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0220 	bic.w	r2, r2, #32
 8002e06:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d105      	bne.n	8002e2c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	f043 0201 	orr.w	r2, r3, #1
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f7ff f8db 	bl	8001fe8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f06f 0212 	mvn.w	r2, #18
 8002e3a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d057      	beq.n	8002f02 <HAL_ADC_IRQHandler+0x190>
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d054      	beq.n	8002f02 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f003 0310 	and.w	r3, r3, #16
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d105      	bne.n	8002e70 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d139      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e84:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d006      	beq.n	8002e9a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d12b      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d124      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11d      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d119      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ecc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d105      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f043 0201 	orr.w	r2, r3, #1
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 fc1c 	bl	8003730 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f06f 020c 	mvn.w	r2, #12
 8002f00:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f10:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d017      	beq.n	8002f48 <HAL_ADC_IRQHandler+0x1d6>
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d014      	beq.n	8002f48 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d10d      	bne.n	8002f48 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f945 	bl	80031c8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f06f 0201 	mvn.w	r2, #1
 8002f46:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f56:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d015      	beq.n	8002f8a <HAL_ADC_IRQHandler+0x218>
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d012      	beq.n	8002f8a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f68:	f043 0202 	orr.w	r2, r3, #2
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0220 	mvn.w	r2, #32
 8002f78:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f92e 	bl	80031dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0220 	mvn.w	r2, #32
 8002f88:	601a      	str	r2, [r3, #0]
  }
}
 8002f8a:	bf00      	nop
 8002f8c:	3718      	adds	r7, #24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
	...

08002f94 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_ADC_Start_DMA+0x1e>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e0e9      	b.n	8003186 <HAL_ADC_Start_DMA+0x1f2>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d018      	beq.n	8002ffa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fd8:	4b6d      	ldr	r3, [pc, #436]	; (8003190 <HAL_ADC_Start_DMA+0x1fc>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a6d      	ldr	r2, [pc, #436]	; (8003194 <HAL_ADC_Start_DMA+0x200>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	0c9a      	lsrs	r2, r3, #18
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002fec:	e002      	b.n	8002ff4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f9      	bne.n	8002fee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003008:	d107      	bne.n	800301a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003018:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 0301 	and.w	r3, r3, #1
 8003024:	2b01      	cmp	r3, #1
 8003026:	f040 80a1 	bne.w	800316c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003032:	f023 0301 	bic.w	r3, r3, #1
 8003036:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003048:	2b00      	cmp	r3, #0
 800304a:	d007      	beq.n	800305c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003054:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003064:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003068:	d106      	bne.n	8003078 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	f023 0206 	bic.w	r2, r3, #6
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	645a      	str	r2, [r3, #68]	; 0x44
 8003076:	e002      	b.n	800307e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003086:	4b44      	ldr	r3, [pc, #272]	; (8003198 <HAL_ADC_Start_DMA+0x204>)
 8003088:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308e:	4a43      	ldr	r2, [pc, #268]	; (800319c <HAL_ADC_Start_DMA+0x208>)
 8003090:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003096:	4a42      	ldr	r2, [pc, #264]	; (80031a0 <HAL_ADC_Start_DMA+0x20c>)
 8003098:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309e:	4a41      	ldr	r2, [pc, #260]	; (80031a4 <HAL_ADC_Start_DMA+0x210>)
 80030a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80030ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	334c      	adds	r3, #76	; 0x4c
 80030d6:	4619      	mov	r1, r3
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f000 fcf2 	bl	8003ac4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d12a      	bne.n	8003142 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a2d      	ldr	r2, [pc, #180]	; (80031a8 <HAL_ADC_Start_DMA+0x214>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d015      	beq.n	8003122 <HAL_ADC_Start_DMA+0x18e>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a2c      	ldr	r2, [pc, #176]	; (80031ac <HAL_ADC_Start_DMA+0x218>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d105      	bne.n	800310c <HAL_ADC_Start_DMA+0x178>
 8003100:	4b25      	ldr	r3, [pc, #148]	; (8003198 <HAL_ADC_Start_DMA+0x204>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00a      	beq.n	8003122 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a27      	ldr	r2, [pc, #156]	; (80031b0 <HAL_ADC_Start_DMA+0x21c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d136      	bne.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
 8003116:	4b20      	ldr	r3, [pc, #128]	; (8003198 <HAL_ADC_Start_DMA+0x204>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 0310 	and.w	r3, r3, #16
 800311e:	2b00      	cmp	r3, #0
 8003120:	d130      	bne.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d129      	bne.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	e020      	b.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a18      	ldr	r2, [pc, #96]	; (80031a8 <HAL_ADC_Start_DMA+0x214>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d11b      	bne.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d114      	bne.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	e00b      	b.n	8003184 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	f043 0210 	orr.w	r2, r3, #16
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	f043 0201 	orr.w	r2, r3, #1
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	2000000c 	.word	0x2000000c
 8003194:	431bde83 	.word	0x431bde83
 8003198:	40012300 	.word	0x40012300
 800319c:	0800362d 	.word	0x0800362d
 80031a0:	080036e7 	.word	0x080036e7
 80031a4:	08003703 	.word	0x08003703
 80031a8:	40012000 	.word	0x40012000
 80031ac:	40012100 	.word	0x40012100
 80031b0:	40012200 	.word	0x40012200

080031b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003204:	2b01      	cmp	r3, #1
 8003206:	d101      	bne.n	800320c <HAL_ADC_ConfigChannel+0x1c>
 8003208:	2302      	movs	r3, #2
 800320a:	e105      	b.n	8003418 <HAL_ADC_ConfigChannel+0x228>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b09      	cmp	r3, #9
 800321a:	d925      	bls.n	8003268 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68d9      	ldr	r1, [r3, #12]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	b29b      	uxth	r3, r3
 8003228:	461a      	mov	r2, r3
 800322a:	4613      	mov	r3, r2
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	4413      	add	r3, r2
 8003230:	3b1e      	subs	r3, #30
 8003232:	2207      	movs	r2, #7
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	43da      	mvns	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	400a      	ands	r2, r1
 8003240:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68d9      	ldr	r1, [r3, #12]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	b29b      	uxth	r3, r3
 8003252:	4618      	mov	r0, r3
 8003254:	4603      	mov	r3, r0
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	4403      	add	r3, r0
 800325a:	3b1e      	subs	r3, #30
 800325c:	409a      	lsls	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	60da      	str	r2, [r3, #12]
 8003266:	e022      	b.n	80032ae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6919      	ldr	r1, [r3, #16]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	b29b      	uxth	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	4613      	mov	r3, r2
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	4413      	add	r3, r2
 800327c:	2207      	movs	r2, #7
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	43da      	mvns	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	400a      	ands	r2, r1
 800328a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6919      	ldr	r1, [r3, #16]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	b29b      	uxth	r3, r3
 800329c:	4618      	mov	r0, r3
 800329e:	4603      	mov	r3, r0
 80032a0:	005b      	lsls	r3, r3, #1
 80032a2:	4403      	add	r3, r0
 80032a4:	409a      	lsls	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b06      	cmp	r3, #6
 80032b4:	d824      	bhi.n	8003300 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4413      	add	r3, r2
 80032c6:	3b05      	subs	r3, #5
 80032c8:	221f      	movs	r2, #31
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	43da      	mvns	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	400a      	ands	r2, r1
 80032d6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	4618      	mov	r0, r3
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	4613      	mov	r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	4413      	add	r3, r2
 80032f0:	3b05      	subs	r3, #5
 80032f2:	fa00 f203 	lsl.w	r2, r0, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	635a      	str	r2, [r3, #52]	; 0x34
 80032fe:	e04c      	b.n	800339a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b0c      	cmp	r3, #12
 8003306:	d824      	bhi.n	8003352 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	3b23      	subs	r3, #35	; 0x23
 800331a:	221f      	movs	r2, #31
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43da      	mvns	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	400a      	ands	r2, r1
 8003328:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	b29b      	uxth	r3, r3
 8003336:	4618      	mov	r0, r3
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	3b23      	subs	r3, #35	; 0x23
 8003344:	fa00 f203 	lsl.w	r2, r0, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	631a      	str	r2, [r3, #48]	; 0x30
 8003350:	e023      	b.n	800339a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	3b41      	subs	r3, #65	; 0x41
 8003364:	221f      	movs	r2, #31
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43da      	mvns	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	400a      	ands	r2, r1
 8003372:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	b29b      	uxth	r3, r3
 8003380:	4618      	mov	r0, r3
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	3b41      	subs	r3, #65	; 0x41
 800338e:	fa00 f203 	lsl.w	r2, r0, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800339a:	4b22      	ldr	r3, [pc, #136]	; (8003424 <HAL_ADC_ConfigChannel+0x234>)
 800339c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a21      	ldr	r2, [pc, #132]	; (8003428 <HAL_ADC_ConfigChannel+0x238>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d109      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x1cc>
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b12      	cmp	r3, #18
 80033ae:	d105      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a19      	ldr	r2, [pc, #100]	; (8003428 <HAL_ADC_ConfigChannel+0x238>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d123      	bne.n	800340e <HAL_ADC_ConfigChannel+0x21e>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2b10      	cmp	r3, #16
 80033cc:	d003      	beq.n	80033d6 <HAL_ADC_ConfigChannel+0x1e6>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b11      	cmp	r3, #17
 80033d4:	d11b      	bne.n	800340e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b10      	cmp	r3, #16
 80033e8:	d111      	bne.n	800340e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033ea:	4b10      	ldr	r3, [pc, #64]	; (800342c <HAL_ADC_ConfigChannel+0x23c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a10      	ldr	r2, [pc, #64]	; (8003430 <HAL_ADC_ConfigChannel+0x240>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	0c9a      	lsrs	r2, r3, #18
 80033f6:	4613      	mov	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003400:	e002      	b.n	8003408 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	3b01      	subs	r3, #1
 8003406:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1f9      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	40012300 	.word	0x40012300
 8003428:	40012000 	.word	0x40012000
 800342c:	2000000c 	.word	0x2000000c
 8003430:	431bde83 	.word	0x431bde83

08003434 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800343c:	4b79      	ldr	r3, [pc, #484]	; (8003624 <ADC_Init+0x1f0>)
 800343e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	431a      	orrs	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003468:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	021a      	lsls	r2, r3, #8
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800348c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6859      	ldr	r1, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6899      	ldr	r1, [r3, #8]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c6:	4a58      	ldr	r2, [pc, #352]	; (8003628 <ADC_Init+0x1f4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d022      	beq.n	8003512 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6899      	ldr	r1, [r3, #8]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6899      	ldr	r1, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	e00f      	b.n	8003532 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003520:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003530:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f022 0202 	bic.w	r2, r2, #2
 8003540:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6899      	ldr	r1, [r3, #8]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	7e1b      	ldrb	r3, [r3, #24]
 800354c:	005a      	lsls	r2, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3020 	ldrb.w	r3, [r3, #32]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d01b      	beq.n	8003598 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800356e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800357e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6859      	ldr	r1, [r3, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358a:	3b01      	subs	r3, #1
 800358c:	035a      	lsls	r2, r3, #13
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	605a      	str	r2, [r3, #4]
 8003596:	e007      	b.n	80035a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80035b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	3b01      	subs	r3, #1
 80035c4:	051a      	lsls	r2, r3, #20
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80035dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6899      	ldr	r1, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035ea:	025a      	lsls	r2, r3, #9
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003602:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6899      	ldr	r1, [r3, #8]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	029a      	lsls	r2, r3, #10
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	609a      	str	r2, [r3, #8]
}
 8003618:	bf00      	nop
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr
 8003624:	40012300 	.word	0x40012300
 8003628:	0f000001 	.word	0x0f000001

0800362c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003638:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003642:	2b00      	cmp	r3, #0
 8003644:	d13c      	bne.n	80036c0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d12b      	bne.n	80036b8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003664:	2b00      	cmp	r3, #0
 8003666:	d127      	bne.n	80036b8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003672:	2b00      	cmp	r3, #0
 8003674:	d006      	beq.n	8003684 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003680:	2b00      	cmp	r3, #0
 8003682:	d119      	bne.n	80036b8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0220 	bic.w	r2, r2, #32
 8003692:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	f043 0201 	orr.w	r2, r3, #1
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7fe fc95 	bl	8001fe8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80036be:	e00e      	b.n	80036de <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f003 0310 	and.w	r3, r3, #16
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f7ff fd85 	bl	80031dc <HAL_ADC_ErrorCallback>
}
 80036d2:	e004      	b.n	80036de <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	4798      	blx	r3
}
 80036de:	bf00      	nop
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b084      	sub	sp, #16
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f7ff fd5d 	bl	80031b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036fa:	bf00      	nop
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2240      	movs	r2, #64	; 0x40
 8003714:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371a:	f043 0204 	orr.w	r2, r3, #4
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f7ff fd5a 	bl	80031dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003728:	bf00      	nop
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003754:	4b0c      	ldr	r3, [pc, #48]	; (8003788 <__NVIC_SetPriorityGrouping+0x44>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003760:	4013      	ands	r3, r2
 8003762:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800376c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003776:	4a04      	ldr	r2, [pc, #16]	; (8003788 <__NVIC_SetPriorityGrouping+0x44>)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	60d3      	str	r3, [r2, #12]
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	e000ed00 	.word	0xe000ed00

0800378c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003790:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	0a1b      	lsrs	r3, r3, #8
 8003796:	f003 0307 	and.w	r3, r3, #7
}
 800379a:	4618      	mov	r0, r3
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	4603      	mov	r3, r0
 80037b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	db0b      	blt.n	80037d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037ba:	79fb      	ldrb	r3, [r7, #7]
 80037bc:	f003 021f 	and.w	r2, r3, #31
 80037c0:	4907      	ldr	r1, [pc, #28]	; (80037e0 <__NVIC_EnableIRQ+0x38>)
 80037c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c6:	095b      	lsrs	r3, r3, #5
 80037c8:	2001      	movs	r0, #1
 80037ca:	fa00 f202 	lsl.w	r2, r0, r2
 80037ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	e000e100 	.word	0xe000e100

080037e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	6039      	str	r1, [r7, #0]
 80037ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	db0a      	blt.n	800380e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	b2da      	uxtb	r2, r3
 80037fc:	490c      	ldr	r1, [pc, #48]	; (8003830 <__NVIC_SetPriority+0x4c>)
 80037fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003802:	0112      	lsls	r2, r2, #4
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	440b      	add	r3, r1
 8003808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800380c:	e00a      	b.n	8003824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	b2da      	uxtb	r2, r3
 8003812:	4908      	ldr	r1, [pc, #32]	; (8003834 <__NVIC_SetPriority+0x50>)
 8003814:	79fb      	ldrb	r3, [r7, #7]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	3b04      	subs	r3, #4
 800381c:	0112      	lsls	r2, r2, #4
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	440b      	add	r3, r1
 8003822:	761a      	strb	r2, [r3, #24]
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	e000e100 	.word	0xe000e100
 8003834:	e000ed00 	.word	0xe000ed00

08003838 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003838:	b480      	push	{r7}
 800383a:	b089      	sub	sp, #36	; 0x24
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f003 0307 	and.w	r3, r3, #7
 800384a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f1c3 0307 	rsb	r3, r3, #7
 8003852:	2b04      	cmp	r3, #4
 8003854:	bf28      	it	cs
 8003856:	2304      	movcs	r3, #4
 8003858:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	3304      	adds	r3, #4
 800385e:	2b06      	cmp	r3, #6
 8003860:	d902      	bls.n	8003868 <NVIC_EncodePriority+0x30>
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3b03      	subs	r3, #3
 8003866:	e000      	b.n	800386a <NVIC_EncodePriority+0x32>
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800386c:	f04f 32ff 	mov.w	r2, #4294967295
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43da      	mvns	r2, r3
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	401a      	ands	r2, r3
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003880:	f04f 31ff 	mov.w	r1, #4294967295
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	fa01 f303 	lsl.w	r3, r1, r3
 800388a:	43d9      	mvns	r1, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003890:	4313      	orrs	r3, r2
         );
}
 8003892:	4618      	mov	r0, r3
 8003894:	3724      	adds	r7, #36	; 0x24
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
	...

080038a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3b01      	subs	r3, #1
 80038ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038b0:	d301      	bcc.n	80038b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038b2:	2301      	movs	r3, #1
 80038b4:	e00f      	b.n	80038d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038b6:	4a0a      	ldr	r2, [pc, #40]	; (80038e0 <SysTick_Config+0x40>)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038be:	210f      	movs	r1, #15
 80038c0:	f04f 30ff 	mov.w	r0, #4294967295
 80038c4:	f7ff ff8e 	bl	80037e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c8:	4b05      	ldr	r3, [pc, #20]	; (80038e0 <SysTick_Config+0x40>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ce:	4b04      	ldr	r3, [pc, #16]	; (80038e0 <SysTick_Config+0x40>)
 80038d0:	2207      	movs	r2, #7
 80038d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3708      	adds	r7, #8
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	e000e010 	.word	0xe000e010

080038e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff ff29 	bl	8003744 <__NVIC_SetPriorityGrouping>
}
 80038f2:	bf00      	nop
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b086      	sub	sp, #24
 80038fe:	af00      	add	r7, sp, #0
 8003900:	4603      	mov	r3, r0
 8003902:	60b9      	str	r1, [r7, #8]
 8003904:	607a      	str	r2, [r7, #4]
 8003906:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800390c:	f7ff ff3e 	bl	800378c <__NVIC_GetPriorityGrouping>
 8003910:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	6978      	ldr	r0, [r7, #20]
 8003918:	f7ff ff8e 	bl	8003838 <NVIC_EncodePriority>
 800391c:	4602      	mov	r2, r0
 800391e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003922:	4611      	mov	r1, r2
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff ff5d 	bl	80037e4 <__NVIC_SetPriority>
}
 800392a:	bf00      	nop
 800392c:	3718      	adds	r7, #24
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b082      	sub	sp, #8
 8003936:	af00      	add	r7, sp, #0
 8003938:	4603      	mov	r3, r0
 800393a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800393c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff ff31 	bl	80037a8 <__NVIC_EnableIRQ>
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7ff ffa2 	bl	80038a0 <SysTick_Config>
 800395c:	4603      	mov	r3, r0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003974:	f7ff f98a 	bl	8002c8c <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e099      	b.n	8003ab8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2202      	movs	r2, #2
 8003988:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0201 	bic.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a4:	e00f      	b.n	80039c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039a6:	f7ff f971 	bl	8002c8c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b05      	cmp	r3, #5
 80039b2:	d908      	bls.n	80039c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2203      	movs	r2, #3
 80039be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e078      	b.n	8003ab8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d1e8      	bne.n	80039a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	4b38      	ldr	r3, [pc, #224]	; (8003ac0 <HAL_DMA_Init+0x158>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d107      	bne.n	8003a30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f023 0307 	bic.w	r3, r3, #7
 8003a46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d117      	bne.n	8003a8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00e      	beq.n	8003a8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fb01 	bl	8004074 <DMA_CheckFifoParam>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2240      	movs	r2, #64	; 0x40
 8003a7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a86:	2301      	movs	r3, #1
 8003a88:	e016      	b.n	8003ab8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 fab8 	bl	8004008 <DMA_CalcBaseAndBitshift>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa0:	223f      	movs	r2, #63	; 0x3f
 8003aa2:	409a      	lsls	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	f010803f 	.word	0xf010803f

08003ac4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
 8003ad0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ada:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d101      	bne.n	8003aea <HAL_DMA_Start_IT+0x26>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e040      	b.n	8003b6c <HAL_DMA_Start_IT+0xa8>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d12f      	bne.n	8003b5e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2202      	movs	r2, #2
 8003b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 fa4a 	bl	8003fac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b1c:	223f      	movs	r2, #63	; 0x3f
 8003b1e:	409a      	lsls	r2, r3
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0216 	orr.w	r2, r2, #22
 8003b32:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d007      	beq.n	8003b4c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0208 	orr.w	r2, r2, #8
 8003b4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0201 	orr.w	r2, r2, #1
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	e005      	b.n	8003b6a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b66:	2302      	movs	r3, #2
 8003b68:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b82:	f7ff f883 	bl	8002c8c <HAL_GetTick>
 8003b86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d008      	beq.n	8003ba6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2280      	movs	r2, #128	; 0x80
 8003b98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e052      	b.n	8003c4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0216 	bic.w	r2, r2, #22
 8003bb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695a      	ldr	r2, [r3, #20]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d103      	bne.n	8003bd6 <HAL_DMA_Abort+0x62>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0208 	bic.w	r2, r2, #8
 8003be4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0201 	bic.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf6:	e013      	b.n	8003c20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bf8:	f7ff f848 	bl	8002c8c <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b05      	cmp	r3, #5
 8003c04:	d90c      	bls.n	8003c20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2203      	movs	r2, #3
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e015      	b.n	8003c4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1e4      	bne.n	8003bf8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c32:	223f      	movs	r2, #63	; 0x3f
 8003c34:	409a      	lsls	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d004      	beq.n	8003c72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2280      	movs	r2, #128	; 0x80
 8003c6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e00c      	b.n	8003c8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2205      	movs	r2, #5
 8003c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ca4:	4b8e      	ldr	r3, [pc, #568]	; (8003ee0 <HAL_DMA_IRQHandler+0x248>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a8e      	ldr	r2, [pc, #568]	; (8003ee4 <HAL_DMA_IRQHandler+0x24c>)
 8003caa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cae:	0a9b      	lsrs	r3, r3, #10
 8003cb0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc2:	2208      	movs	r2, #8
 8003cc4:	409a      	lsls	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01a      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d013      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f022 0204 	bic.w	r2, r2, #4
 8003cea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf0:	2208      	movs	r2, #8
 8003cf2:	409a      	lsls	r2, r3
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfc:	f043 0201 	orr.w	r2, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d08:	2201      	movs	r2, #1
 8003d0a:	409a      	lsls	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d012      	beq.n	8003d3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00b      	beq.n	8003d3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d26:	2201      	movs	r2, #1
 8003d28:	409a      	lsls	r2, r3
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d32:	f043 0202 	orr.w	r2, r3, #2
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3e:	2204      	movs	r2, #4
 8003d40:	409a      	lsls	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4013      	ands	r3, r2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d012      	beq.n	8003d70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00b      	beq.n	8003d70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5c:	2204      	movs	r2, #4
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d68:	f043 0204 	orr.w	r2, r3, #4
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d74:	2210      	movs	r2, #16
 8003d76:	409a      	lsls	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d043      	beq.n	8003e08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0308 	and.w	r3, r3, #8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d03c      	beq.n	8003e08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d92:	2210      	movs	r2, #16
 8003d94:	409a      	lsls	r2, r3
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d018      	beq.n	8003dda <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d108      	bne.n	8003dc8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d024      	beq.n	8003e08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4798      	blx	r3
 8003dc6:	e01f      	b.n	8003e08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d01b      	beq.n	8003e08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	4798      	blx	r3
 8003dd8:	e016      	b.n	8003e08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d107      	bne.n	8003df8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0208 	bic.w	r2, r2, #8
 8003df6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	4013      	ands	r3, r2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 808f 	beq.w	8003f38 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0310 	and.w	r3, r3, #16
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 8087 	beq.w	8003f38 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e2e:	2220      	movs	r2, #32
 8003e30:	409a      	lsls	r2, r3
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b05      	cmp	r3, #5
 8003e40:	d136      	bne.n	8003eb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0216 	bic.w	r2, r2, #22
 8003e50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d103      	bne.n	8003e72 <HAL_DMA_IRQHandler+0x1da>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0208 	bic.w	r2, r2, #8
 8003e80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e86:	223f      	movs	r2, #63	; 0x3f
 8003e88:	409a      	lsls	r2, r3
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d07e      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
        }
        return;
 8003eae:	e079      	b.n	8003fa4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d01d      	beq.n	8003efa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10d      	bne.n	8003ee8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d031      	beq.n	8003f38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	4798      	blx	r3
 8003edc:	e02c      	b.n	8003f38 <HAL_DMA_IRQHandler+0x2a0>
 8003ede:	bf00      	nop
 8003ee0:	2000000c 	.word	0x2000000c
 8003ee4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d023      	beq.n	8003f38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	4798      	blx	r3
 8003ef8:	e01e      	b.n	8003f38 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10f      	bne.n	8003f28 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0210 	bic.w	r2, r2, #16
 8003f16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d032      	beq.n	8003fa6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d022      	beq.n	8003f92 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2205      	movs	r2, #5
 8003f50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f022 0201 	bic.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	3301      	adds	r3, #1
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d307      	bcc.n	8003f80 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f2      	bne.n	8003f64 <HAL_DMA_IRQHandler+0x2cc>
 8003f7e:	e000      	b.n	8003f82 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f80:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d005      	beq.n	8003fa6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	4798      	blx	r3
 8003fa2:	e000      	b.n	8003fa6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fa4:	bf00      	nop
    }
  }
}
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fc8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b40      	cmp	r3, #64	; 0x40
 8003fd8:	d108      	bne.n	8003fec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003fea:	e007      	b.n	8003ffc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	60da      	str	r2, [r3, #12]
}
 8003ffc:	bf00      	nop
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	b2db      	uxtb	r3, r3
 8004016:	3b10      	subs	r3, #16
 8004018:	4a14      	ldr	r2, [pc, #80]	; (800406c <DMA_CalcBaseAndBitshift+0x64>)
 800401a:	fba2 2303 	umull	r2, r3, r2, r3
 800401e:	091b      	lsrs	r3, r3, #4
 8004020:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004022:	4a13      	ldr	r2, [pc, #76]	; (8004070 <DMA_CalcBaseAndBitshift+0x68>)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4413      	add	r3, r2
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2b03      	cmp	r3, #3
 8004034:	d909      	bls.n	800404a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800403e:	f023 0303 	bic.w	r3, r3, #3
 8004042:	1d1a      	adds	r2, r3, #4
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	659a      	str	r2, [r3, #88]	; 0x58
 8004048:	e007      	b.n	800405a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004052:	f023 0303 	bic.w	r3, r3, #3
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800405e:	4618      	mov	r0, r3
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	aaaaaaab 	.word	0xaaaaaaab
 8004070:	080071d8 	.word	0x080071d8

08004074 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004074:	b480      	push	{r7}
 8004076:	b085      	sub	sp, #20
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004084:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d11f      	bne.n	80040ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2b03      	cmp	r3, #3
 8004092:	d856      	bhi.n	8004142 <DMA_CheckFifoParam+0xce>
 8004094:	a201      	add	r2, pc, #4	; (adr r2, 800409c <DMA_CheckFifoParam+0x28>)
 8004096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409a:	bf00      	nop
 800409c:	080040ad 	.word	0x080040ad
 80040a0:	080040bf 	.word	0x080040bf
 80040a4:	080040ad 	.word	0x080040ad
 80040a8:	08004143 	.word	0x08004143
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d046      	beq.n	8004146 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040bc:	e043      	b.n	8004146 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040c6:	d140      	bne.n	800414a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040cc:	e03d      	b.n	800414a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d6:	d121      	bne.n	800411c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b03      	cmp	r3, #3
 80040dc:	d837      	bhi.n	800414e <DMA_CheckFifoParam+0xda>
 80040de:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <DMA_CheckFifoParam+0x70>)
 80040e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e4:	080040f5 	.word	0x080040f5
 80040e8:	080040fb 	.word	0x080040fb
 80040ec:	080040f5 	.word	0x080040f5
 80040f0:	0800410d 	.word	0x0800410d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
      break;
 80040f8:	e030      	b.n	800415c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d025      	beq.n	8004152 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800410a:	e022      	b.n	8004152 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004110:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004114:	d11f      	bne.n	8004156 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800411a:	e01c      	b.n	8004156 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d903      	bls.n	800412a <DMA_CheckFifoParam+0xb6>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b03      	cmp	r3, #3
 8004126:	d003      	beq.n	8004130 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004128:	e018      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	73fb      	strb	r3, [r7, #15]
      break;
 800412e:	e015      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00e      	beq.n	800415a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
      break;
 8004140:	e00b      	b.n	800415a <DMA_CheckFifoParam+0xe6>
      break;
 8004142:	bf00      	nop
 8004144:	e00a      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;
 8004146:	bf00      	nop
 8004148:	e008      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;
 800414a:	bf00      	nop
 800414c:	e006      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;
 800414e:	bf00      	nop
 8004150:	e004      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;
 8004152:	bf00      	nop
 8004154:	e002      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;   
 8004156:	bf00      	nop
 8004158:	e000      	b.n	800415c <DMA_CheckFifoParam+0xe8>
      break;
 800415a:	bf00      	nop
    }
  } 
  
  return status; 
 800415c:	7bfb      	ldrb	r3, [r7, #15]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop

0800416c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800416c:	b480      	push	{r7}
 800416e:	b089      	sub	sp, #36	; 0x24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	e16b      	b.n	8004460 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004188:	2201      	movs	r2, #1
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4013      	ands	r3, r2
 800419a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	f040 815a 	bne.w	800445a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d005      	beq.n	80041be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d130      	bne.n	8004220 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	2203      	movs	r2, #3
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43db      	mvns	r3, r3
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4013      	ands	r3, r2
 80041d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041f4:	2201      	movs	r2, #1
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	43db      	mvns	r3, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4013      	ands	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	091b      	lsrs	r3, r3, #4
 800420a:	f003 0201 	and.w	r2, r3, #1
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4313      	orrs	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f003 0303 	and.w	r3, r3, #3
 8004228:	2b03      	cmp	r3, #3
 800422a:	d017      	beq.n	800425c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	2203      	movs	r2, #3
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	43db      	mvns	r3, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4013      	ands	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	4313      	orrs	r3, r2
 8004254:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f003 0303 	and.w	r3, r3, #3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d123      	bne.n	80042b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	08da      	lsrs	r2, r3, #3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	3208      	adds	r2, #8
 8004270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004274:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	220f      	movs	r2, #15
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	43db      	mvns	r3, r3
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	4013      	ands	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	691a      	ldr	r2, [r3, #16]
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f003 0307 	and.w	r3, r3, #7
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	4313      	orrs	r3, r2
 80042a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	08da      	lsrs	r2, r3, #3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	3208      	adds	r2, #8
 80042aa:	69b9      	ldr	r1, [r7, #24]
 80042ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	005b      	lsls	r3, r3, #1
 80042ba:	2203      	movs	r2, #3
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	43db      	mvns	r3, r3
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4013      	ands	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 0203 	and.w	r2, r3, #3
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	4313      	orrs	r3, r2
 80042dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80b4 	beq.w	800445a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]
 80042f6:	4b60      	ldr	r3, [pc, #384]	; (8004478 <HAL_GPIO_Init+0x30c>)
 80042f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fa:	4a5f      	ldr	r2, [pc, #380]	; (8004478 <HAL_GPIO_Init+0x30c>)
 80042fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004300:	6453      	str	r3, [r2, #68]	; 0x44
 8004302:	4b5d      	ldr	r3, [pc, #372]	; (8004478 <HAL_GPIO_Init+0x30c>)
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800430e:	4a5b      	ldr	r2, [pc, #364]	; (800447c <HAL_GPIO_Init+0x310>)
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	089b      	lsrs	r3, r3, #2
 8004314:	3302      	adds	r3, #2
 8004316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800431a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	f003 0303 	and.w	r3, r3, #3
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	220f      	movs	r2, #15
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	43db      	mvns	r3, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4013      	ands	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a52      	ldr	r2, [pc, #328]	; (8004480 <HAL_GPIO_Init+0x314>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d02b      	beq.n	8004392 <HAL_GPIO_Init+0x226>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a51      	ldr	r2, [pc, #324]	; (8004484 <HAL_GPIO_Init+0x318>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d025      	beq.n	800438e <HAL_GPIO_Init+0x222>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a50      	ldr	r2, [pc, #320]	; (8004488 <HAL_GPIO_Init+0x31c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d01f      	beq.n	800438a <HAL_GPIO_Init+0x21e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a4f      	ldr	r2, [pc, #316]	; (800448c <HAL_GPIO_Init+0x320>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d019      	beq.n	8004386 <HAL_GPIO_Init+0x21a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a4e      	ldr	r2, [pc, #312]	; (8004490 <HAL_GPIO_Init+0x324>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d013      	beq.n	8004382 <HAL_GPIO_Init+0x216>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a4d      	ldr	r2, [pc, #308]	; (8004494 <HAL_GPIO_Init+0x328>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00d      	beq.n	800437e <HAL_GPIO_Init+0x212>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a4c      	ldr	r2, [pc, #304]	; (8004498 <HAL_GPIO_Init+0x32c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d007      	beq.n	800437a <HAL_GPIO_Init+0x20e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a4b      	ldr	r2, [pc, #300]	; (800449c <HAL_GPIO_Init+0x330>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d101      	bne.n	8004376 <HAL_GPIO_Init+0x20a>
 8004372:	2307      	movs	r3, #7
 8004374:	e00e      	b.n	8004394 <HAL_GPIO_Init+0x228>
 8004376:	2308      	movs	r3, #8
 8004378:	e00c      	b.n	8004394 <HAL_GPIO_Init+0x228>
 800437a:	2306      	movs	r3, #6
 800437c:	e00a      	b.n	8004394 <HAL_GPIO_Init+0x228>
 800437e:	2305      	movs	r3, #5
 8004380:	e008      	b.n	8004394 <HAL_GPIO_Init+0x228>
 8004382:	2304      	movs	r3, #4
 8004384:	e006      	b.n	8004394 <HAL_GPIO_Init+0x228>
 8004386:	2303      	movs	r3, #3
 8004388:	e004      	b.n	8004394 <HAL_GPIO_Init+0x228>
 800438a:	2302      	movs	r3, #2
 800438c:	e002      	b.n	8004394 <HAL_GPIO_Init+0x228>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <HAL_GPIO_Init+0x228>
 8004392:	2300      	movs	r3, #0
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	f002 0203 	and.w	r2, r2, #3
 800439a:	0092      	lsls	r2, r2, #2
 800439c:	4093      	lsls	r3, r2
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043a4:	4935      	ldr	r1, [pc, #212]	; (800447c <HAL_GPIO_Init+0x310>)
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	089b      	lsrs	r3, r3, #2
 80043aa:	3302      	adds	r3, #2
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043b2:	4b3b      	ldr	r3, [pc, #236]	; (80044a0 <HAL_GPIO_Init+0x334>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	43db      	mvns	r3, r3
 80043bc:	69ba      	ldr	r2, [r7, #24]
 80043be:	4013      	ands	r3, r2
 80043c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043d6:	4a32      	ldr	r2, [pc, #200]	; (80044a0 <HAL_GPIO_Init+0x334>)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043dc:	4b30      	ldr	r3, [pc, #192]	; (80044a0 <HAL_GPIO_Init+0x334>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	43db      	mvns	r3, r3
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	4013      	ands	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004400:	4a27      	ldr	r2, [pc, #156]	; (80044a0 <HAL_GPIO_Init+0x334>)
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004406:	4b26      	ldr	r3, [pc, #152]	; (80044a0 <HAL_GPIO_Init+0x334>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	43db      	mvns	r3, r3
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	4013      	ands	r3, r2
 8004414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800442a:	4a1d      	ldr	r2, [pc, #116]	; (80044a0 <HAL_GPIO_Init+0x334>)
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004430:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <HAL_GPIO_Init+0x334>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004454:	4a12      	ldr	r2, [pc, #72]	; (80044a0 <HAL_GPIO_Init+0x334>)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	3301      	adds	r3, #1
 800445e:	61fb      	str	r3, [r7, #28]
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	2b0f      	cmp	r3, #15
 8004464:	f67f ae90 	bls.w	8004188 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004468:	bf00      	nop
 800446a:	bf00      	nop
 800446c:	3724      	adds	r7, #36	; 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800
 800447c:	40013800 	.word	0x40013800
 8004480:	40020000 	.word	0x40020000
 8004484:	40020400 	.word	0x40020400
 8004488:	40020800 	.word	0x40020800
 800448c:	40020c00 	.word	0x40020c00
 8004490:	40021000 	.word	0x40021000
 8004494:	40021400 	.word	0x40021400
 8004498:	40021800 	.word	0x40021800
 800449c:	40021c00 	.word	0x40021c00
 80044a0:	40013c00 	.word	0x40013c00

080044a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	807b      	strh	r3, [r7, #2]
 80044b0:	4613      	mov	r3, r2
 80044b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044b4:	787b      	ldrb	r3, [r7, #1]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044ba:	887a      	ldrh	r2, [r7, #2]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044c0:	e003      	b.n	80044ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044c2:	887b      	ldrh	r3, [r7, #2]
 80044c4:	041a      	lsls	r2, r3, #16
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	619a      	str	r2, [r3, #24]
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b085      	sub	sp, #20
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
 80044de:	460b      	mov	r3, r1
 80044e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80044e8:	887a      	ldrh	r2, [r7, #2]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4013      	ands	r3, r2
 80044ee:	041a      	lsls	r2, r3, #16
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	43d9      	mvns	r1, r3
 80044f4:	887b      	ldrh	r3, [r7, #2]
 80044f6:	400b      	ands	r3, r1
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	619a      	str	r2, [r3, #24]
}
 80044fe:	bf00      	nop
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
	...

0800450c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e267      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d075      	beq.n	8004616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800452a:	4b88      	ldr	r3, [pc, #544]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b04      	cmp	r3, #4
 8004534:	d00c      	beq.n	8004550 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004536:	4b85      	ldr	r3, [pc, #532]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800453e:	2b08      	cmp	r3, #8
 8004540:	d112      	bne.n	8004568 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004542:	4b82      	ldr	r3, [pc, #520]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800454a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800454e:	d10b      	bne.n	8004568 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004550:	4b7e      	ldr	r3, [pc, #504]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d05b      	beq.n	8004614 <HAL_RCC_OscConfig+0x108>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d157      	bne.n	8004614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e242      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004570:	d106      	bne.n	8004580 <HAL_RCC_OscConfig+0x74>
 8004572:	4b76      	ldr	r3, [pc, #472]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a75      	ldr	r2, [pc, #468]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e01d      	b.n	80045bc <HAL_RCC_OscConfig+0xb0>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004588:	d10c      	bne.n	80045a4 <HAL_RCC_OscConfig+0x98>
 800458a:	4b70      	ldr	r3, [pc, #448]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a6f      	ldr	r2, [pc, #444]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004594:	6013      	str	r3, [r2, #0]
 8004596:	4b6d      	ldr	r3, [pc, #436]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a6c      	ldr	r2, [pc, #432]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800459c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]
 80045a2:	e00b      	b.n	80045bc <HAL_RCC_OscConfig+0xb0>
 80045a4:	4b69      	ldr	r3, [pc, #420]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a68      	ldr	r2, [pc, #416]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	4b66      	ldr	r3, [pc, #408]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a65      	ldr	r2, [pc, #404]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d013      	beq.n	80045ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c4:	f7fe fb62 	bl	8002c8c <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ca:	e008      	b.n	80045de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045cc:	f7fe fb5e 	bl	8002c8c <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b64      	cmp	r3, #100	; 0x64
 80045d8:	d901      	bls.n	80045de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e207      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045de:	4b5b      	ldr	r3, [pc, #364]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d0f0      	beq.n	80045cc <HAL_RCC_OscConfig+0xc0>
 80045ea:	e014      	b.n	8004616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ec:	f7fe fb4e 	bl	8002c8c <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045f4:	f7fe fb4a 	bl	8002c8c <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b64      	cmp	r3, #100	; 0x64
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e1f3      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004606:	4b51      	ldr	r3, [pc, #324]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1f0      	bne.n	80045f4 <HAL_RCC_OscConfig+0xe8>
 8004612:	e000      	b.n	8004616 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d063      	beq.n	80046ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004622:	4b4a      	ldr	r3, [pc, #296]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 030c 	and.w	r3, r3, #12
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00b      	beq.n	8004646 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800462e:	4b47      	ldr	r3, [pc, #284]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004636:	2b08      	cmp	r3, #8
 8004638:	d11c      	bne.n	8004674 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800463a:	4b44      	ldr	r3, [pc, #272]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d116      	bne.n	8004674 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004646:	4b41      	ldr	r3, [pc, #260]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_RCC_OscConfig+0x152>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d001      	beq.n	800465e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e1c7      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800465e:	4b3b      	ldr	r3, [pc, #236]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	4937      	ldr	r1, [pc, #220]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800466e:	4313      	orrs	r3, r2
 8004670:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004672:	e03a      	b.n	80046ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d020      	beq.n	80046be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800467c:	4b34      	ldr	r3, [pc, #208]	; (8004750 <HAL_RCC_OscConfig+0x244>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004682:	f7fe fb03 	bl	8002c8c <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468a:	f7fe faff 	bl	8002c8c <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e1a8      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469c:	4b2b      	ldr	r3, [pc, #172]	; (800474c <HAL_RCC_OscConfig+0x240>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a8:	4b28      	ldr	r3, [pc, #160]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4925      	ldr	r1, [pc, #148]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	600b      	str	r3, [r1, #0]
 80046bc:	e015      	b.n	80046ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046be:	4b24      	ldr	r3, [pc, #144]	; (8004750 <HAL_RCC_OscConfig+0x244>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c4:	f7fe fae2 	bl	8002c8c <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046cc:	f7fe fade 	bl	8002c8c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e187      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046de:	4b1b      	ldr	r3, [pc, #108]	; (800474c <HAL_RCC_OscConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d036      	beq.n	8004764 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d016      	beq.n	800472c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046fe:	4b15      	ldr	r3, [pc, #84]	; (8004754 <HAL_RCC_OscConfig+0x248>)
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004704:	f7fe fac2 	bl	8002c8c <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800470c:	f7fe fabe 	bl	8002c8c <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e167      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800471e:	4b0b      	ldr	r3, [pc, #44]	; (800474c <HAL_RCC_OscConfig+0x240>)
 8004720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0f0      	beq.n	800470c <HAL_RCC_OscConfig+0x200>
 800472a:	e01b      	b.n	8004764 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800472c:	4b09      	ldr	r3, [pc, #36]	; (8004754 <HAL_RCC_OscConfig+0x248>)
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004732:	f7fe faab 	bl	8002c8c <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004738:	e00e      	b.n	8004758 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800473a:	f7fe faa7 	bl	8002c8c <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d907      	bls.n	8004758 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e150      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
 800474c:	40023800 	.word	0x40023800
 8004750:	42470000 	.word	0x42470000
 8004754:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004758:	4b88      	ldr	r3, [pc, #544]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800475a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1ea      	bne.n	800473a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0304 	and.w	r3, r3, #4
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8097 	beq.w	80048a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004772:	2300      	movs	r3, #0
 8004774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004776:	4b81      	ldr	r3, [pc, #516]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10f      	bne.n	80047a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004782:	2300      	movs	r3, #0
 8004784:	60bb      	str	r3, [r7, #8]
 8004786:	4b7d      	ldr	r3, [pc, #500]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	4a7c      	ldr	r2, [pc, #496]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800478c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004790:	6413      	str	r3, [r2, #64]	; 0x40
 8004792:	4b7a      	ldr	r3, [pc, #488]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479a:	60bb      	str	r3, [r7, #8]
 800479c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800479e:	2301      	movs	r3, #1
 80047a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a2:	4b77      	ldr	r3, [pc, #476]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d118      	bne.n	80047e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ae:	4b74      	ldr	r3, [pc, #464]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a73      	ldr	r2, [pc, #460]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ba:	f7fe fa67 	bl	8002c8c <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c0:	e008      	b.n	80047d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047c2:	f7fe fa63 	bl	8002c8c <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d901      	bls.n	80047d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e10c      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047d4:	4b6a      	ldr	r3, [pc, #424]	; (8004980 <HAL_RCC_OscConfig+0x474>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d0f0      	beq.n	80047c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d106      	bne.n	80047f6 <HAL_RCC_OscConfig+0x2ea>
 80047e8:	4b64      	ldr	r3, [pc, #400]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80047ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ec:	4a63      	ldr	r2, [pc, #396]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80047ee:	f043 0301 	orr.w	r3, r3, #1
 80047f2:	6713      	str	r3, [r2, #112]	; 0x70
 80047f4:	e01c      	b.n	8004830 <HAL_RCC_OscConfig+0x324>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b05      	cmp	r3, #5
 80047fc:	d10c      	bne.n	8004818 <HAL_RCC_OscConfig+0x30c>
 80047fe:	4b5f      	ldr	r3, [pc, #380]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004802:	4a5e      	ldr	r2, [pc, #376]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004804:	f043 0304 	orr.w	r3, r3, #4
 8004808:	6713      	str	r3, [r2, #112]	; 0x70
 800480a:	4b5c      	ldr	r3, [pc, #368]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	4a5b      	ldr	r2, [pc, #364]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	6713      	str	r3, [r2, #112]	; 0x70
 8004816:	e00b      	b.n	8004830 <HAL_RCC_OscConfig+0x324>
 8004818:	4b58      	ldr	r3, [pc, #352]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481c:	4a57      	ldr	r2, [pc, #348]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800481e:	f023 0301 	bic.w	r3, r3, #1
 8004822:	6713      	str	r3, [r2, #112]	; 0x70
 8004824:	4b55      	ldr	r3, [pc, #340]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004828:	4a54      	ldr	r2, [pc, #336]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800482a:	f023 0304 	bic.w	r3, r3, #4
 800482e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d015      	beq.n	8004864 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004838:	f7fe fa28 	bl	8002c8c <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483e:	e00a      	b.n	8004856 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004840:	f7fe fa24 	bl	8002c8c <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	f241 3288 	movw	r2, #5000	; 0x1388
 800484e:	4293      	cmp	r3, r2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e0cb      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004856:	4b49      	ldr	r3, [pc, #292]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0ee      	beq.n	8004840 <HAL_RCC_OscConfig+0x334>
 8004862:	e014      	b.n	800488e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004864:	f7fe fa12 	bl	8002c8c <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800486a:	e00a      	b.n	8004882 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800486c:	f7fe fa0e 	bl	8002c8c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f241 3288 	movw	r2, #5000	; 0x1388
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0b5      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004882:	4b3e      	ldr	r3, [pc, #248]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1ee      	bne.n	800486c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800488e:	7dfb      	ldrb	r3, [r7, #23]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d105      	bne.n	80048a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004894:	4b39      	ldr	r3, [pc, #228]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	4a38      	ldr	r2, [pc, #224]	; (800497c <HAL_RCC_OscConfig+0x470>)
 800489a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800489e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 80a1 	beq.w	80049ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048aa:	4b34      	ldr	r3, [pc, #208]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f003 030c 	and.w	r3, r3, #12
 80048b2:	2b08      	cmp	r3, #8
 80048b4:	d05c      	beq.n	8004970 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d141      	bne.n	8004942 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048be:	4b31      	ldr	r3, [pc, #196]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c4:	f7fe f9e2 	bl	8002c8c <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048cc:	f7fe f9de 	bl	8002c8c <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e087      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048de:	4b27      	ldr	r3, [pc, #156]	; (800497c <HAL_RCC_OscConfig+0x470>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69da      	ldr	r2, [r3, #28]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	019b      	lsls	r3, r3, #6
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	085b      	lsrs	r3, r3, #1
 8004902:	3b01      	subs	r3, #1
 8004904:	041b      	lsls	r3, r3, #16
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	061b      	lsls	r3, r3, #24
 800490e:	491b      	ldr	r1, [pc, #108]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004910:	4313      	orrs	r3, r2
 8004912:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004914:	4b1b      	ldr	r3, [pc, #108]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491a:	f7fe f9b7 	bl	8002c8c <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004922:	f7fe f9b3 	bl	8002c8c <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e05c      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004934:	4b11      	ldr	r3, [pc, #68]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0f0      	beq.n	8004922 <HAL_RCC_OscConfig+0x416>
 8004940:	e054      	b.n	80049ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004942:	4b10      	ldr	r3, [pc, #64]	; (8004984 <HAL_RCC_OscConfig+0x478>)
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004948:	f7fe f9a0 	bl	8002c8c <HAL_GetTick>
 800494c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494e:	e008      	b.n	8004962 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004950:	f7fe f99c 	bl	8002c8c <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d901      	bls.n	8004962 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800495e:	2303      	movs	r3, #3
 8004960:	e045      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004962:	4b06      	ldr	r3, [pc, #24]	; (800497c <HAL_RCC_OscConfig+0x470>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1f0      	bne.n	8004950 <HAL_RCC_OscConfig+0x444>
 800496e:	e03d      	b.n	80049ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d107      	bne.n	8004988 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e038      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
 800497c:	40023800 	.word	0x40023800
 8004980:	40007000 	.word	0x40007000
 8004984:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004988:	4b1b      	ldr	r3, [pc, #108]	; (80049f8 <HAL_RCC_OscConfig+0x4ec>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d028      	beq.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d121      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d11a      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049b8:	4013      	ands	r3, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d111      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ce:	085b      	lsrs	r3, r3, #1
 80049d0:	3b01      	subs	r3, #1
 80049d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d107      	bne.n	80049e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d001      	beq.n	80049ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e000      	b.n	80049ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	40023800 	.word	0x40023800

080049fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0cc      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a10:	4b68      	ldr	r3, [pc, #416]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d90c      	bls.n	8004a38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1e:	4b65      	ldr	r3, [pc, #404]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a26:	4b63      	ldr	r3, [pc, #396]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0307 	and.w	r3, r3, #7
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d001      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0b8      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d020      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d005      	beq.n	8004a5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a50:	4b59      	ldr	r3, [pc, #356]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	4a58      	ldr	r2, [pc, #352]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a56:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a5a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d005      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a68:	4b53      	ldr	r3, [pc, #332]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	4a52      	ldr	r2, [pc, #328]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a74:	4b50      	ldr	r3, [pc, #320]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	494d      	ldr	r1, [pc, #308]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d044      	beq.n	8004b1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d107      	bne.n	8004aaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9a:	4b47      	ldr	r3, [pc, #284]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d119      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e07f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d003      	beq.n	8004aba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	d107      	bne.n	8004aca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aba:	4b3f      	ldr	r3, [pc, #252]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d109      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e06f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aca:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e067      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ada:	4b37      	ldr	r3, [pc, #220]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f023 0203 	bic.w	r2, r3, #3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	4934      	ldr	r1, [pc, #208]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aec:	f7fe f8ce 	bl	8002c8c <HAL_GetTick>
 8004af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af2:	e00a      	b.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af4:	f7fe f8ca 	bl	8002c8c <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e04f      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0a:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 020c 	and.w	r2, r3, #12
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d1eb      	bne.n	8004af4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b1c:	4b25      	ldr	r3, [pc, #148]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d20c      	bcs.n	8004b44 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2a:	4b22      	ldr	r3, [pc, #136]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b32:	4b20      	ldr	r3, [pc, #128]	; (8004bb4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d001      	beq.n	8004b44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e032      	b.n	8004baa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b50:	4b19      	ldr	r3, [pc, #100]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	4916      	ldr	r1, [pc, #88]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d009      	beq.n	8004b82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b6e:	4b12      	ldr	r3, [pc, #72]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	490e      	ldr	r1, [pc, #56]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b82:	f000 f82d 	bl	8004be0 <HAL_RCC_GetSysClockFreq>
 8004b86:	4602      	mov	r2, r0
 8004b88:	4b0b      	ldr	r3, [pc, #44]	; (8004bb8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	091b      	lsrs	r3, r3, #4
 8004b8e:	f003 030f 	and.w	r3, r3, #15
 8004b92:	490a      	ldr	r1, [pc, #40]	; (8004bbc <HAL_RCC_ClockConfig+0x1c0>)
 8004b94:	5ccb      	ldrb	r3, [r1, r3]
 8004b96:	fa22 f303 	lsr.w	r3, r2, r3
 8004b9a:	4a09      	ldr	r2, [pc, #36]	; (8004bc0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b9e:	4b09      	ldr	r3, [pc, #36]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7fe f82e 	bl	8002c04 <HAL_InitTick>

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40023c00 	.word	0x40023c00
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	080071c0 	.word	0x080071c0
 8004bc0:	2000000c 	.word	0x2000000c
 8004bc4:	20000010 	.word	0x20000010

08004bc8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004bcc:	4b03      	ldr	r3, [pc, #12]	; (8004bdc <HAL_RCC_EnableCSS+0x14>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
}
 8004bd2:	bf00      	nop
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	4247004c 	.word	0x4247004c

08004be0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004be0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004be4:	b094      	sub	sp, #80	; 0x50
 8004be6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	647b      	str	r3, [r7, #68]	; 0x44
 8004bec:	2300      	movs	r3, #0
 8004bee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bf8:	4b79      	ldr	r3, [pc, #484]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d00d      	beq.n	8004c20 <HAL_RCC_GetSysClockFreq+0x40>
 8004c04:	2b08      	cmp	r3, #8
 8004c06:	f200 80e1 	bhi.w	8004dcc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <HAL_RCC_GetSysClockFreq+0x34>
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d003      	beq.n	8004c1a <HAL_RCC_GetSysClockFreq+0x3a>
 8004c12:	e0db      	b.n	8004dcc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c14:	4b73      	ldr	r3, [pc, #460]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c16:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004c18:	e0db      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c1a:	4b73      	ldr	r3, [pc, #460]	; (8004de8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c1e:	e0d8      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c20:	4b6f      	ldr	r3, [pc, #444]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c28:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c2a:	4b6d      	ldr	r3, [pc, #436]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d063      	beq.n	8004cfe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c36:	4b6a      	ldr	r3, [pc, #424]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	099b      	lsrs	r3, r3, #6
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c40:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c48:	633b      	str	r3, [r7, #48]	; 0x30
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c52:	4622      	mov	r2, r4
 8004c54:	462b      	mov	r3, r5
 8004c56:	f04f 0000 	mov.w	r0, #0
 8004c5a:	f04f 0100 	mov.w	r1, #0
 8004c5e:	0159      	lsls	r1, r3, #5
 8004c60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c64:	0150      	lsls	r0, r2, #5
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4621      	mov	r1, r4
 8004c6c:	1a51      	subs	r1, r2, r1
 8004c6e:	6139      	str	r1, [r7, #16]
 8004c70:	4629      	mov	r1, r5
 8004c72:	eb63 0301 	sbc.w	r3, r3, r1
 8004c76:	617b      	str	r3, [r7, #20]
 8004c78:	f04f 0200 	mov.w	r2, #0
 8004c7c:	f04f 0300 	mov.w	r3, #0
 8004c80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c84:	4659      	mov	r1, fp
 8004c86:	018b      	lsls	r3, r1, #6
 8004c88:	4651      	mov	r1, sl
 8004c8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c8e:	4651      	mov	r1, sl
 8004c90:	018a      	lsls	r2, r1, #6
 8004c92:	4651      	mov	r1, sl
 8004c94:	ebb2 0801 	subs.w	r8, r2, r1
 8004c98:	4659      	mov	r1, fp
 8004c9a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c9e:	f04f 0200 	mov.w	r2, #0
 8004ca2:	f04f 0300 	mov.w	r3, #0
 8004ca6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004caa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cb2:	4690      	mov	r8, r2
 8004cb4:	4699      	mov	r9, r3
 8004cb6:	4623      	mov	r3, r4
 8004cb8:	eb18 0303 	adds.w	r3, r8, r3
 8004cbc:	60bb      	str	r3, [r7, #8]
 8004cbe:	462b      	mov	r3, r5
 8004cc0:	eb49 0303 	adc.w	r3, r9, r3
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	024b      	lsls	r3, r1, #9
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cdc:	4621      	mov	r1, r4
 8004cde:	024a      	lsls	r2, r1, #9
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004cf0:	f7fb fe58 	bl	80009a4 <__aeabi_uldivmod>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cfc:	e058      	b.n	8004db0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cfe:	4b38      	ldr	r3, [pc, #224]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	099b      	lsrs	r3, r3, #6
 8004d04:	2200      	movs	r2, #0
 8004d06:	4618      	mov	r0, r3
 8004d08:	4611      	mov	r1, r2
 8004d0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d0e:	623b      	str	r3, [r7, #32]
 8004d10:	2300      	movs	r3, #0
 8004d12:	627b      	str	r3, [r7, #36]	; 0x24
 8004d14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d18:	4642      	mov	r2, r8
 8004d1a:	464b      	mov	r3, r9
 8004d1c:	f04f 0000 	mov.w	r0, #0
 8004d20:	f04f 0100 	mov.w	r1, #0
 8004d24:	0159      	lsls	r1, r3, #5
 8004d26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d2a:	0150      	lsls	r0, r2, #5
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4641      	mov	r1, r8
 8004d32:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d36:	4649      	mov	r1, r9
 8004d38:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d50:	ebb2 040a 	subs.w	r4, r2, sl
 8004d54:	eb63 050b 	sbc.w	r5, r3, fp
 8004d58:	f04f 0200 	mov.w	r2, #0
 8004d5c:	f04f 0300 	mov.w	r3, #0
 8004d60:	00eb      	lsls	r3, r5, #3
 8004d62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d66:	00e2      	lsls	r2, r4, #3
 8004d68:	4614      	mov	r4, r2
 8004d6a:	461d      	mov	r5, r3
 8004d6c:	4643      	mov	r3, r8
 8004d6e:	18e3      	adds	r3, r4, r3
 8004d70:	603b      	str	r3, [r7, #0]
 8004d72:	464b      	mov	r3, r9
 8004d74:	eb45 0303 	adc.w	r3, r5, r3
 8004d78:	607b      	str	r3, [r7, #4]
 8004d7a:	f04f 0200 	mov.w	r2, #0
 8004d7e:	f04f 0300 	mov.w	r3, #0
 8004d82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d86:	4629      	mov	r1, r5
 8004d88:	028b      	lsls	r3, r1, #10
 8004d8a:	4621      	mov	r1, r4
 8004d8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d90:	4621      	mov	r1, r4
 8004d92:	028a      	lsls	r2, r1, #10
 8004d94:	4610      	mov	r0, r2
 8004d96:	4619      	mov	r1, r3
 8004d98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	61bb      	str	r3, [r7, #24]
 8004d9e:	61fa      	str	r2, [r7, #28]
 8004da0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004da4:	f7fb fdfe 	bl	80009a4 <__aeabi_uldivmod>
 8004da8:	4602      	mov	r2, r0
 8004daa:	460b      	mov	r3, r1
 8004dac:	4613      	mov	r3, r2
 8004dae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004db0:	4b0b      	ldr	r3, [pc, #44]	; (8004de0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	0c1b      	lsrs	r3, r3, #16
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	3301      	adds	r3, #1
 8004dbc:	005b      	lsls	r3, r3, #1
 8004dbe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004dc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dca:	e002      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dcc:	4b05      	ldr	r3, [pc, #20]	; (8004de4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004dd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3750      	adds	r7, #80	; 0x50
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dde:	bf00      	nop
 8004de0:	40023800 	.word	0x40023800
 8004de4:	00f42400 	.word	0x00f42400
 8004de8:	007a1200 	.word	0x007a1200

08004dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004df0:	4b03      	ldr	r3, [pc, #12]	; (8004e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8004df2:	681b      	ldr	r3, [r3, #0]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	2000000c 	.word	0x2000000c

08004e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e08:	f7ff fff0 	bl	8004dec <HAL_RCC_GetHCLKFreq>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	4b05      	ldr	r3, [pc, #20]	; (8004e24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	0a9b      	lsrs	r3, r3, #10
 8004e14:	f003 0307 	and.w	r3, r3, #7
 8004e18:	4903      	ldr	r1, [pc, #12]	; (8004e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e1a:	5ccb      	ldrb	r3, [r1, r3]
 8004e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40023800 	.word	0x40023800
 8004e28:	080071d0 	.word	0x080071d0

08004e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e30:	f7ff ffdc 	bl	8004dec <HAL_RCC_GetHCLKFreq>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b05      	ldr	r3, [pc, #20]	; (8004e4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	0b5b      	lsrs	r3, r3, #13
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	4903      	ldr	r1, [pc, #12]	; (8004e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e42:	5ccb      	ldrb	r3, [r1, r3]
 8004e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40023800 	.word	0x40023800
 8004e50:	080071d0 	.word	0x080071d0

08004e54 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8004e58:	4b06      	ldr	r3, [pc, #24]	; (8004e74 <HAL_RCC_NMI_IRQHandler+0x20>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e60:	2b80      	cmp	r3, #128	; 0x80
 8004e62:	d104      	bne.n	8004e6e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8004e64:	f000 f80a 	bl	8004e7c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8004e68:	4b03      	ldr	r3, [pc, #12]	; (8004e78 <HAL_RCC_NMI_IRQHandler+0x24>)
 8004e6a:	2280      	movs	r2, #128	; 0x80
 8004e6c:	701a      	strb	r2, [r3, #0]
  }
}
 8004e6e:	bf00      	nop
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40023800 	.word	0x40023800
 8004e78:	4002380e 	.word	0x4002380e

08004e7c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8004e80:	bf00      	nop
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b082      	sub	sp, #8
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e041      	b.n	8004f20 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d106      	bne.n	8004eb6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f7fd fbdf 	bl	8002674 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	4610      	mov	r0, r2
 8004eca:	f000 fad9 	bl	8005480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e041      	b.n	8004fbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f839 	bl	8004fc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2202      	movs	r2, #2
 8004f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	3304      	adds	r3, #4
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f000 fa8a 	bl	8005480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d109      	bne.n	8005000 <HAL_TIM_PWM_Start+0x24>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	bf14      	ite	ne
 8004ff8:	2301      	movne	r3, #1
 8004ffa:	2300      	moveq	r3, #0
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	e022      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b04      	cmp	r3, #4
 8005004:	d109      	bne.n	800501a <HAL_TIM_PWM_Start+0x3e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	bf14      	ite	ne
 8005012:	2301      	movne	r3, #1
 8005014:	2300      	moveq	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	e015      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b08      	cmp	r3, #8
 800501e:	d109      	bne.n	8005034 <HAL_TIM_PWM_Start+0x58>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	bf14      	ite	ne
 800502c:	2301      	movne	r3, #1
 800502e:	2300      	moveq	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	e008      	b.n	8005046 <HAL_TIM_PWM_Start+0x6a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b01      	cmp	r3, #1
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e07c      	b.n	8005148 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <HAL_TIM_PWM_Start+0x82>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2202      	movs	r2, #2
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800505c:	e013      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d104      	bne.n	800506e <HAL_TIM_PWM_Start+0x92>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800506c:	e00b      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d104      	bne.n	800507e <HAL_TIM_PWM_Start+0xa2>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800507c:	e003      	b.n	8005086 <HAL_TIM_PWM_Start+0xaa>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2202      	movs	r2, #2
 8005082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2201      	movs	r2, #1
 800508c:	6839      	ldr	r1, [r7, #0]
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fce0 	bl	8005a54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a2d      	ldr	r2, [pc, #180]	; (8005150 <HAL_TIM_PWM_Start+0x174>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d004      	beq.n	80050a8 <HAL_TIM_PWM_Start+0xcc>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a2c      	ldr	r2, [pc, #176]	; (8005154 <HAL_TIM_PWM_Start+0x178>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d101      	bne.n	80050ac <HAL_TIM_PWM_Start+0xd0>
 80050a8:	2301      	movs	r3, #1
 80050aa:	e000      	b.n	80050ae <HAL_TIM_PWM_Start+0xd2>
 80050ac:	2300      	movs	r3, #0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d007      	beq.n	80050c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a22      	ldr	r2, [pc, #136]	; (8005150 <HAL_TIM_PWM_Start+0x174>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d022      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050d4:	d01d      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a1f      	ldr	r2, [pc, #124]	; (8005158 <HAL_TIM_PWM_Start+0x17c>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d018      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a1d      	ldr	r2, [pc, #116]	; (800515c <HAL_TIM_PWM_Start+0x180>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d013      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a1c      	ldr	r2, [pc, #112]	; (8005160 <HAL_TIM_PWM_Start+0x184>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d00e      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a16      	ldr	r2, [pc, #88]	; (8005154 <HAL_TIM_PWM_Start+0x178>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d009      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a18      	ldr	r2, [pc, #96]	; (8005164 <HAL_TIM_PWM_Start+0x188>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d004      	beq.n	8005112 <HAL_TIM_PWM_Start+0x136>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a16      	ldr	r2, [pc, #88]	; (8005168 <HAL_TIM_PWM_Start+0x18c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d111      	bne.n	8005136 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0307 	and.w	r3, r3, #7
 800511c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2b06      	cmp	r3, #6
 8005122:	d010      	beq.n	8005146 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0201 	orr.w	r2, r2, #1
 8005132:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005134:	e007      	b.n	8005146 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f042 0201 	orr.w	r2, r2, #1
 8005144:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40010000 	.word	0x40010000
 8005154:	40010400 	.word	0x40010400
 8005158:	40000400 	.word	0x40000400
 800515c:	40000800 	.word	0x40000800
 8005160:	40000c00 	.word	0x40000c00
 8005164:	40014000 	.word	0x40014000
 8005168:	40001800 	.word	0x40001800

0800516c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005186:	2302      	movs	r3, #2
 8005188:	e0ae      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b0c      	cmp	r3, #12
 8005196:	f200 809f 	bhi.w	80052d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800519a:	a201      	add	r2, pc, #4	; (adr r2, 80051a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800519c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a0:	080051d5 	.word	0x080051d5
 80051a4:	080052d9 	.word	0x080052d9
 80051a8:	080052d9 	.word	0x080052d9
 80051ac:	080052d9 	.word	0x080052d9
 80051b0:	08005215 	.word	0x08005215
 80051b4:	080052d9 	.word	0x080052d9
 80051b8:	080052d9 	.word	0x080052d9
 80051bc:	080052d9 	.word	0x080052d9
 80051c0:	08005257 	.word	0x08005257
 80051c4:	080052d9 	.word	0x080052d9
 80051c8:	080052d9 	.word	0x080052d9
 80051cc:	080052d9 	.word	0x080052d9
 80051d0:	08005297 	.word	0x08005297
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68b9      	ldr	r1, [r7, #8]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 f9f0 	bl	80055c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	699a      	ldr	r2, [r3, #24]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0208 	orr.w	r2, r2, #8
 80051ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699a      	ldr	r2, [r3, #24]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0204 	bic.w	r2, r2, #4
 80051fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6999      	ldr	r1, [r3, #24]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	691a      	ldr	r2, [r3, #16]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	619a      	str	r2, [r3, #24]
      break;
 8005212:	e064      	b.n	80052de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fa40 	bl	80056a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699a      	ldr	r2, [r3, #24]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800522e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699a      	ldr	r2, [r3, #24]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800523e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6999      	ldr	r1, [r3, #24]
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	021a      	lsls	r2, r3, #8
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	430a      	orrs	r2, r1
 8005252:	619a      	str	r2, [r3, #24]
      break;
 8005254:	e043      	b.n	80052de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68b9      	ldr	r1, [r7, #8]
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fa95 	bl	800578c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	69da      	ldr	r2, [r3, #28]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f042 0208 	orr.w	r2, r2, #8
 8005270:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69da      	ldr	r2, [r3, #28]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0204 	bic.w	r2, r2, #4
 8005280:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	69d9      	ldr	r1, [r3, #28]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	691a      	ldr	r2, [r3, #16]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	61da      	str	r2, [r3, #28]
      break;
 8005294:	e023      	b.n	80052de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68b9      	ldr	r1, [r7, #8]
 800529c:	4618      	mov	r0, r3
 800529e:	f000 fae9 	bl	8005874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	69da      	ldr	r2, [r3, #28]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	69da      	ldr	r2, [r3, #28]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	69d9      	ldr	r1, [r3, #28]
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	021a      	lsls	r2, r3, #8
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	61da      	str	r2, [r3, #28]
      break;
 80052d6:	e002      	b.n	80052de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	75fb      	strb	r3, [r7, #23]
      break;
 80052dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_TIM_ConfigClockSource+0x1c>
 8005308:	2302      	movs	r3, #2
 800530a:	e0b4      	b.n	8005476 <HAL_TIM_ConfigClockSource+0x186>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800532a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005332:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005344:	d03e      	beq.n	80053c4 <HAL_TIM_ConfigClockSource+0xd4>
 8005346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800534a:	f200 8087 	bhi.w	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800534e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005352:	f000 8086 	beq.w	8005462 <HAL_TIM_ConfigClockSource+0x172>
 8005356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800535a:	d87f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800535c:	2b70      	cmp	r3, #112	; 0x70
 800535e:	d01a      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0xa6>
 8005360:	2b70      	cmp	r3, #112	; 0x70
 8005362:	d87b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005364:	2b60      	cmp	r3, #96	; 0x60
 8005366:	d050      	beq.n	800540a <HAL_TIM_ConfigClockSource+0x11a>
 8005368:	2b60      	cmp	r3, #96	; 0x60
 800536a:	d877      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800536c:	2b50      	cmp	r3, #80	; 0x50
 800536e:	d03c      	beq.n	80053ea <HAL_TIM_ConfigClockSource+0xfa>
 8005370:	2b50      	cmp	r3, #80	; 0x50
 8005372:	d873      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d058      	beq.n	800542a <HAL_TIM_ConfigClockSource+0x13a>
 8005378:	2b40      	cmp	r3, #64	; 0x40
 800537a:	d86f      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800537c:	2b30      	cmp	r3, #48	; 0x30
 800537e:	d064      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005380:	2b30      	cmp	r3, #48	; 0x30
 8005382:	d86b      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 8005384:	2b20      	cmp	r3, #32
 8005386:	d060      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005388:	2b20      	cmp	r3, #32
 800538a:	d867      	bhi.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05c      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005390:	2b10      	cmp	r3, #16
 8005392:	d05a      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x15a>
 8005394:	e062      	b.n	800545c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6899      	ldr	r1, [r3, #8]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f000 fb35 	bl	8005a14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	609a      	str	r2, [r3, #8]
      break;
 80053c2:	e04f      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6899      	ldr	r1, [r3, #8]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	f000 fb1e 	bl	8005a14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053e6:	609a      	str	r2, [r3, #8]
      break;
 80053e8:	e03c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6859      	ldr	r1, [r3, #4]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f000 fa92 	bl	8005920 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2150      	movs	r1, #80	; 0x50
 8005402:	4618      	mov	r0, r3
 8005404:	f000 faeb 	bl	80059de <TIM_ITRx_SetConfig>
      break;
 8005408:	e02c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6818      	ldr	r0, [r3, #0]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6859      	ldr	r1, [r3, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	461a      	mov	r2, r3
 8005418:	f000 fab1 	bl	800597e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2160      	movs	r1, #96	; 0x60
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fadb 	bl	80059de <TIM_ITRx_SetConfig>
      break;
 8005428:	e01c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	461a      	mov	r2, r3
 8005438:	f000 fa72 	bl	8005920 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2140      	movs	r1, #64	; 0x40
 8005442:	4618      	mov	r0, r3
 8005444:	f000 facb 	bl	80059de <TIM_ITRx_SetConfig>
      break;
 8005448:	e00c      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4619      	mov	r1, r3
 8005454:	4610      	mov	r0, r2
 8005456:	f000 fac2 	bl	80059de <TIM_ITRx_SetConfig>
      break;
 800545a:	e003      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      break;
 8005460:	e000      	b.n	8005464 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005462:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005474:	7bfb      	ldrb	r3, [r7, #15]
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
	...

08005480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a40      	ldr	r2, [pc, #256]	; (8005594 <TIM_Base_SetConfig+0x114>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d013      	beq.n	80054c0 <TIM_Base_SetConfig+0x40>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549e:	d00f      	beq.n	80054c0 <TIM_Base_SetConfig+0x40>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a3d      	ldr	r2, [pc, #244]	; (8005598 <TIM_Base_SetConfig+0x118>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d00b      	beq.n	80054c0 <TIM_Base_SetConfig+0x40>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a3c      	ldr	r2, [pc, #240]	; (800559c <TIM_Base_SetConfig+0x11c>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d007      	beq.n	80054c0 <TIM_Base_SetConfig+0x40>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a3b      	ldr	r2, [pc, #236]	; (80055a0 <TIM_Base_SetConfig+0x120>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d003      	beq.n	80054c0 <TIM_Base_SetConfig+0x40>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a3a      	ldr	r2, [pc, #232]	; (80055a4 <TIM_Base_SetConfig+0x124>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d108      	bne.n	80054d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a2f      	ldr	r2, [pc, #188]	; (8005594 <TIM_Base_SetConfig+0x114>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d02b      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e0:	d027      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a2c      	ldr	r2, [pc, #176]	; (8005598 <TIM_Base_SetConfig+0x118>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d023      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a2b      	ldr	r2, [pc, #172]	; (800559c <TIM_Base_SetConfig+0x11c>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d01f      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a2a      	ldr	r2, [pc, #168]	; (80055a0 <TIM_Base_SetConfig+0x120>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d01b      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a29      	ldr	r2, [pc, #164]	; (80055a4 <TIM_Base_SetConfig+0x124>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d017      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a28      	ldr	r2, [pc, #160]	; (80055a8 <TIM_Base_SetConfig+0x128>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d013      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a27      	ldr	r2, [pc, #156]	; (80055ac <TIM_Base_SetConfig+0x12c>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d00f      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a26      	ldr	r2, [pc, #152]	; (80055b0 <TIM_Base_SetConfig+0x130>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d00b      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a25      	ldr	r2, [pc, #148]	; (80055b4 <TIM_Base_SetConfig+0x134>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d007      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a24      	ldr	r2, [pc, #144]	; (80055b8 <TIM_Base_SetConfig+0x138>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d003      	beq.n	8005532 <TIM_Base_SetConfig+0xb2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a23      	ldr	r2, [pc, #140]	; (80055bc <TIM_Base_SetConfig+0x13c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d108      	bne.n	8005544 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	4313      	orrs	r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a0a      	ldr	r2, [pc, #40]	; (8005594 <TIM_Base_SetConfig+0x114>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d003      	beq.n	8005578 <TIM_Base_SetConfig+0xf8>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a0c      	ldr	r2, [pc, #48]	; (80055a4 <TIM_Base_SetConfig+0x124>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d103      	bne.n	8005580 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	615a      	str	r2, [r3, #20]
}
 8005586:	bf00      	nop
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	40010000 	.word	0x40010000
 8005598:	40000400 	.word	0x40000400
 800559c:	40000800 	.word	0x40000800
 80055a0:	40000c00 	.word	0x40000c00
 80055a4:	40010400 	.word	0x40010400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	40014400 	.word	0x40014400
 80055b0:	40014800 	.word	0x40014800
 80055b4:	40001800 	.word	0x40001800
 80055b8:	40001c00 	.word	0x40001c00
 80055bc:	40002000 	.word	0x40002000

080055c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	f023 0201 	bic.w	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0303 	bic.w	r3, r3, #3
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f023 0302 	bic.w	r3, r3, #2
 8005608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a20      	ldr	r2, [pc, #128]	; (8005698 <TIM_OC1_SetConfig+0xd8>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d003      	beq.n	8005624 <TIM_OC1_SetConfig+0x64>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a1f      	ldr	r2, [pc, #124]	; (800569c <TIM_OC1_SetConfig+0xdc>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d10c      	bne.n	800563e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 0308 	bic.w	r3, r3, #8
 800562a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f023 0304 	bic.w	r3, r3, #4
 800563c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a15      	ldr	r2, [pc, #84]	; (8005698 <TIM_OC1_SetConfig+0xd8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d003      	beq.n	800564e <TIM_OC1_SetConfig+0x8e>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a14      	ldr	r2, [pc, #80]	; (800569c <TIM_OC1_SetConfig+0xdc>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d111      	bne.n	8005672 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800565c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	621a      	str	r2, [r3, #32]
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40010000 	.word	0x40010000
 800569c:	40010400 	.word	0x40010400

080056a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f023 0210 	bic.w	r2, r3, #16
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	021b      	lsls	r3, r3, #8
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0320 	bic.w	r3, r3, #32
 80056ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a22      	ldr	r2, [pc, #136]	; (8005784 <TIM_OC2_SetConfig+0xe4>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d003      	beq.n	8005708 <TIM_OC2_SetConfig+0x68>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a21      	ldr	r2, [pc, #132]	; (8005788 <TIM_OC2_SetConfig+0xe8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d10d      	bne.n	8005724 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800570e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005722:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a17      	ldr	r2, [pc, #92]	; (8005784 <TIM_OC2_SetConfig+0xe4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d003      	beq.n	8005734 <TIM_OC2_SetConfig+0x94>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a16      	ldr	r2, [pc, #88]	; (8005788 <TIM_OC2_SetConfig+0xe8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d113      	bne.n	800575c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800573a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	4313      	orrs	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	621a      	str	r2, [r3, #32]
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40010000 	.word	0x40010000
 8005788:	40010400 	.word	0x40010400

0800578c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800578c:	b480      	push	{r7}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	69db      	ldr	r3, [r3, #28]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f023 0303 	bic.w	r3, r3, #3
 80057c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	021b      	lsls	r3, r3, #8
 80057dc:	697a      	ldr	r2, [r7, #20]
 80057de:	4313      	orrs	r3, r2
 80057e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a21      	ldr	r2, [pc, #132]	; (800586c <TIM_OC3_SetConfig+0xe0>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d003      	beq.n	80057f2 <TIM_OC3_SetConfig+0x66>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a20      	ldr	r2, [pc, #128]	; (8005870 <TIM_OC3_SetConfig+0xe4>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d10d      	bne.n	800580e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	021b      	lsls	r3, r3, #8
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	4313      	orrs	r3, r2
 8005804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800580c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a16      	ldr	r2, [pc, #88]	; (800586c <TIM_OC3_SetConfig+0xe0>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d003      	beq.n	800581e <TIM_OC3_SetConfig+0x92>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a15      	ldr	r2, [pc, #84]	; (8005870 <TIM_OC3_SetConfig+0xe4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d113      	bne.n	8005846 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800582c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	011b      	lsls	r3, r3, #4
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	621a      	str	r2, [r3, #32]
}
 8005860:	bf00      	nop
 8005862:	371c      	adds	r7, #28
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	40010000 	.word	0x40010000
 8005870:	40010400 	.word	0x40010400

08005874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005874:	b480      	push	{r7}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	031b      	lsls	r3, r3, #12
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a12      	ldr	r2, [pc, #72]	; (8005918 <TIM_OC4_SetConfig+0xa4>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d003      	beq.n	80058dc <TIM_OC4_SetConfig+0x68>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a11      	ldr	r2, [pc, #68]	; (800591c <TIM_OC4_SetConfig+0xa8>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d109      	bne.n	80058f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	019b      	lsls	r3, r3, #6
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	621a      	str	r2, [r3, #32]
}
 800590a:	bf00      	nop
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40010000 	.word	0x40010000
 800591c:	40010400 	.word	0x40010400

08005920 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005920:	b480      	push	{r7}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	f023 0201 	bic.w	r2, r3, #1
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800594a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	4313      	orrs	r3, r2
 8005954:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f023 030a 	bic.w	r3, r3, #10
 800595c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	4313      	orrs	r3, r2
 8005964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	621a      	str	r2, [r3, #32]
}
 8005972:	bf00      	nop
 8005974:	371c      	adds	r7, #28
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800597e:	b480      	push	{r7}
 8005980:	b087      	sub	sp, #28
 8005982:	af00      	add	r7, sp, #0
 8005984:	60f8      	str	r0, [r7, #12]
 8005986:	60b9      	str	r1, [r7, #8]
 8005988:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	f023 0210 	bic.w	r2, r3, #16
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	031b      	lsls	r3, r3, #12
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	697a      	ldr	r2, [r7, #20]
 80059ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr

080059de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059de:	b480      	push	{r7}
 80059e0:	b085      	sub	sp, #20
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
 80059e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f043 0307 	orr.w	r3, r3, #7
 8005a00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	609a      	str	r2, [r3, #8]
}
 8005a08:	bf00      	nop
 8005a0a:	3714      	adds	r7, #20
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
 8005a20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	021a      	lsls	r2, r3, #8
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	431a      	orrs	r2, r3
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	697a      	ldr	r2, [r7, #20]
 8005a46:	609a      	str	r2, [r3, #8]
}
 8005a48:	bf00      	nop
 8005a4a:	371c      	adds	r7, #28
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b087      	sub	sp, #28
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f003 031f 	and.w	r3, r3, #31
 8005a66:	2201      	movs	r2, #1
 8005a68:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6a1a      	ldr	r2, [r3, #32]
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	43db      	mvns	r3, r3
 8005a76:	401a      	ands	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6a1a      	ldr	r2, [r3, #32]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	f003 031f 	and.w	r3, r3, #31
 8005a86:	6879      	ldr	r1, [r7, #4]
 8005a88:	fa01 f303 	lsl.w	r3, r1, r3
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	621a      	str	r2, [r3, #32]
}
 8005a92:	bf00      	nop
 8005a94:	371c      	adds	r7, #28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
	...

08005aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e05a      	b.n	8005b6e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a21      	ldr	r2, [pc, #132]	; (8005b7c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d022      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b04:	d01d      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	; (8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d018      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a1b      	ldr	r2, [pc, #108]	; (8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d013      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a1a      	ldr	r2, [pc, #104]	; (8005b88 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00e      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a18      	ldr	r2, [pc, #96]	; (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d009      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a17      	ldr	r2, [pc, #92]	; (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d004      	beq.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d10c      	bne.n	8005b5c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3714      	adds	r7, #20
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40010000 	.word	0x40010000
 8005b80:	40000400 	.word	0x40000400
 8005b84:	40000800 	.word	0x40000800
 8005b88:	40000c00 	.word	0x40000c00
 8005b8c:	40010400 	.word	0x40010400
 8005b90:	40014000 	.word	0x40014000
 8005b94:	40001800 	.word	0x40001800

08005b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e03f      	b.n	8005c2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d106      	bne.n	8005bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f7fc ff16 	bl	80029f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2224      	movs	r2, #36	; 0x24
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fff5 	bl	8006bcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695a      	ldr	r2, [r3, #20]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
	...

08005c34 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b08c      	sub	sp, #48	; 0x30
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b20      	cmp	r3, #32
 8005c4c:	d165      	bne.n	8005d1a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <HAL_UART_Transmit_DMA+0x26>
 8005c54:	88fb      	ldrh	r3, [r7, #6]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e05e      	b.n	8005d1c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_UART_Transmit_DMA+0x38>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e057      	b.n	8005d1c <HAL_UART_Transmit_DMA+0xe8>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	88fa      	ldrh	r2, [r7, #6]
 8005c7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2221      	movs	r2, #33	; 0x21
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c98:	4a22      	ldr	r2, [pc, #136]	; (8005d24 <HAL_UART_Transmit_DMA+0xf0>)
 8005c9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca0:	4a21      	ldr	r2, [pc, #132]	; (8005d28 <HAL_UART_Transmit_DMA+0xf4>)
 8005ca2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca8:	4a20      	ldr	r2, [pc, #128]	; (8005d2c <HAL_UART_Transmit_DMA+0xf8>)
 8005caa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005cb4:	f107 0308 	add.w	r3, r7, #8
 8005cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc0:	6819      	ldr	r1, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3304      	adds	r3, #4
 8005cc8:	461a      	mov	r2, r3
 8005cca:	88fb      	ldrh	r3, [r7, #6]
 8005ccc:	f7fd fefa 	bl	8003ac4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005cd8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3314      	adds	r3, #20
 8005ce8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	617b      	str	r3, [r7, #20]
   return(result);
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3314      	adds	r3, #20
 8005d00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d02:	627a      	str	r2, [r7, #36]	; 0x24
 8005d04:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6a39      	ldr	r1, [r7, #32]
 8005d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e5      	bne.n	8005ce2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8005d1a:	2302      	movs	r3, #2
  }
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3730      	adds	r7, #48	; 0x30
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	08006465 	.word	0x08006465
 8005d28:	080064ff 	.word	0x080064ff
 8005d2c:	08006677 	.word	0x08006677

08005d30 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b090      	sub	sp, #64	; 0x40
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d46:	2b80      	cmp	r3, #128	; 0x80
 8005d48:	bf0c      	ite	eq
 8005d4a:	2301      	moveq	r3, #1
 8005d4c:	2300      	movne	r3, #0
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b21      	cmp	r3, #33	; 0x21
 8005d5c:	d128      	bne.n	8005db0 <HAL_UART_DMAStop+0x80>
 8005d5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d025      	beq.n	8005db0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	3314      	adds	r3, #20
 8005d6a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	623b      	str	r3, [r7, #32]
   return(result);
 8005d74:	6a3b      	ldr	r3, [r7, #32]
 8005d76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d7a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d84:	633a      	str	r2, [r7, #48]	; 0x30
 8005d86:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e5      	bne.n	8005d64 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d004      	beq.n	8005daa <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fd fee5 	bl	8003b74 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fd4c 	bl	8006848 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dba:	2b40      	cmp	r3, #64	; 0x40
 8005dbc:	bf0c      	ite	eq
 8005dbe:	2301      	moveq	r3, #1
 8005dc0:	2300      	movne	r3, #0
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2b22      	cmp	r3, #34	; 0x22
 8005dd0:	d128      	bne.n	8005e24 <HAL_UART_DMAStop+0xf4>
 8005dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d025      	beq.n	8005e24 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	3314      	adds	r3, #20
 8005dde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	e853 3f00 	ldrex	r3, [r3]
 8005de6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dee:	637b      	str	r3, [r7, #52]	; 0x34
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3314      	adds	r3, #20
 8005df6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005df8:	61fa      	str	r2, [r7, #28]
 8005dfa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfc:	69b9      	ldr	r1, [r7, #24]
 8005dfe:	69fa      	ldr	r2, [r7, #28]
 8005e00:	e841 2300 	strex	r3, r2, [r1]
 8005e04:	617b      	str	r3, [r7, #20]
   return(result);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1e5      	bne.n	8005dd8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d004      	beq.n	8005e1e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fd feab 	bl	8003b74 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fd3a 	bl	8006898 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3740      	adds	r7, #64	; 0x40
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b08c      	sub	sp, #48	; 0x30
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	60f8      	str	r0, [r7, #12]
 8005e36:	60b9      	str	r1, [r7, #8]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	2b20      	cmp	r3, #32
 8005e46:	d152      	bne.n	8005eee <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005e4e:	88fb      	ldrh	r3, [r7, #6]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e04b      	b.n	8005ef0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e044      	b.n	8005ef0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2201      	movs	r2, #1
 8005e72:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005e74:	88fb      	ldrh	r3, [r7, #6]
 8005e76:	461a      	mov	r2, r3
 8005e78:	68b9      	ldr	r1, [r7, #8]
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f000 fc46 	bl	800670c <UART_Start_Receive_DMA>
 8005e80:	4603      	mov	r3, r0
 8005e82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005e86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d12c      	bne.n	8005ee8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d125      	bne.n	8005ee2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e96:	2300      	movs	r3, #0
 8005e98:	613b      	str	r3, [r7, #16]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	613b      	str	r3, [r7, #16]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	613b      	str	r3, [r7, #16]
 8005eaa:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	330c      	adds	r3, #12
 8005eb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	e853 3f00 	ldrex	r3, [r3]
 8005eba:	617b      	str	r3, [r7, #20]
   return(result);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	f043 0310 	orr.w	r3, r3, #16
 8005ec2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	330c      	adds	r3, #12
 8005eca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ecc:	627a      	str	r2, [r7, #36]	; 0x24
 8005ece:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed0:	6a39      	ldr	r1, [r7, #32]
 8005ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed4:	e841 2300 	strex	r3, r2, [r1]
 8005ed8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1e5      	bne.n	8005eac <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8005ee0:	e002      	b.n	8005ee8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8005ee8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005eec:	e000      	b.n	8005ef0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8005eee:	2302      	movs	r3, #2
  }
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3730      	adds	r7, #48	; 0x30
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b0ba      	sub	sp, #232	; 0xe8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f2e:	f003 030f 	and.w	r3, r3, #15
 8005f32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005f36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10f      	bne.n	8005f5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f42:	f003 0320 	and.w	r3, r3, #32
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d009      	beq.n	8005f5e <HAL_UART_IRQHandler+0x66>
 8005f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f4e:	f003 0320 	and.w	r3, r3, #32
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 fd7d 	bl	8006a56 <UART_Receive_IT>
      return;
 8005f5c:	e256      	b.n	800640c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f000 80de 	beq.w	8006124 <HAL_UART_IRQHandler+0x22c>
 8005f68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d106      	bne.n	8005f82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 80d1 	beq.w	8006124 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00b      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xae>
 8005f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d005      	beq.n	8005fa6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9e:	f043 0201 	orr.w	r2, r3, #1
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00b      	beq.n	8005fca <HAL_UART_IRQHandler+0xd2>
 8005fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fb6:	f003 0301 	and.w	r3, r3, #1
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d005      	beq.n	8005fca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc2:	f043 0202 	orr.w	r2, r3, #2
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00b      	beq.n	8005fee <HAL_UART_IRQHandler+0xf6>
 8005fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fda:	f003 0301 	and.w	r3, r3, #1
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d005      	beq.n	8005fee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe6:	f043 0204 	orr.w	r2, r3, #4
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d011      	beq.n	800601e <HAL_UART_IRQHandler+0x126>
 8005ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ffe:	f003 0320 	and.w	r3, r3, #32
 8006002:	2b00      	cmp	r3, #0
 8006004:	d105      	bne.n	8006012 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d005      	beq.n	800601e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006016:	f043 0208 	orr.w	r2, r3, #8
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006022:	2b00      	cmp	r3, #0
 8006024:	f000 81ed 	beq.w	8006402 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800602c:	f003 0320 	and.w	r3, r3, #32
 8006030:	2b00      	cmp	r3, #0
 8006032:	d008      	beq.n	8006046 <HAL_UART_IRQHandler+0x14e>
 8006034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fd08 	bl	8006a56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006050:	2b40      	cmp	r3, #64	; 0x40
 8006052:	bf0c      	ite	eq
 8006054:	2301      	moveq	r3, #1
 8006056:	2300      	movne	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006062:	f003 0308 	and.w	r3, r3, #8
 8006066:	2b00      	cmp	r3, #0
 8006068:	d103      	bne.n	8006072 <HAL_UART_IRQHandler+0x17a>
 800606a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800606e:	2b00      	cmp	r3, #0
 8006070:	d04f      	beq.n	8006112 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fc10 	bl	8006898 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006082:	2b40      	cmp	r3, #64	; 0x40
 8006084:	d141      	bne.n	800610a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3314      	adds	r3, #20
 800608c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006090:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006094:	e853 3f00 	ldrex	r3, [r3]
 8006098:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800609c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80060a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3314      	adds	r3, #20
 80060ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80060b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80060b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80060be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80060c2:	e841 2300 	strex	r3, r2, [r1]
 80060c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80060ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1d9      	bne.n	8006086 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d013      	beq.n	8006102 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060de:	4a7d      	ldr	r2, [pc, #500]	; (80062d4 <HAL_UART_IRQHandler+0x3dc>)
 80060e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7fd fdb4 	bl	8003c54 <HAL_DMA_Abort_IT>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d016      	beq.n	8006120 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80060fc:	4610      	mov	r0, r2
 80060fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006100:	e00e      	b.n	8006120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fa fdcc 	bl	8000ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006108:	e00a      	b.n	8006120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fa fdc8 	bl	8000ca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006110:	e006      	b.n	8006120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7fa fdc4 	bl	8000ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800611e:	e170      	b.n	8006402 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006120:	bf00      	nop
    return;
 8006122:	e16e      	b.n	8006402 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006128:	2b01      	cmp	r3, #1
 800612a:	f040 814a 	bne.w	80063c2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800612e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2b00      	cmp	r3, #0
 8006138:	f000 8143 	beq.w	80063c2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800613c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 813c 	beq.w	80063c2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800614a:	2300      	movs	r3, #0
 800614c:	60bb      	str	r3, [r7, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	60bb      	str	r3, [r7, #8]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	60bb      	str	r3, [r7, #8]
 800615e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800616a:	2b40      	cmp	r3, #64	; 0x40
 800616c:	f040 80b4 	bne.w	80062d8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800617c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 8140 	beq.w	8006406 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800618a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800618e:	429a      	cmp	r2, r3
 8006190:	f080 8139 	bcs.w	8006406 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800619a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	69db      	ldr	r3, [r3, #28]
 80061a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a6:	f000 8088 	beq.w	80062ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	330c      	adds	r3, #12
 80061b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80061b8:	e853 3f00 	ldrex	r3, [r3]
 80061bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80061c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80061c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	330c      	adds	r3, #12
 80061d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80061d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80061da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80061e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80061e6:	e841 2300 	strex	r3, r2, [r1]
 80061ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80061ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1d9      	bne.n	80061aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3314      	adds	r3, #20
 80061fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006200:	e853 3f00 	ldrex	r3, [r3]
 8006204:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006206:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006208:	f023 0301 	bic.w	r3, r3, #1
 800620c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3314      	adds	r3, #20
 8006216:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800621a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800621e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006220:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006222:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006226:	e841 2300 	strex	r3, r2, [r1]
 800622a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800622c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1e1      	bne.n	80061f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	3314      	adds	r3, #20
 8006238:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800623c:	e853 3f00 	ldrex	r3, [r3]
 8006240:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006248:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	3314      	adds	r3, #20
 8006252:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006256:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006258:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800625c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006264:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e3      	bne.n	8006232 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	330c      	adds	r3, #12
 800627e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006282:	e853 3f00 	ldrex	r3, [r3]
 8006286:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006288:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800628a:	f023 0310 	bic.w	r3, r3, #16
 800628e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	330c      	adds	r3, #12
 8006298:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800629c:	65ba      	str	r2, [r7, #88]	; 0x58
 800629e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062a4:	e841 2300 	strex	r3, r2, [r1]
 80062a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1e3      	bne.n	8006278 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7fd fc5d 	bl	8003b74 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	4619      	mov	r1, r3
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7fa fd78 	bl	8000dc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062d0:	e099      	b.n	8006406 <HAL_UART_IRQHandler+0x50e>
 80062d2:	bf00      	nop
 80062d4:	0800695f 	.word	0x0800695f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 808b 	beq.w	800640a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80062f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f000 8086 	beq.w	800640a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	330c      	adds	r3, #12
 8006304:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006308:	e853 3f00 	ldrex	r3, [r3]
 800630c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800630e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006310:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006314:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	330c      	adds	r3, #12
 800631e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006322:	647a      	str	r2, [r7, #68]	; 0x44
 8006324:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006326:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006328:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800632a:	e841 2300 	strex	r3, r2, [r1]
 800632e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006330:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1e3      	bne.n	80062fe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3314      	adds	r3, #20
 800633c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006340:	e853 3f00 	ldrex	r3, [r3]
 8006344:	623b      	str	r3, [r7, #32]
   return(result);
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	f023 0301 	bic.w	r3, r3, #1
 800634c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3314      	adds	r3, #20
 8006356:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800635a:	633a      	str	r2, [r7, #48]	; 0x30
 800635c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e3      	bne.n	8006336 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2220      	movs	r2, #32
 8006372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	60fb      	str	r3, [r7, #12]
   return(result);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f023 0310 	bic.w	r3, r3, #16
 8006392:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	330c      	adds	r3, #12
 800639c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80063a0:	61fa      	str	r2, [r7, #28]
 80063a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a4:	69b9      	ldr	r1, [r7, #24]
 80063a6:	69fa      	ldr	r2, [r7, #28]
 80063a8:	e841 2300 	strex	r3, r2, [r1]
 80063ac:	617b      	str	r3, [r7, #20]
   return(result);
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e3      	bne.n	800637c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063b8:	4619      	mov	r1, r3
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7fa fd00 	bl	8000dc0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063c0:	e023      	b.n	800640a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d009      	beq.n	80063e2 <HAL_UART_IRQHandler+0x4ea>
 80063ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fad3 	bl	8006986 <UART_Transmit_IT>
    return;
 80063e0:	e014      	b.n	800640c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00e      	beq.n	800640c <HAL_UART_IRQHandler+0x514>
 80063ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d008      	beq.n	800640c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fb13 	bl	8006a26 <UART_EndTransmit_IT>
    return;
 8006400:	e004      	b.n	800640c <HAL_UART_IRQHandler+0x514>
    return;
 8006402:	bf00      	nop
 8006404:	e002      	b.n	800640c <HAL_UART_IRQHandler+0x514>
      return;
 8006406:	bf00      	nop
 8006408:	e000      	b.n	800640c <HAL_UART_IRQHandler+0x514>
      return;
 800640a:	bf00      	nop
  }
}
 800640c:	37e8      	adds	r7, #232	; 0xe8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop

08006414 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800641c:	bf00      	nop
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006430:	bf00      	nop
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b090      	sub	sp, #64	; 0x40
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006470:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647c:	2b00      	cmp	r3, #0
 800647e:	d137      	bne.n	80064f0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006482:	2200      	movs	r2, #0
 8006484:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	3314      	adds	r3, #20
 800648c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006490:	e853 3f00 	ldrex	r3, [r3]
 8006494:	623b      	str	r3, [r7, #32]
   return(result);
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800649c:	63bb      	str	r3, [r7, #56]	; 0x38
 800649e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	3314      	adds	r3, #20
 80064a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064a6:	633a      	str	r2, [r7, #48]	; 0x30
 80064a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ae:	e841 2300 	strex	r3, r2, [r1]
 80064b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1e5      	bne.n	8006486 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	330c      	adds	r3, #12
 80064c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064d0:	637b      	str	r3, [r7, #52]	; 0x34
 80064d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	330c      	adds	r3, #12
 80064d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064da:	61fa      	str	r2, [r7, #28]
 80064dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	69b9      	ldr	r1, [r7, #24]
 80064e0:	69fa      	ldr	r2, [r7, #28]
 80064e2:	e841 2300 	strex	r3, r2, [r1]
 80064e6:	617b      	str	r3, [r7, #20]
   return(result);
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1e5      	bne.n	80064ba <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80064ee:	e002      	b.n	80064f6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80064f0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80064f2:	f7ff ff8f 	bl	8006414 <HAL_UART_TxCpltCallback>
}
 80064f6:	bf00      	nop
 80064f8:	3740      	adds	r7, #64	; 0x40
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b084      	sub	sp, #16
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f7ff ff8b 	bl	8006428 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006512:	bf00      	nop
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b09c      	sub	sp, #112	; 0x70
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006526:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006532:	2b00      	cmp	r3, #0
 8006534:	d172      	bne.n	800661c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006536:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006538:	2200      	movs	r2, #0
 800653a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800653c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	330c      	adds	r3, #12
 8006542:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006546:	e853 3f00 	ldrex	r3, [r3]
 800654a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800654c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800654e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006552:	66bb      	str	r3, [r7, #104]	; 0x68
 8006554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	330c      	adds	r3, #12
 800655a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800655c:	65ba      	str	r2, [r7, #88]	; 0x58
 800655e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006560:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006562:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006564:	e841 2300 	strex	r3, r2, [r1]
 8006568:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800656a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1e5      	bne.n	800653c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006570:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	3314      	adds	r3, #20
 8006576:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006582:	f023 0301 	bic.w	r3, r3, #1
 8006586:	667b      	str	r3, [r7, #100]	; 0x64
 8006588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3314      	adds	r3, #20
 800658e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006590:	647a      	str	r2, [r7, #68]	; 0x44
 8006592:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006594:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006596:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006598:	e841 2300 	strex	r3, r2, [r1]
 800659c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800659e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1e5      	bne.n	8006570 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3314      	adds	r3, #20
 80065aa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ae:	e853 3f00 	ldrex	r3, [r3]
 80065b2:	623b      	str	r3, [r7, #32]
   return(result);
 80065b4:	6a3b      	ldr	r3, [r7, #32]
 80065b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065ba:	663b      	str	r3, [r7, #96]	; 0x60
 80065bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	3314      	adds	r3, #20
 80065c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80065c4:	633a      	str	r2, [r7, #48]	; 0x30
 80065c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065cc:	e841 2300 	strex	r3, r2, [r1]
 80065d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1e5      	bne.n	80065a4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80065d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065da:	2220      	movs	r2, #32
 80065dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d119      	bne.n	800661c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	330c      	adds	r3, #12
 80065ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	e853 3f00 	ldrex	r3, [r3]
 80065f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f023 0310 	bic.w	r3, r3, #16
 80065fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	330c      	adds	r3, #12
 8006606:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006608:	61fa      	str	r2, [r7, #28]
 800660a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660c:	69b9      	ldr	r1, [r7, #24]
 800660e:	69fa      	ldr	r2, [r7, #28]
 8006610:	e841 2300 	strex	r3, r2, [r1]
 8006614:	617b      	str	r3, [r7, #20]
   return(result);
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e5      	bne.n	80065e8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800661c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800661e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006620:	2b01      	cmp	r3, #1
 8006622:	d106      	bne.n	8006632 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006626:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006628:	4619      	mov	r1, r3
 800662a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800662c:	f7fa fbc8 	bl	8000dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006630:	e002      	b.n	8006638 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006632:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006634:	f7ff ff02 	bl	800643c <HAL_UART_RxCpltCallback>
}
 8006638:	bf00      	nop
 800663a:	3770      	adds	r7, #112	; 0x70
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	2b01      	cmp	r3, #1
 8006654:	d108      	bne.n	8006668 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800665a:	085b      	lsrs	r3, r3, #1
 800665c:	b29b      	uxth	r3, r3
 800665e:	4619      	mov	r1, r3
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f7fa fbad 	bl	8000dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006666:	e002      	b.n	800666e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff fef1 	bl	8006450 <HAL_UART_RxHalfCpltCallback>
}
 800666e:	bf00      	nop
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b084      	sub	sp, #16
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800667e:	2300      	movs	r3, #0
 8006680:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006692:	2b80      	cmp	r3, #128	; 0x80
 8006694:	bf0c      	ite	eq
 8006696:	2301      	moveq	r3, #1
 8006698:	2300      	movne	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b21      	cmp	r3, #33	; 0x21
 80066a8:	d108      	bne.n	80066bc <UART_DMAError+0x46>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	2200      	movs	r2, #0
 80066b4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80066b6:	68b8      	ldr	r0, [r7, #8]
 80066b8:	f000 f8c6 	bl	8006848 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c6:	2b40      	cmp	r3, #64	; 0x40
 80066c8:	bf0c      	ite	eq
 80066ca:	2301      	moveq	r3, #1
 80066cc:	2300      	movne	r3, #0
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	2b22      	cmp	r3, #34	; 0x22
 80066dc:	d108      	bne.n	80066f0 <UART_DMAError+0x7a>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d005      	beq.n	80066f0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	2200      	movs	r2, #0
 80066e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80066ea:	68b8      	ldr	r0, [r7, #8]
 80066ec:	f000 f8d4 	bl	8006898 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f4:	f043 0210 	orr.w	r2, r3, #16
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066fc:	68b8      	ldr	r0, [r7, #8]
 80066fe:	f7fa facf 	bl	8000ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006702:	bf00      	nop
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b098      	sub	sp, #96	; 0x60
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	4613      	mov	r3, r2
 8006718:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	88fa      	ldrh	r2, [r7, #6]
 8006724:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2222      	movs	r2, #34	; 0x22
 8006730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006738:	4a40      	ldr	r2, [pc, #256]	; (800683c <UART_Start_Receive_DMA+0x130>)
 800673a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006740:	4a3f      	ldr	r2, [pc, #252]	; (8006840 <UART_Start_Receive_DMA+0x134>)
 8006742:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006748:	4a3e      	ldr	r2, [pc, #248]	; (8006844 <UART_Start_Receive_DMA+0x138>)
 800674a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006750:	2200      	movs	r2, #0
 8006752:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006754:	f107 0308 	add.w	r3, r7, #8
 8006758:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3304      	adds	r3, #4
 8006764:	4619      	mov	r1, r3
 8006766:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	88fb      	ldrh	r3, [r7, #6]
 800676c:	f7fd f9aa 	bl	8003ac4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006770:	2300      	movs	r3, #0
 8006772:	613b      	str	r3, [r7, #16]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	613b      	str	r3, [r7, #16]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	613b      	str	r3, [r7, #16]
 8006784:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d019      	beq.n	80067ca <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	330c      	adds	r3, #12
 800679c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80067a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	330c      	adds	r3, #12
 80067b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067b6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80067b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ba:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80067bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067be:	e841 2300 	strex	r3, r2, [r1]
 80067c2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80067c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1e5      	bne.n	8006796 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3314      	adds	r3, #20
 80067d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	657b      	str	r3, [r7, #84]	; 0x54
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3314      	adds	r3, #20
 80067e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80067ea:	63ba      	str	r2, [r7, #56]	; 0x38
 80067ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80067f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067f2:	e841 2300 	strex	r3, r2, [r1]
 80067f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1e5      	bne.n	80067ca <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3314      	adds	r3, #20
 8006804:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	e853 3f00 	ldrex	r3, [r3]
 800680c:	617b      	str	r3, [r7, #20]
   return(result);
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006814:	653b      	str	r3, [r7, #80]	; 0x50
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3314      	adds	r3, #20
 800681c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800681e:	627a      	str	r2, [r7, #36]	; 0x24
 8006820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006822:	6a39      	ldr	r1, [r7, #32]
 8006824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006826:	e841 2300 	strex	r3, r2, [r1]
 800682a:	61fb      	str	r3, [r7, #28]
   return(result);
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1e5      	bne.n	80067fe <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3760      	adds	r7, #96	; 0x60
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	0800651b 	.word	0x0800651b
 8006840:	08006641 	.word	0x08006641
 8006844:	08006677 	.word	0x08006677

08006848 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006848:	b480      	push	{r7}
 800684a:	b089      	sub	sp, #36	; 0x24
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	330c      	adds	r3, #12
 8006856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006866:	61fb      	str	r3, [r7, #28]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	330c      	adds	r3, #12
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	61ba      	str	r2, [r7, #24]
 8006872:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	6979      	ldr	r1, [r7, #20]
 8006876:	69ba      	ldr	r2, [r7, #24]
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	613b      	str	r3, [r7, #16]
   return(result);
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e5      	bne.n	8006850 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2220      	movs	r2, #32
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800688c:	bf00      	nop
 800688e:	3724      	adds	r7, #36	; 0x24
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006898:	b480      	push	{r7}
 800689a:	b095      	sub	sp, #84	; 0x54
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	330c      	adds	r3, #12
 80068a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068aa:	e853 3f00 	ldrex	r3, [r3]
 80068ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	330c      	adds	r3, #12
 80068be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068c0:	643a      	str	r2, [r7, #64]	; 0x40
 80068c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068c8:	e841 2300 	strex	r3, r2, [r1]
 80068cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d1e5      	bne.n	80068a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3314      	adds	r3, #20
 80068da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	e853 3f00 	ldrex	r3, [r3]
 80068e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	f023 0301 	bic.w	r3, r3, #1
 80068ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3314      	adds	r3, #20
 80068f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068fc:	e841 2300 	strex	r3, r2, [r1]
 8006900:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1e5      	bne.n	80068d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690c:	2b01      	cmp	r3, #1
 800690e:	d119      	bne.n	8006944 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	330c      	adds	r3, #12
 8006916:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	e853 3f00 	ldrex	r3, [r3]
 800691e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f023 0310 	bic.w	r3, r3, #16
 8006926:	647b      	str	r3, [r7, #68]	; 0x44
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006930:	61ba      	str	r2, [r7, #24]
 8006932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006934:	6979      	ldr	r1, [r7, #20]
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	e841 2300 	strex	r3, r2, [r1]
 800693c:	613b      	str	r3, [r7, #16]
   return(result);
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1e5      	bne.n	8006910 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2220      	movs	r2, #32
 8006948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006952:	bf00      	nop
 8006954:	3754      	adds	r7, #84	; 0x54
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7fa f991 	bl	8000ca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800697e:	bf00      	nop
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006986:	b480      	push	{r7}
 8006988:	b085      	sub	sp, #20
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006994:	b2db      	uxtb	r3, r3
 8006996:	2b21      	cmp	r3, #33	; 0x21
 8006998:	d13e      	bne.n	8006a18 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069a2:	d114      	bne.n	80069ce <UART_Transmit_IT+0x48>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d110      	bne.n	80069ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	881b      	ldrh	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	1c9a      	adds	r2, r3, #2
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	621a      	str	r2, [r3, #32]
 80069cc:	e008      	b.n	80069e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	1c59      	adds	r1, r3, #1
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6211      	str	r1, [r2, #32]
 80069d8:	781a      	ldrb	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	3b01      	subs	r3, #1
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	4619      	mov	r1, r3
 80069ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10f      	bne.n	8006a14 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68da      	ldr	r2, [r3, #12]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a02:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a12:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	e000      	b.n	8006a1a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a18:	2302      	movs	r3, #2
  }
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b082      	sub	sp, #8
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2220      	movs	r2, #32
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7ff fce4 	bl	8006414 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3708      	adds	r7, #8
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b08c      	sub	sp, #48	; 0x30
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	2b22      	cmp	r3, #34	; 0x22
 8006a68:	f040 80ab 	bne.w	8006bc2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a74:	d117      	bne.n	8006aa6 <UART_Receive_IT+0x50>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d113      	bne.n	8006aa6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a86:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a9e:	1c9a      	adds	r2, r3, #2
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	629a      	str	r2, [r3, #40]	; 0x28
 8006aa4:	e026      	b.n	8006af4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006aac:	2300      	movs	r3, #0
 8006aae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab8:	d007      	beq.n	8006aca <UART_Receive_IT+0x74>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10a      	bne.n	8006ad8 <UART_Receive_IT+0x82>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d106      	bne.n	8006ad8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad4:	701a      	strb	r2, [r3, #0]
 8006ad6:	e008      	b.n	8006aea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ae4:	b2da      	uxtb	r2, r3
 8006ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	3b01      	subs	r3, #1
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	4619      	mov	r1, r3
 8006b02:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d15a      	bne.n	8006bbe <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0220 	bic.w	r2, r2, #32
 8006b16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	695a      	ldr	r2, [r3, #20]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 0201 	bic.w	r2, r2, #1
 8006b36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d135      	bne.n	8006bb4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	330c      	adds	r3, #12
 8006b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	e853 3f00 	ldrex	r3, [r3]
 8006b5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f023 0310 	bic.w	r3, r3, #16
 8006b64:	627b      	str	r3, [r7, #36]	; 0x24
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	330c      	adds	r3, #12
 8006b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b6e:	623a      	str	r2, [r7, #32]
 8006b70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b72:	69f9      	ldr	r1, [r7, #28]
 8006b74:	6a3a      	ldr	r2, [r7, #32]
 8006b76:	e841 2300 	strex	r3, r2, [r1]
 8006b7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1e5      	bne.n	8006b4e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0310 	and.w	r3, r3, #16
 8006b8c:	2b10      	cmp	r3, #16
 8006b8e:	d10a      	bne.n	8006ba6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	60fb      	str	r3, [r7, #12]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006baa:	4619      	mov	r1, r3
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f7fa f907 	bl	8000dc0 <HAL_UARTEx_RxEventCallback>
 8006bb2:	e002      	b.n	8006bba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f7ff fc41 	bl	800643c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	e002      	b.n	8006bc4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	e000      	b.n	8006bc4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006bc2:	2302      	movs	r3, #2
  }
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3730      	adds	r7, #48	; 0x30
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bd0:	b0c0      	sub	sp, #256	; 0x100
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006be8:	68d9      	ldr	r1, [r3, #12]
 8006bea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	ea40 0301 	orr.w	r3, r0, r1
 8006bf4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c24:	f021 010c 	bic.w	r1, r1, #12
 8006c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c32:	430b      	orrs	r3, r1
 8006c34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c46:	6999      	ldr	r1, [r3, #24]
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	ea40 0301 	orr.w	r3, r0, r1
 8006c52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	4b8f      	ldr	r3, [pc, #572]	; (8006e98 <UART_SetConfig+0x2cc>)
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d005      	beq.n	8006c6c <UART_SetConfig+0xa0>
 8006c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	4b8d      	ldr	r3, [pc, #564]	; (8006e9c <UART_SetConfig+0x2d0>)
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d104      	bne.n	8006c76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c6c:	f7fe f8de 	bl	8004e2c <HAL_RCC_GetPCLK2Freq>
 8006c70:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006c74:	e003      	b.n	8006c7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c76:	f7fe f8c5 	bl	8004e04 <HAL_RCC_GetPCLK1Freq>
 8006c7a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c82:	69db      	ldr	r3, [r3, #28]
 8006c84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c88:	f040 810c 	bne.w	8006ea4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c90:	2200      	movs	r2, #0
 8006c92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c96:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006c9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006c9e:	4622      	mov	r2, r4
 8006ca0:	462b      	mov	r3, r5
 8006ca2:	1891      	adds	r1, r2, r2
 8006ca4:	65b9      	str	r1, [r7, #88]	; 0x58
 8006ca6:	415b      	adcs	r3, r3
 8006ca8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006caa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006cae:	4621      	mov	r1, r4
 8006cb0:	eb12 0801 	adds.w	r8, r2, r1
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	eb43 0901 	adc.w	r9, r3, r1
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	f04f 0300 	mov.w	r3, #0
 8006cc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cce:	4690      	mov	r8, r2
 8006cd0:	4699      	mov	r9, r3
 8006cd2:	4623      	mov	r3, r4
 8006cd4:	eb18 0303 	adds.w	r3, r8, r3
 8006cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006cdc:	462b      	mov	r3, r5
 8006cde:	eb49 0303 	adc.w	r3, r9, r3
 8006ce2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006cf2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006cf6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	18db      	adds	r3, r3, r3
 8006cfe:	653b      	str	r3, [r7, #80]	; 0x50
 8006d00:	4613      	mov	r3, r2
 8006d02:	eb42 0303 	adc.w	r3, r2, r3
 8006d06:	657b      	str	r3, [r7, #84]	; 0x54
 8006d08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d10:	f7f9 fe48 	bl	80009a4 <__aeabi_uldivmod>
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	4b61      	ldr	r3, [pc, #388]	; (8006ea0 <UART_SetConfig+0x2d4>)
 8006d1a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d1e:	095b      	lsrs	r3, r3, #5
 8006d20:	011c      	lsls	r4, r3, #4
 8006d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d26:	2200      	movs	r2, #0
 8006d28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d2c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006d30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006d34:	4642      	mov	r2, r8
 8006d36:	464b      	mov	r3, r9
 8006d38:	1891      	adds	r1, r2, r2
 8006d3a:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d3c:	415b      	adcs	r3, r3
 8006d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d44:	4641      	mov	r1, r8
 8006d46:	eb12 0a01 	adds.w	sl, r2, r1
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	f04f 0300 	mov.w	r3, #0
 8006d58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d64:	4692      	mov	sl, r2
 8006d66:	469b      	mov	fp, r3
 8006d68:	4643      	mov	r3, r8
 8006d6a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d72:	464b      	mov	r3, r9
 8006d74:	eb4b 0303 	adc.w	r3, fp, r3
 8006d78:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d88:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006d8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006d90:	460b      	mov	r3, r1
 8006d92:	18db      	adds	r3, r3, r3
 8006d94:	643b      	str	r3, [r7, #64]	; 0x40
 8006d96:	4613      	mov	r3, r2
 8006d98:	eb42 0303 	adc.w	r3, r2, r3
 8006d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006da2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006da6:	f7f9 fdfd 	bl	80009a4 <__aeabi_uldivmod>
 8006daa:	4602      	mov	r2, r0
 8006dac:	460b      	mov	r3, r1
 8006dae:	4611      	mov	r1, r2
 8006db0:	4b3b      	ldr	r3, [pc, #236]	; (8006ea0 <UART_SetConfig+0x2d4>)
 8006db2:	fba3 2301 	umull	r2, r3, r3, r1
 8006db6:	095b      	lsrs	r3, r3, #5
 8006db8:	2264      	movs	r2, #100	; 0x64
 8006dba:	fb02 f303 	mul.w	r3, r2, r3
 8006dbe:	1acb      	subs	r3, r1, r3
 8006dc0:	00db      	lsls	r3, r3, #3
 8006dc2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006dc6:	4b36      	ldr	r3, [pc, #216]	; (8006ea0 <UART_SetConfig+0x2d4>)
 8006dc8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	005b      	lsls	r3, r3, #1
 8006dd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006dd4:	441c      	add	r4, r3
 8006dd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006de0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006de4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006de8:	4642      	mov	r2, r8
 8006dea:	464b      	mov	r3, r9
 8006dec:	1891      	adds	r1, r2, r2
 8006dee:	63b9      	str	r1, [r7, #56]	; 0x38
 8006df0:	415b      	adcs	r3, r3
 8006df2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006df4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006df8:	4641      	mov	r1, r8
 8006dfa:	1851      	adds	r1, r2, r1
 8006dfc:	6339      	str	r1, [r7, #48]	; 0x30
 8006dfe:	4649      	mov	r1, r9
 8006e00:	414b      	adcs	r3, r1
 8006e02:	637b      	str	r3, [r7, #52]	; 0x34
 8006e04:	f04f 0200 	mov.w	r2, #0
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e10:	4659      	mov	r1, fp
 8006e12:	00cb      	lsls	r3, r1, #3
 8006e14:	4651      	mov	r1, sl
 8006e16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e1a:	4651      	mov	r1, sl
 8006e1c:	00ca      	lsls	r2, r1, #3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	4619      	mov	r1, r3
 8006e22:	4603      	mov	r3, r0
 8006e24:	4642      	mov	r2, r8
 8006e26:	189b      	adds	r3, r3, r2
 8006e28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e2c:	464b      	mov	r3, r9
 8006e2e:	460a      	mov	r2, r1
 8006e30:	eb42 0303 	adc.w	r3, r2, r3
 8006e34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e44:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	18db      	adds	r3, r3, r3
 8006e50:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e52:	4613      	mov	r3, r2
 8006e54:	eb42 0303 	adc.w	r3, r2, r3
 8006e58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e62:	f7f9 fd9f 	bl	80009a4 <__aeabi_uldivmod>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4b0d      	ldr	r3, [pc, #52]	; (8006ea0 <UART_SetConfig+0x2d4>)
 8006e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e70:	095b      	lsrs	r3, r3, #5
 8006e72:	2164      	movs	r1, #100	; 0x64
 8006e74:	fb01 f303 	mul.w	r3, r1, r3
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	00db      	lsls	r3, r3, #3
 8006e7c:	3332      	adds	r3, #50	; 0x32
 8006e7e:	4a08      	ldr	r2, [pc, #32]	; (8006ea0 <UART_SetConfig+0x2d4>)
 8006e80:	fba2 2303 	umull	r2, r3, r2, r3
 8006e84:	095b      	lsrs	r3, r3, #5
 8006e86:	f003 0207 	and.w	r2, r3, #7
 8006e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4422      	add	r2, r4
 8006e92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e94:	e106      	b.n	80070a4 <UART_SetConfig+0x4d8>
 8006e96:	bf00      	nop
 8006e98:	40011000 	.word	0x40011000
 8006e9c:	40011400 	.word	0x40011400
 8006ea0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006eae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006eb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006eb6:	4642      	mov	r2, r8
 8006eb8:	464b      	mov	r3, r9
 8006eba:	1891      	adds	r1, r2, r2
 8006ebc:	6239      	str	r1, [r7, #32]
 8006ebe:	415b      	adcs	r3, r3
 8006ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ec2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ec6:	4641      	mov	r1, r8
 8006ec8:	1854      	adds	r4, r2, r1
 8006eca:	4649      	mov	r1, r9
 8006ecc:	eb43 0501 	adc.w	r5, r3, r1
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	f04f 0300 	mov.w	r3, #0
 8006ed8:	00eb      	lsls	r3, r5, #3
 8006eda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ede:	00e2      	lsls	r2, r4, #3
 8006ee0:	4614      	mov	r4, r2
 8006ee2:	461d      	mov	r5, r3
 8006ee4:	4643      	mov	r3, r8
 8006ee6:	18e3      	adds	r3, r4, r3
 8006ee8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006eec:	464b      	mov	r3, r9
 8006eee:	eb45 0303 	adc.w	r3, r5, r3
 8006ef2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f02:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f06:	f04f 0200 	mov.w	r2, #0
 8006f0a:	f04f 0300 	mov.w	r3, #0
 8006f0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f12:	4629      	mov	r1, r5
 8006f14:	008b      	lsls	r3, r1, #2
 8006f16:	4621      	mov	r1, r4
 8006f18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f1c:	4621      	mov	r1, r4
 8006f1e:	008a      	lsls	r2, r1, #2
 8006f20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f24:	f7f9 fd3e 	bl	80009a4 <__aeabi_uldivmod>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	460b      	mov	r3, r1
 8006f2c:	4b60      	ldr	r3, [pc, #384]	; (80070b0 <UART_SetConfig+0x4e4>)
 8006f2e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f32:	095b      	lsrs	r3, r3, #5
 8006f34:	011c      	lsls	r4, r3, #4
 8006f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f40:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f44:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f48:	4642      	mov	r2, r8
 8006f4a:	464b      	mov	r3, r9
 8006f4c:	1891      	adds	r1, r2, r2
 8006f4e:	61b9      	str	r1, [r7, #24]
 8006f50:	415b      	adcs	r3, r3
 8006f52:	61fb      	str	r3, [r7, #28]
 8006f54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f58:	4641      	mov	r1, r8
 8006f5a:	1851      	adds	r1, r2, r1
 8006f5c:	6139      	str	r1, [r7, #16]
 8006f5e:	4649      	mov	r1, r9
 8006f60:	414b      	adcs	r3, r1
 8006f62:	617b      	str	r3, [r7, #20]
 8006f64:	f04f 0200 	mov.w	r2, #0
 8006f68:	f04f 0300 	mov.w	r3, #0
 8006f6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f70:	4659      	mov	r1, fp
 8006f72:	00cb      	lsls	r3, r1, #3
 8006f74:	4651      	mov	r1, sl
 8006f76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f7a:	4651      	mov	r1, sl
 8006f7c:	00ca      	lsls	r2, r1, #3
 8006f7e:	4610      	mov	r0, r2
 8006f80:	4619      	mov	r1, r3
 8006f82:	4603      	mov	r3, r0
 8006f84:	4642      	mov	r2, r8
 8006f86:	189b      	adds	r3, r3, r2
 8006f88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f8c:	464b      	mov	r3, r9
 8006f8e:	460a      	mov	r2, r1
 8006f90:	eb42 0303 	adc.w	r3, r2, r3
 8006f94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fa2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006fa4:	f04f 0200 	mov.w	r2, #0
 8006fa8:	f04f 0300 	mov.w	r3, #0
 8006fac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006fb0:	4649      	mov	r1, r9
 8006fb2:	008b      	lsls	r3, r1, #2
 8006fb4:	4641      	mov	r1, r8
 8006fb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fba:	4641      	mov	r1, r8
 8006fbc:	008a      	lsls	r2, r1, #2
 8006fbe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006fc2:	f7f9 fcef 	bl	80009a4 <__aeabi_uldivmod>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4611      	mov	r1, r2
 8006fcc:	4b38      	ldr	r3, [pc, #224]	; (80070b0 <UART_SetConfig+0x4e4>)
 8006fce:	fba3 2301 	umull	r2, r3, r3, r1
 8006fd2:	095b      	lsrs	r3, r3, #5
 8006fd4:	2264      	movs	r2, #100	; 0x64
 8006fd6:	fb02 f303 	mul.w	r3, r2, r3
 8006fda:	1acb      	subs	r3, r1, r3
 8006fdc:	011b      	lsls	r3, r3, #4
 8006fde:	3332      	adds	r3, #50	; 0x32
 8006fe0:	4a33      	ldr	r2, [pc, #204]	; (80070b0 <UART_SetConfig+0x4e4>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	095b      	lsrs	r3, r3, #5
 8006fe8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fec:	441c      	add	r4, r3
 8006fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	673b      	str	r3, [r7, #112]	; 0x70
 8006ff6:	677a      	str	r2, [r7, #116]	; 0x74
 8006ff8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006ffc:	4642      	mov	r2, r8
 8006ffe:	464b      	mov	r3, r9
 8007000:	1891      	adds	r1, r2, r2
 8007002:	60b9      	str	r1, [r7, #8]
 8007004:	415b      	adcs	r3, r3
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800700c:	4641      	mov	r1, r8
 800700e:	1851      	adds	r1, r2, r1
 8007010:	6039      	str	r1, [r7, #0]
 8007012:	4649      	mov	r1, r9
 8007014:	414b      	adcs	r3, r1
 8007016:	607b      	str	r3, [r7, #4]
 8007018:	f04f 0200 	mov.w	r2, #0
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007024:	4659      	mov	r1, fp
 8007026:	00cb      	lsls	r3, r1, #3
 8007028:	4651      	mov	r1, sl
 800702a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800702e:	4651      	mov	r1, sl
 8007030:	00ca      	lsls	r2, r1, #3
 8007032:	4610      	mov	r0, r2
 8007034:	4619      	mov	r1, r3
 8007036:	4603      	mov	r3, r0
 8007038:	4642      	mov	r2, r8
 800703a:	189b      	adds	r3, r3, r2
 800703c:	66bb      	str	r3, [r7, #104]	; 0x68
 800703e:	464b      	mov	r3, r9
 8007040:	460a      	mov	r2, r1
 8007042:	eb42 0303 	adc.w	r3, r2, r3
 8007046:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	663b      	str	r3, [r7, #96]	; 0x60
 8007052:	667a      	str	r2, [r7, #100]	; 0x64
 8007054:	f04f 0200 	mov.w	r2, #0
 8007058:	f04f 0300 	mov.w	r3, #0
 800705c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007060:	4649      	mov	r1, r9
 8007062:	008b      	lsls	r3, r1, #2
 8007064:	4641      	mov	r1, r8
 8007066:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800706a:	4641      	mov	r1, r8
 800706c:	008a      	lsls	r2, r1, #2
 800706e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007072:	f7f9 fc97 	bl	80009a4 <__aeabi_uldivmod>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	4b0d      	ldr	r3, [pc, #52]	; (80070b0 <UART_SetConfig+0x4e4>)
 800707c:	fba3 1302 	umull	r1, r3, r3, r2
 8007080:	095b      	lsrs	r3, r3, #5
 8007082:	2164      	movs	r1, #100	; 0x64
 8007084:	fb01 f303 	mul.w	r3, r1, r3
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	011b      	lsls	r3, r3, #4
 800708c:	3332      	adds	r3, #50	; 0x32
 800708e:	4a08      	ldr	r2, [pc, #32]	; (80070b0 <UART_SetConfig+0x4e4>)
 8007090:	fba2 2303 	umull	r2, r3, r2, r3
 8007094:	095b      	lsrs	r3, r3, #5
 8007096:	f003 020f 	and.w	r2, r3, #15
 800709a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4422      	add	r2, r4
 80070a2:	609a      	str	r2, [r3, #8]
}
 80070a4:	bf00      	nop
 80070a6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80070aa:	46bd      	mov	sp, r7
 80070ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070b0:	51eb851f 	.word	0x51eb851f

080070b4 <memset>:
 80070b4:	4402      	add	r2, r0
 80070b6:	4603      	mov	r3, r0
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d100      	bne.n	80070be <memset+0xa>
 80070bc:	4770      	bx	lr
 80070be:	f803 1b01 	strb.w	r1, [r3], #1
 80070c2:	e7f9      	b.n	80070b8 <memset+0x4>

080070c4 <__libc_init_array>:
 80070c4:	b570      	push	{r4, r5, r6, lr}
 80070c6:	4d0d      	ldr	r5, [pc, #52]	; (80070fc <__libc_init_array+0x38>)
 80070c8:	4c0d      	ldr	r4, [pc, #52]	; (8007100 <__libc_init_array+0x3c>)
 80070ca:	1b64      	subs	r4, r4, r5
 80070cc:	10a4      	asrs	r4, r4, #2
 80070ce:	2600      	movs	r6, #0
 80070d0:	42a6      	cmp	r6, r4
 80070d2:	d109      	bne.n	80070e8 <__libc_init_array+0x24>
 80070d4:	4d0b      	ldr	r5, [pc, #44]	; (8007104 <__libc_init_array+0x40>)
 80070d6:	4c0c      	ldr	r4, [pc, #48]	; (8007108 <__libc_init_array+0x44>)
 80070d8:	f000 f866 	bl	80071a8 <_init>
 80070dc:	1b64      	subs	r4, r4, r5
 80070de:	10a4      	asrs	r4, r4, #2
 80070e0:	2600      	movs	r6, #0
 80070e2:	42a6      	cmp	r6, r4
 80070e4:	d105      	bne.n	80070f2 <__libc_init_array+0x2e>
 80070e6:	bd70      	pop	{r4, r5, r6, pc}
 80070e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ec:	4798      	blx	r3
 80070ee:	3601      	adds	r6, #1
 80070f0:	e7ee      	b.n	80070d0 <__libc_init_array+0xc>
 80070f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f6:	4798      	blx	r3
 80070f8:	3601      	adds	r6, #1
 80070fa:	e7f2      	b.n	80070e2 <__libc_init_array+0x1e>
 80070fc:	080071f0 	.word	0x080071f0
 8007100:	080071f0 	.word	0x080071f0
 8007104:	080071f0 	.word	0x080071f0
 8007108:	080071f4 	.word	0x080071f4

0800710c <memcpy>:
 800710c:	440a      	add	r2, r1
 800710e:	4291      	cmp	r1, r2
 8007110:	f100 33ff 	add.w	r3, r0, #4294967295
 8007114:	d100      	bne.n	8007118 <memcpy+0xc>
 8007116:	4770      	bx	lr
 8007118:	b510      	push	{r4, lr}
 800711a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800711e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007122:	4291      	cmp	r1, r2
 8007124:	d1f9      	bne.n	800711a <memcpy+0xe>
 8007126:	bd10      	pop	{r4, pc}

08007128 <lrintf>:
 8007128:	ee10 3a10 	vmov	r3, s0
 800712c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007130:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 8007134:	281e      	cmp	r0, #30
 8007136:	b082      	sub	sp, #8
 8007138:	dc2f      	bgt.n	800719a <lrintf+0x72>
 800713a:	1c41      	adds	r1, r0, #1
 800713c:	da02      	bge.n	8007144 <lrintf+0x1c>
 800713e:	2000      	movs	r0, #0
 8007140:	b002      	add	sp, #8
 8007142:	4770      	bx	lr
 8007144:	2816      	cmp	r0, #22
 8007146:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 800714a:	dd0a      	ble.n	8007162 <lrintf+0x3a>
 800714c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007150:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007154:	3a96      	subs	r2, #150	; 0x96
 8007156:	fa03 f002 	lsl.w	r0, r3, r2
 800715a:	2900      	cmp	r1, #0
 800715c:	d0f0      	beq.n	8007140 <lrintf+0x18>
 800715e:	4240      	negs	r0, r0
 8007160:	e7ee      	b.n	8007140 <lrintf+0x18>
 8007162:	4b10      	ldr	r3, [pc, #64]	; (80071a4 <lrintf+0x7c>)
 8007164:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007168:	ed93 7a00 	vldr	s14, [r3]
 800716c:	ee37 0a00 	vadd.f32	s0, s14, s0
 8007170:	ed8d 0a01 	vstr	s0, [sp, #4]
 8007174:	eddd 7a01 	vldr	s15, [sp, #4]
 8007178:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800717c:	ee17 3a90 	vmov	r3, s15
 8007180:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007184:	d0db      	beq.n	800713e <lrintf+0x16>
 8007186:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800718a:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800718e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007192:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8007196:	40d8      	lsrs	r0, r3
 8007198:	e7df      	b.n	800715a <lrintf+0x32>
 800719a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800719e:	ee17 0a90 	vmov	r0, s15
 80071a2:	e7cd      	b.n	8007140 <lrintf+0x18>
 80071a4:	080071e0 	.word	0x080071e0

080071a8 <_init>:
 80071a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071aa:	bf00      	nop
 80071ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ae:	bc08      	pop	{r3}
 80071b0:	469e      	mov	lr, r3
 80071b2:	4770      	bx	lr

080071b4 <_fini>:
 80071b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071b6:	bf00      	nop
 80071b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ba:	bc08      	pop	{r3}
 80071bc:	469e      	mov	lr, r3
 80071be:	4770      	bx	lr
