{
  "DESIGN_NAME": "top_ddr_to_sdr",
  "VERILOG_FILES": ["dir::multi_ddr_to_sdr_dual.v", "dir::ddr_to_sdr_dual.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "FP_SIZING": "absolute",
  "DIE_AREA": [
	0,
	0,
	80,
	80
  ],
  "CORE_AREA":[
    10,
    10,
    70,
    70
]


}
