
---------- Begin Simulation Statistics ----------
host_inst_rate                                 118104                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322684                       # Number of bytes of host memory used
host_seconds                                   169.34                       # Real time elapsed on the host
host_tick_rate                              771731565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.130687                       # Number of seconds simulated
sim_ticks                                130687242000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4709023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 115184.166847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 114304.131921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1800853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   334975138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.617574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2908170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            328134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 294908661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580035                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 122487.557757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 124787.931004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   71570092435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  67919075935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 24130.168226                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 60067.466124                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.272328                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            183247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15719                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4421780937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    944200500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6276338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 116406.053282                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 116130.480267                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2783863                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    406545230935                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.556451                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3492475                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             368163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 362827736935                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999743                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000444                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.737161                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.454834                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6276338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 116406.053282                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 116130.480267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2783863                       # number of overall hits
system.cpu.dcache.overall_miss_latency   406545230935                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.556451                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3492475                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            368163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 362827736935                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599035                       # number of replacements
system.cpu.dcache.sampled_refs                2600059                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.509745                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3308128                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500985855000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13801894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 33792.968750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 30892.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13801766                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        4325500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3892500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108675.322835                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13801894                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 33792.968750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 30892.857143                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13801766                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         4325500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.176925                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             90.585421                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13801894                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 33792.968750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 30892.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13801766                       # number of overall hits
system.cpu.icache.overall_miss_latency        4325500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3892500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 90.585421                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13801766                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 88514.996839                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    189405098357                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2139808                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     43585.158782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 52740.773459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         4595                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            672519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.770537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      15430                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   10336                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       268661500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.254382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5094                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       164310.303642                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  163514.414997                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         860014                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           282638204500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.666682                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1720149                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    203428                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      248005420000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.587838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1516719                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    126235.512447                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 111003.510029                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         66179093636                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    58193701136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   12274.891775                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.376688                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       462                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            5671000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600188                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        163237.008226                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   163143.619814                       # average overall mshr miss latency
system.l2.demand_hits                          864609                       # number of demand (read+write) hits
system.l2.demand_miss_latency            283310723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.667482                       # miss rate for demand accesses
system.l2.demand_misses                       1735579                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     213764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       248274081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.585270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1521813                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.693768                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.154317                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11366.697166                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2528.321990                       # Average occupied blocks per context
system.l2.overall_accesses                    2600188                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       163237.008226                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  119531.535311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         864609                       # number of overall hits
system.l2.overall_miss_latency           283310723500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.667482                       # miss rate for overall accesses
system.l2.overall_misses                      1735579                       # number of overall misses
system.l2.overall_mshr_hits                    213764                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      437679179857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.408214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3661621                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.358513                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        767148                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      3458176                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          686879                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      8136757                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2504749                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1486891                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3647212                       # number of replacements
system.l2.sampled_refs                        3659839                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13895.019156                       # Cycle average of tags in use
system.l2.total_refs                          1378619                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501518100000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           513162                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                167747215                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1437746                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1571448                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       149948                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1631998                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1702412                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24929                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       518730                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     73263511                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.139026                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.825109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     69689928     95.12%     95.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1660303      2.27%     97.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       667828      0.91%     98.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       243362      0.33%     98.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       293913      0.40%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        43147      0.06%     99.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       105874      0.14%     99.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40426      0.06%     99.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       518730      0.71%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     73263511                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       149939                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7335868                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     9.362722                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               9.362722                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     60907652                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44279                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27114958                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7823057                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4431232                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1305244                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       101569                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4903746                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4786192                       # DTB hits
system.switch_cpus_1.dtb.data_misses           117554                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3933961                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3818558                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           115403                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        969785                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            967634                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2151                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1702412                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3783944                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8425731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       134447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27791984                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        787815                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.018183                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3783944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1462675                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.296836                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     74568755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.372703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.565904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       69926980     93.78%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         137647      0.18%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         633900      0.85%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          70596      0.09%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         716493      0.96%     95.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         130131      0.17%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         337870      0.45%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         290202      0.39%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2324936      3.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     74568755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              19058513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1201160                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255784                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.144024                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6317932                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           969785                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8247266                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11934077                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802720                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6620243                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.127464                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12053202                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       150028                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      50889923                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6121619                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2875939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1607964                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17551002                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5348147                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       989455                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13484569                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        31818                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       210939                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1305244                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       676599                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1372061                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        50715                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4072                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3115070                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       814156                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4072                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        21244                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       128784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.106807                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.106807                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4918854     33.98%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1429547      9.88%     43.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       154878      1.07%     44.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37585      0.26%     45.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1309635      9.05%     54.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5555322     38.38%     92.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1068180      7.38%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14474024                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       345121                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.023844                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          150      0.04%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          391      0.11%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       128531     37.24%     37.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       151069     43.77%     81.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        64961     18.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     74568755                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.194103                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.612575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     64822193     86.93%     86.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7098894      9.52%     96.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1537362      2.06%     98.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       434562      0.58%     99.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       459706      0.62%     99.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       147537      0.20%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        60507      0.08%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6783      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1211      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     74568755                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.154592                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17295218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14474024                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7275230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       460346                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7023714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3783956                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3783944                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       761862                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       237856                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6121619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1607964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               93627268                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     57937511                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       181205                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8426667                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2690520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        82339                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37756287                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25026819                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16721701                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3974060                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1305244                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2925272                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9381675                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5212223                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                370162                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
