// Seed: 4126501527
module module_0;
  always_ff force id_1 = id_1;
  reg id_2;
  always
  fork
    #1;
    if (1)
      if (1)
        if (id_2) begin
          begin
            id_1 = 1 - 1;
            id_1 <= id_2;
          end
        end else if (1) id_2 <= #1 id_2 || 1;
        else id_2 <= id_2;
  join_none : id_3
  wor id_4;
  assign #1 id_4 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1,
    inout tri1 id_2
);
  wire id_4;
  module_0();
endmodule
