# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4-bit_ripple_carry_adder.srcs/sources_1/new/Full_adder.v" \
"../../../../4-bit_ripple_carry_adder.srcs/sources_1/new/Adder_4bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
