#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0xaaab28e247d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaab28e25610 .scope module, "tb_addressdecode" "tb_addressdecode" 3 4;
 .timescale -9 -12;
v0xaaab28e6ae50_0 .var "addr", 7 0;
v0xaaab28e6af80_0 .var "cfg_addr", 7 0;
v0xaaab28e6b090_0 .var "cfg_clk", 0 0;
v0xaaab28e6b180_0 .var "cfg_wdata", 7 0;
v0xaaab28e6b270_0 .var "cfg_we", 0 0;
v0xaaab28e6b3b0_0 .var "clk", 0 0;
v0xaaab28e6b4a0_0 .net "cs_n", 4 0, L_0xaaab28e82f00;  1 drivers
v0xaaab28e6b560_0 .net "data_dir", 0 0, L_0xaaab28e82cd0;  1 drivers
v0xaaab28e6b650_0 .net "data_oe_n", 0 0, L_0xaaab28e82c10;  1 drivers
v0xaaab28e6b6f0_0 .var "dev_ready_n", 4 0;
v0xaaab28e6b7e0_0 .net "ff_oe_n", 0 0, L_0xaaab28e82da0;  1 drivers
v0xaaab28e6b8d0_0 .net "io_r_w_", 0 0, L_0xaaab28e82e10;  1 drivers
v0xaaab28e6b9c0_0 .var "iorq_n", 0 0;
v0xaaab28e6baf0_0 .var "r_w_", 0 0;
v0xaaab28e6bb90_0 .net "ready_n", 0 0, v0xaaab28e694c0_0;  1 drivers
v0xaaab28e6bc30_0 .var "rst_n", 0 0;
v0xaaab28e6bd20_0 .net "sel_slot", 2 0, v0xaaab28e696a0_0;  1 drivers
v0xaaab28e6bed0_0 .net "win_index", 3 0, v0xaaab28e69920_0;  1 drivers
v0xaaab28e6bf70_0 .net "win_valid", 0 0, v0xaaab28e69a80_0;  1 drivers
S_0xaaab28e1da80 .scope task, "cfg_write" "cfg_write" 3 89, 3 89 0, S_0xaaab28e25610;
 .timescale -9 -12;
v0xaaab28e02f70_0 .var "a", 7 0;
v0xaaab28e2ef70_0 .var "d", 7 0;
E_0xaaab28dccaa0 .event posedge, v0xaaab28e5d660_0;
TD_tb_addressdecode.cfg_write ;
    %wait E_0xaaab28dccaa0;
    %load/vec4 v0xaaab28e02f70_0;
    %assign/vec4 v0xaaab28e6af80_0, 0;
    %load/vec4 v0xaaab28e2ef70_0;
    %assign/vec4 v0xaaab28e6b180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b270_0, 0;
    %wait E_0xaaab28dccaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b270_0, 0;
    %end;
S_0xaaab28e5b550 .scope module, "dut" "addressdecode" 3 35, 4 20 0, S_0xaaab28e25610;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 1 "iorq_n";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
    .port_info 4 /INPUT 1 "r_w_";
    .port_info 5 /INPUT 5 "dev_ready_n";
    .port_info 6 /INPUT 1 "cfg_clk";
    .port_info 7 /INPUT 1 "cfg_we";
    .port_info 8 /INPUT 8 "cfg_addr";
    .port_info 9 /INPUT 8 "cfg_wdata";
    .port_info 10 /OUTPUT 1 "ready_n";
    .port_info 11 /OUTPUT 1 "io_r_w_";
    .port_info 12 /OUTPUT 1 "data_oe_n";
    .port_info 13 /OUTPUT 1 "data_dir";
    .port_info 14 /OUTPUT 1 "ff_oe_n";
    .port_info 15 /OUTPUT 1 "win_valid";
    .port_info 16 /OUTPUT 4 "win_index";
    .port_info 17 /OUTPUT 3 "sel_slot";
    .port_info 18 /OUTPUT 5 "cs_n";
P_0xaaab28e36120 .param/l "ADDR_W" 0 4 21, +C4<00000000000000000000000000001000>;
P_0xaaab28e36160 .param/l "NUM_SLOTS" 0 4 23, +C4<00000000000000000000000000000101>;
P_0xaaab28e361a0 .param/l "NUM_WIN" 0 4 22, +C4<00000000000000000000000000000100>;
P_0xaaab28e361e0 .param/l "WIN_INDEX_W" 1 4 55, +C4<00000000000000000000000000000100>;
L_0xaaab28e82f00 .functor NOT 5, v0xaaab28e5ff10_0, C4<00000>, C4<00000>, C4<00000>;
v0xaaab28e68380_0 .net "addr", 7 0, v0xaaab28e6ae50_0;  1 drivers
v0xaaab28e68460_0 .net "base_flat", 31 0, v0xaaab28e5d480_0;  1 drivers
v0xaaab28e68550_0 .net "cfg_addr", 7 0, v0xaaab28e6af80_0;  1 drivers
v0xaaab28e68620_0 .net "cfg_clk", 0 0, v0xaaab28e6b090_0;  1 drivers
v0xaaab28e686f0_0 .net "cfg_wdata", 7 0, v0xaaab28e6b180_0;  1 drivers
v0xaaab28e687e0_0 .net "cfg_we", 0 0, v0xaaab28e6b270_0;  1 drivers
v0xaaab28e688b0_0 .net "clk", 0 0, v0xaaab28e6b3b0_0;  1 drivers
v0xaaab28e68980_0 .net "cs", 4 0, v0xaaab28e5ff10_0;  1 drivers
v0xaaab28e68a50_0 .net "cs_n", 4 0, L_0xaaab28e82f00;  alias, 1 drivers
v0xaaab28e68af0_0 .net "data_dir", 0 0, L_0xaaab28e82cd0;  alias, 1 drivers
v0xaaab28e68bc0_0 .net "data_oe_n", 0 0, L_0xaaab28e82c10;  alias, 1 drivers
v0xaaab28e68c90_0 .net "dev_ready_n", 4 0, v0xaaab28e6b6f0_0;  1 drivers
v0xaaab28e68d60_0 .net "ff_oe_n", 0 0, L_0xaaab28e82da0;  alias, 1 drivers
v0xaaab28e68e30_0 .net "io_r_w_", 0 0, L_0xaaab28e82e10;  alias, 1 drivers
v0xaaab28e68f00_0 .net "iorq_n", 0 0, v0xaaab28e6b9c0_0;  1 drivers
v0xaaab28e68fa0_0 .net "is_read_sig", 0 0, L_0xaaab28e71e70;  1 drivers
v0xaaab28e69040_0 .net "is_write_sig", 0 0, L_0xaaab28e71ee0;  1 drivers
v0xaaab28e69240_0 .net "mask_flat", 31 0, v0xaaab28e5d8f0_0;  1 drivers
v0xaaab28e69330_0 .net "op_flat", 31 0, v0xaaab28e5d9d0_0;  1 drivers
v0xaaab28e69420_0 .net "r_w_", 0 0, v0xaaab28e6baf0_0;  1 drivers
v0xaaab28e694c0_0 .var "ready_n", 0 0;
v0xaaab28e69560_0 .net "ready_n_sig", 0 0, v0xaaab28e60330_0;  1 drivers
v0xaaab28e69600_0 .net "rst_n", 0 0, v0xaaab28e6bc30_0;  1 drivers
v0xaaab28e696a0_0 .var "sel_slot", 2 0;
v0xaaab28e69740_0 .net "sel_slot_sig", 2 0, v0xaaab28e67b80_0;  1 drivers
v0xaaab28e69830_0 .net "slot_flat", 11 0, v0xaaab28e5dab0_0;  1 drivers
v0xaaab28e69920_0 .var "win_index", 3 0;
v0xaaab28e699c0_0 .net "win_index_sig", 3 0, v0xaaab28e68080_0;  1 drivers
v0xaaab28e69a80_0 .var "win_valid", 0 0;
v0xaaab28e69b20_0 .net "win_valid_sig", 0 0, v0xaaab28e68160_0;  1 drivers
E_0xaaab28dc9960 .event anyedge, v0xaaab28e60330_0, v0xaaab28e5ec40_0, v0xaaab28e68080_0, v0xaaab28e60550_0;
S_0xaaab28e5b970 .scope module, "u_cfg" "addressdecode_cfg" 4 82, 5 3 0, S_0xaaab28e5b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "cfg_clk";
    .port_info 1 /INPUT 1 "cfg_we";
    .port_info 2 /INPUT 8 "cfg_addr";
    .port_info 3 /INPUT 8 "cfg_wdata";
    .port_info 4 /OUTPUT 32 "base_flat";
    .port_info 5 /OUTPUT 32 "mask_flat";
    .port_info 6 /OUTPUT 12 "slot_flat";
    .port_info 7 /OUTPUT 32 "op_flat";
P_0xaaab28e5bb70 .param/l "ADDR_W" 0 5 4, +C4<00000000000000000000000000001000>;
P_0xaaab28e5bbb0 .param/l "BASE_OFF" 1 5 22, +C4<00000000000000000000000000000000>;
P_0xaaab28e5bbf0 .param/l "CFG_BYTES" 1 5 19, +C4<00000000000000000000000000000001>;
P_0xaaab28e5bc30 .param/l "MASK_OFF" 1 5 23, +C4<00000000000000000000000000000100>;
P_0xaaab28e5bc70 .param/l "NUM_WIN" 0 5 5, +C4<00000000000000000000000000000100>;
P_0xaaab28e5bcb0 .param/l "OP_OFF" 1 5 25, +C4<00000000000000000000000000001100>;
P_0xaaab28e5bcf0 .param/l "SLOT_OFF" 1 5 24, +C4<00000000000000000000000000001000>;
v0xaaab28e5d480_0 .var "base_flat", 31 0;
v0xaaab28e5d580_0 .net "cfg_addr", 7 0, v0xaaab28e6af80_0;  alias, 1 drivers
v0xaaab28e5d660_0 .net "cfg_clk", 0 0, v0xaaab28e6b090_0;  alias, 1 drivers
v0xaaab28e5d700_0 .net "cfg_wdata", 7 0, v0xaaab28e6b180_0;  alias, 1 drivers
v0xaaab28e5d7e0_0 .net "cfg_we", 0 0, v0xaaab28e6b270_0;  alias, 1 drivers
v0xaaab28e5d8f0_0 .var "mask_flat", 31 0;
v0xaaab28e5d9d0_0 .var "op_flat", 31 0;
v0xaaab28e5dab0_0 .var "slot_flat", 11 0;
S_0xaaab28e5c180 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 29, 5 29 0, S_0xaaab28e5b970;
 .timescale -9 -12;
v0xaaab28e09490_0 .var/2s "i", 31 0;
S_0xaaab28e5c3e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 41, 5 41 0, S_0xaaab28e5b970;
 .timescale -9 -12;
v0xaaab28dca7d0_0 .var/2s "w", 31 0;
S_0xaaab28e5c5e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 42, 5 42 0, S_0xaaab28e5c3e0;
 .timescale -9 -12;
v0xaaab28e01d30_0 .var/2s "b", 31 0;
S_0xaaab28e5c880 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 48, 5 48 0, S_0xaaab28e5b970;
 .timescale -9 -12;
v0xaaab28e5cd70_0 .var/2s "w", 31 0;
S_0xaaab28e5ca90 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 49, 5 49 0, S_0xaaab28e5c880;
 .timescale -9 -12;
v0xaaab28e5cc70_0 .var/2s "b", 31 0;
S_0xaaab28e5ce70 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 55, 5 55 0, S_0xaaab28e5b970;
 .timescale -9 -12;
v0xaaab28e5d050_0 .var/2s "w", 31 0;
S_0xaaab28e5d150 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 60, 5 60 0, S_0xaaab28e5b970;
 .timescale -9 -12;
v0xaaab28e5d380_0 .var/2s "w", 31 0;
S_0xaaab28e5dce0 .scope module, "u_dp" "addressdecode_datapath" 4 125, 6 3 0, S_0xaaab28e5b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "iorq_n";
    .port_info 1 /INPUT 1 "is_read";
    .port_info 2 /INPUT 1 "is_write";
    .port_info 3 /INPUT 1 "win_valid";
    .port_info 4 /OUTPUT 1 "data_oe_n";
    .port_info 5 /OUTPUT 1 "data_dir";
    .port_info 6 /OUTPUT 1 "ff_oe_n";
    .port_info 7 /OUTPUT 1 "io_r_w_";
L_0xaaab28e823c0 .functor NOT 1, v0xaaab28e6b9c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e82430 .functor AND 1, L_0xaaab28e823c0, v0xaaab28e68160_0, C4<1>, C4<1>;
L_0xaaab28e82580 .functor NOT 1, v0xaaab28e68160_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e825f0 .functor AND 1, L_0xaaab28e823c0, L_0xaaab28e82580, C4<1>, C4<1>;
L_0xaaab28e82660 .functor AND 1, L_0xaaab28e82430, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e82830 .functor AND 1, L_0xaaab28e82430, L_0xaaab28e71ee0, C4<1>, C4<1>;
L_0xaaab28e829f0 .functor AND 1, L_0xaaab28e825f0, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e82ab0 .functor OR 1, L_0xaaab28e82660, L_0xaaab28e82830, C4<0>, C4<0>;
L_0xaaab28e82c10 .functor NOT 1, L_0xaaab28e82ab0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e82cd0 .functor BUFZ 1, L_0xaaab28e71e70, C4<0>, C4<0>, C4<0>;
L_0xaaab28e82da0 .functor NOT 1, L_0xaaab28e829f0, C4<0>, C4<0>, C4<0>;
v0xaaab28e5dfb0_0 .net *"_ivl_14", 0 0, L_0xaaab28e82ab0;  1 drivers
L_0xffff6ef50450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xaaab28e5e090_0 .net/2u *"_ivl_22", 0 0, L_0xffff6ef50450;  1 drivers
v0xaaab28e5e170_0 .net *"_ivl_4", 0 0, L_0xaaab28e82580;  1 drivers
v0xaaab28e5e230_0 .net "data_dir", 0 0, L_0xaaab28e82cd0;  alias, 1 drivers
v0xaaab28e5e2f0_0 .net "data_oe_n", 0 0, L_0xaaab28e82c10;  alias, 1 drivers
v0xaaab28e5e400_0 .net "ff_oe_n", 0 0, L_0xaaab28e82da0;  alias, 1 drivers
v0xaaab28e5e4c0_0 .net "io_cycle", 0 0, L_0xaaab28e823c0;  1 drivers
v0xaaab28e5e580_0 .net "io_r_w_", 0 0, L_0xaaab28e82e10;  alias, 1 drivers
v0xaaab28e5e640_0 .net "iorq_n", 0 0, v0xaaab28e6b9c0_0;  alias, 1 drivers
v0xaaab28e5e700_0 .net "is_read", 0 0, L_0xaaab28e71e70;  alias, 1 drivers
v0xaaab28e5e7c0_0 .net "is_write", 0 0, L_0xaaab28e71ee0;  alias, 1 drivers
v0xaaab28e5e880_0 .net "mapped_io", 0 0, L_0xaaab28e82430;  1 drivers
v0xaaab28e5e940_0 .net "mapped_read", 0 0, L_0xaaab28e82660;  1 drivers
v0xaaab28e5ea00_0 .net "mapped_write", 0 0, L_0xaaab28e82830;  1 drivers
v0xaaab28e5eac0_0 .net "unmapped_io", 0 0, L_0xaaab28e825f0;  1 drivers
v0xaaab28e5eb80_0 .net "unmapped_read", 0 0, L_0xaaab28e829f0;  1 drivers
v0xaaab28e5ec40_0 .net "win_valid", 0 0, v0xaaab28e68160_0;  alias, 1 drivers
L_0xaaab28e82e10 .functor MUXZ 1, L_0xaaab28e71e70, L_0xffff6ef50450, v0xaaab28e6b9c0_0, C4<>;
S_0xaaab28e5ee00 .scope module, "u_fsm" "addressdecode_fsm" 4 114, 7 3 0, S_0xaaab28e5b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "iorq_n";
    .port_info 3 /INPUT 1 "win_valid";
    .port_info 4 /INPUT 3 "sel_slot";
    .port_info 5 /INPUT 5 "dev_ready_n";
    .port_info 6 /OUTPUT 5 "cs";
    .port_info 7 /OUTPUT 1 "ready_n";
P_0xaaab28e5ef90 .param/l "NUM_SLOTS" 0 7 4, +C4<00000000000000000000000000000101>;
P_0xaaab28e5efd0 .param/l "S_ACTIVE" 1 7 34, C4<1>;
P_0xaaab28e5f010 .param/l "S_IDLE" 1 7 33, C4<0>;
v0xaaab28e5f7d0_0 .net *"_ivl_0", 31 0, L_0xaaab28e71f50;  1 drivers
L_0xffff6ef50408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xaaab28e5f8d0_0 .net/2u *"_ivl_10", 0 0, L_0xffff6ef50408;  1 drivers
L_0xffff6ef50378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab28e5f9b0_0 .net *"_ivl_3", 28 0, L_0xffff6ef50378;  1 drivers
L_0xffff6ef503c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaab28e5faa0_0 .net/2u *"_ivl_4", 31 0, L_0xffff6ef503c0;  1 drivers
v0xaaab28e5fb80_0 .net *"_ivl_6", 0 0, L_0xaaab28e82000;  1 drivers
v0xaaab28e5fc90_0 .net *"_ivl_9", 0 0, L_0xaaab28e82140;  1 drivers
v0xaaab28e5fd70_0 .var "active_slot", 2 0;
v0xaaab28e5fe50_0 .net "clk", 0 0, v0xaaab28e6b3b0_0;  alias, 1 drivers
v0xaaab28e5ff10_0 .var "cs", 4 0;
v0xaaab28e5fff0_0 .var "dev_ready_meta", 4 0;
v0xaaab28e600d0_0 .net "dev_ready_n", 4 0, v0xaaab28e6b6f0_0;  alias, 1 drivers
v0xaaab28e601b0_0 .var "dev_ready_sync", 4 0;
v0xaaab28e60290_0 .net "iorq_n", 0 0, v0xaaab28e6b9c0_0;  alias, 1 drivers
v0xaaab28e60330_0 .var "ready_n", 0 0;
v0xaaab28e603d0_0 .net "rst_n", 0 0, v0xaaab28e6bc30_0;  alias, 1 drivers
v0xaaab28e60490_0 .net "sel_dev_ready_n", 0 0, L_0xaaab28e82230;  1 drivers
v0xaaab28e60550_0 .net "sel_slot", 2 0, v0xaaab28e67b80_0;  alias, 1 drivers
v0xaaab28e60740_0 .var "state", 0 0;
v0xaaab28e60800_0 .net "win_valid", 0 0, v0xaaab28e68160_0;  alias, 1 drivers
E_0xaaab28dcd030/0 .event negedge, v0xaaab28e603d0_0;
E_0xaaab28dcd030/1 .event posedge, v0xaaab28e5fe50_0;
E_0xaaab28dcd030 .event/or E_0xaaab28dcd030/0, E_0xaaab28dcd030/1;
L_0xaaab28e71f50 .concat [ 3 29 0 0], v0xaaab28e5fd70_0, L_0xffff6ef50378;
L_0xaaab28e82000 .cmp/gt 32, L_0xffff6ef503c0, L_0xaaab28e71f50;
L_0xaaab28e82140 .part/v v0xaaab28e601b0_0, v0xaaab28e5fd70_0, 1;
L_0xaaab28e82230 .functor MUXZ 1, L_0xffff6ef50408, L_0xaaab28e82140, L_0xaaab28e82000, C4<>;
S_0xaaab28e5f300 .scope function.vec4.s5, "slot_to_cs" "slot_to_cs" 7 42, 7 42 0, S_0xaaab28e5ee00;
 .timescale -9 -12;
v0xaaab28e5f500_0 .var "slot_sel", 2 0;
; Variable slot_to_cs is vec4 return value of scope S_0xaaab28e5f300
v0xaaab28e5f6e0_0 .var "tmp", 4 0;
TD_tb_addressdecode.dut.u_fsm.slot_to_cs ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xaaab28e5f6e0_0, 0, 5;
    %load/vec4 v0xaaab28e5f500_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0xaaab28e5f500_0;
    %store/vec4 v0xaaab28e5f6e0_0, 4, 1;
T_1.0 ;
    %load/vec4 v0xaaab28e5f6e0_0;
    %ret/vec4 0, 0, 5;  Assign to slot_to_cs (store_vec4_to_lval)
    %end;
S_0xaaab28e609b0 .scope module, "u_match" "addressdecode_match" 4 97, 8 3 0, S_0xaaab28e5b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 1 "iorq_n";
    .port_info 2 /INPUT 1 "r_w_";
    .port_info 3 /INPUT 32 "base_flat";
    .port_info 4 /INPUT 32 "mask_flat";
    .port_info 5 /INPUT 12 "slot_flat";
    .port_info 6 /INPUT 32 "op_flat";
    .port_info 7 /OUTPUT 1 "is_read";
    .port_info 8 /OUTPUT 1 "is_write";
    .port_info 9 /OUTPUT 1 "win_valid";
    .port_info 10 /OUTPUT 4 "win_index";
    .port_info 11 /OUTPUT 3 "sel_slot";
P_0xaaab28e60b40 .param/l "ADDR_W" 0 8 4, +C4<00000000000000000000000000001000>;
P_0xaaab28e60b80 .param/l "NUM_WIN" 0 8 5, +C4<00000000000000000000000000000100>;
P_0xaaab28e60bc0 .param/l "WIN_INDEX_W" 0 8 6, +C4<00000000000000000000000000000100>;
L_0xaaab28e71e70 .functor BUFZ 1, v0xaaab28e6baf0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e71ee0 .functor NOT 1, v0xaaab28e6baf0_0, C4<0>, C4<0>, C4<0>;
v0xaaab28e66b20_0 .net "addr", 7 0, v0xaaab28e6ae50_0;  alias, 1 drivers
v0xaaab28e66c00 .array "base", 3 0;
v0xaaab28e66c00_0 .net v0xaaab28e66c00 0, 7 0, L_0xaaab28e6c010; 1 drivers
v0xaaab28e66c00_1 .net v0xaaab28e66c00 1, 7 0, L_0xaaab28e6c290; 1 drivers
v0xaaab28e66c00_2 .net v0xaaab28e66c00 2, 7 0, L_0xaaab28e6c750; 1 drivers
v0xaaab28e66c00_3 .net v0xaaab28e66c00 3, 7 0, L_0xaaab28e6cb00; 1 drivers
v0xaaab28e66d40_0 .net "base_flat", 31 0, v0xaaab28e5d480_0;  alias, 1 drivers
v0xaaab28e66e10 .array "bit_match", 3 0;
v0xaaab28e66e10_0 .net v0xaaab28e66e10 0, 7 0, L_0xaaab28e2ee50; 1 drivers
v0xaaab28e66e10_1 .net v0xaaab28e66e10 1, 7 0, L_0xaaab28e6de30; 1 drivers
v0xaaab28e66e10_2 .net v0xaaab28e66e10 2, 7 0, L_0xaaab28e6f170; 1 drivers
v0xaaab28e66e10_3 .net v0xaaab28e66e10 3, 7 0, L_0xaaab28e70300; 1 drivers
v0xaaab28e66f60_0 .net "hit", 3 0, L_0xaaab28e711e0;  1 drivers
v0xaaab28e67090_0 .net "iorq_n", 0 0, v0xaaab28e6b9c0_0;  alias, 1 drivers
v0xaaab28e67180_0 .net "is_read", 0 0, L_0xaaab28e71e70;  alias, 1 drivers
v0xaaab28e67220_0 .net "is_write", 0 0, L_0xaaab28e71ee0;  alias, 1 drivers
v0xaaab28e672c0 .array "mask", 3 0;
v0xaaab28e672c0_0 .net v0xaaab28e672c0 0, 7 0, L_0xaaab28e6c0b0; 1 drivers
v0xaaab28e672c0_1 .net v0xaaab28e672c0 1, 7 0, L_0xaaab28e6c330; 1 drivers
v0xaaab28e672c0_2 .net v0xaaab28e672c0 2, 7 0, L_0xaaab28e6c7f0; 1 drivers
v0xaaab28e672c0_3 .net v0xaaab28e672c0 3, 7 0, L_0xaaab28e6cbd0; 1 drivers
v0xaaab28e67480_0 .net "mask_flat", 31 0, v0xaaab28e5d8f0_0;  alias, 1 drivers
v0xaaab28e67570 .array "masked_equal", 3 0;
v0xaaab28e67570_0 .net v0xaaab28e67570 0, 7 0, L_0xaaab28e02520; 1 drivers
v0xaaab28e67570_1 .net v0xaaab28e67570 1, 7 0, L_0xaaab28e6dcb0; 1 drivers
v0xaaab28e67570_2 .net v0xaaab28e67570 2, 7 0, L_0xaaab28e6eff0; 1 drivers
v0xaaab28e67570_3 .net v0xaaab28e67570 3, 7 0, L_0xaaab28e70180; 1 drivers
v0xaaab28e676c0 .array "op", 3 0;
v0xaaab28e676c0_0 .net v0xaaab28e676c0 0, 7 0, L_0xaaab28e6c1f0; 1 drivers
v0xaaab28e676c0_1 .net v0xaaab28e676c0 1, 7 0, L_0xaaab28e6c5d0; 1 drivers
v0xaaab28e676c0_2 .net v0xaaab28e676c0 2, 7 0, L_0xaaab28e6c9c0; 1 drivers
v0xaaab28e676c0_3 .net v0xaaab28e676c0 3, 7 0, L_0xaaab28e6cdf0; 1 drivers
v0xaaab28e67830_0 .net "op_flat", 31 0, v0xaaab28e5d9d0_0;  alias, 1 drivers
v0xaaab28e67920_0 .net "op_ok", 3 0, L_0xaaab28e70440;  1 drivers
v0xaaab28e679e0_0 .net "r_w_", 0 0, v0xaaab28e6baf0_0;  alias, 1 drivers
v0xaaab28e67aa0_0 .net "raw_hit", 3 0, L_0xaaab28e70ed0;  1 drivers
v0xaaab28e67b80_0 .var "sel_slot", 2 0;
v0xaaab28e67d80 .array "slot", 3 0;
v0xaaab28e67d80_0 .net v0xaaab28e67d80 0, 2 0, L_0xaaab28e6c150; 1 drivers
v0xaaab28e67d80_1 .net v0xaaab28e67d80 1, 2 0, L_0xaaab28e6c4a0; 1 drivers
v0xaaab28e67d80_2 .net v0xaaab28e67d80 2, 2 0, L_0xaaab28e6c8f0; 1 drivers
v0xaaab28e67d80_3 .net v0xaaab28e67d80 3, 2 0, L_0xaaab28e6cd20; 1 drivers
v0xaaab28e67ed0_0 .net "slot_flat", 11 0, v0xaaab28e5dab0_0;  alias, 1 drivers
v0xaaab28e67fc0_0 .net "win_active", 3 0, L_0xaaab28e71840;  1 drivers
v0xaaab28e68080_0 .var "win_index", 3 0;
v0xaaab28e68160_0 .var "win_valid", 0 0;
E_0xaaab28d98800/0 .event anyedge, v0xaaab28e5ec40_0, v0xaaab28e68080_0, v0xaaab28e67d80_0, v0xaaab28e67d80_1;
E_0xaaab28d98800/1 .event anyedge, v0xaaab28e67d80_2, v0xaaab28e67d80_3;
E_0xaaab28d98800 .event/or E_0xaaab28d98800/0, E_0xaaab28d98800/1;
E_0xaaab28e477f0 .event anyedge, v0xaaab28e67fc0_0, v0xaaab28e61100_0;
L_0xaaab28e6c010 .part v0xaaab28e5d480_0, 0, 8;
L_0xaaab28e6c0b0 .part v0xaaab28e5d8f0_0, 0, 8;
L_0xaaab28e6c150 .part v0xaaab28e5dab0_0, 0, 3;
L_0xaaab28e6c1f0 .part v0xaaab28e5d9d0_0, 0, 8;
L_0xaaab28e6c290 .part v0xaaab28e5d480_0, 8, 8;
L_0xaaab28e6c330 .part v0xaaab28e5d8f0_0, 8, 8;
L_0xaaab28e6c4a0 .part v0xaaab28e5dab0_0, 3, 3;
L_0xaaab28e6c5d0 .part v0xaaab28e5d9d0_0, 8, 8;
L_0xaaab28e6c750 .part v0xaaab28e5d480_0, 16, 8;
L_0xaaab28e6c7f0 .part v0xaaab28e5d8f0_0, 16, 8;
L_0xaaab28e6c8f0 .part v0xaaab28e5dab0_0, 6, 3;
L_0xaaab28e6c9c0 .part v0xaaab28e5d9d0_0, 16, 8;
L_0xaaab28e6cb00 .part v0xaaab28e5d480_0, 24, 8;
L_0xaaab28e6cbd0 .part v0xaaab28e5d8f0_0, 24, 8;
L_0xaaab28e6cd20 .part v0xaaab28e5dab0_0, 9, 3;
L_0xaaab28e6cdf0 .part v0xaaab28e5d9d0_0, 24, 8;
L_0xaaab28e6d630 .part L_0xaaab28e70ed0, 0, 1;
L_0xaaab28e6d6d0 .part L_0xaaab28e70440, 0, 1;
L_0xaaab28e6d9b0 .part L_0xaaab28e711e0, 0, 1;
L_0xaaab28e6e8f0 .part L_0xaaab28e70ed0, 1, 1;
L_0xaaab28e6d7d0 .part L_0xaaab28e70440, 1, 1;
L_0xaaab28e6ebf0 .part L_0xaaab28e711e0, 1, 1;
L_0xaaab28e6fb70 .part L_0xaaab28e70ed0, 2, 1;
L_0xaaab28e6fc10 .part L_0xaaab28e70440, 2, 1;
L_0xaaab28e6fe90 .part L_0xaaab28e711e0, 2, 1;
L_0xaaab28e70440 .concat8 [ 1 1 1 1], L_0xaaab28e6d3b0, L_0xaaab28e6e6c0, L_0xaaab28e6f920, L_0xaaab28e70d20;
L_0xaaab28e70ed0 .concat8 [ 1 1 1 1], L_0xaaab28e6d510, L_0xaaab28e6e7d0, L_0xaaab28e6fa80, L_0xaaab28e710a0;
L_0xaaab28e711e0 .concat8 [ 1 1 1 1], L_0xaaab28e6d870, L_0xaaab28e6eae0, L_0xaaab28e6fd80, L_0xaaab28e716e0;
L_0xaaab28e714a0 .part L_0xaaab28e70ed0, 3, 1;
L_0xaaab28e71540 .part L_0xaaab28e70440, 3, 1;
L_0xaaab28e71840 .concat8 [ 1 1 1 1], L_0xaaab28e6db50, L_0xaaab28e6ee70, L_0xaaab28e70000, L_0xaaab28e71d60;
L_0xaaab28e719d0 .part L_0xaaab28e711e0, 3, 1;
S_0xaaab28e60f00 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 8 71, 8 71 0, S_0xaaab28e609b0;
 .timescale -9 -12;
v0xaaab28e61100_0 .var/2s "wi", 31 0;
S_0xaaab28e61200 .scope generate, "gen_win[0]" "gen_win[0]" 8 52, 8 52 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e61420 .param/l "gw" 1 8 52, +C4<00>;
L_0xaaab28e6ca90 .functor XOR 8, v0xaaab28e6ae50_0, L_0xaaab28e6c010, C4<00000000>, C4<00000000>;
L_0xaaab28e02520 .functor NOT 8, L_0xaaab28e6ca90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e02e10 .functor NOT 8, L_0xaaab28e6c0b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e2ee50 .functor OR 8, L_0xaaab28e02e10, L_0xaaab28e02520, C4<00000000>, C4<00000000>;
L_0xaaab28e092f0 .functor AND 1, L_0xaaab28e6d050, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e01b90 .functor OR 1, L_0xaaab28e6cfb0, L_0xaaab28e092f0, C4<0>, C4<0>;
L_0xaaab28de2400 .functor AND 1, L_0xaaab28e6d1e0, L_0xaaab28e71ee0, C4<1>, C4<1>;
L_0xaaab28e6d3b0 .functor OR 1, L_0xaaab28e01b90, L_0xaaab28de2400, C4<0>, C4<0>;
L_0xaaab28e6d870 .functor AND 1, L_0xaaab28e6d630, L_0xaaab28e6d6d0, C4<1>, C4<1>;
L_0xaaab28e6da50 .functor NOT 1, v0xaaab28e6b9c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e6db50 .functor AND 1, L_0xaaab28e6d9b0, L_0xaaab28e6da50, C4<1>, C4<1>;
L_0xffff6ef50018 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0xaaab28e614e0_0 .net/2u *"_ivl_14", 7 0, L_0xffff6ef50018;  1 drivers
v0xaaab28e615c0_0 .net *"_ivl_16", 0 0, L_0xaaab28e6cfb0;  1 drivers
L_0xffff6ef50060 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab28e61680_0 .net/2u *"_ivl_19", 7 0, L_0xffff6ef50060;  1 drivers
v0xaaab28e61770_0 .net *"_ivl_2", 7 0, L_0xaaab28e6ca90;  1 drivers
v0xaaab28e61850_0 .net *"_ivl_21", 0 0, L_0xaaab28e6d050;  1 drivers
v0xaaab28e61960_0 .net *"_ivl_24", 0 0, L_0xaaab28e092f0;  1 drivers
v0xaaab28e61a20_0 .net *"_ivl_26", 0 0, L_0xaaab28e01b90;  1 drivers
L_0xffff6ef500a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xaaab28e61ae0_0 .net/2u *"_ivl_28", 7 0, L_0xffff6ef500a8;  1 drivers
v0xaaab28e61bc0_0 .net *"_ivl_30", 0 0, L_0xaaab28e6d1e0;  1 drivers
v0xaaab28e61c80_0 .net *"_ivl_33", 0 0, L_0xaaab28de2400;  1 drivers
v0xaaab28e61d40_0 .net *"_ivl_35", 0 0, L_0xaaab28e6d3b0;  1 drivers
v0xaaab28e61e00_0 .net *"_ivl_38", 0 0, L_0xaaab28e6d510;  1 drivers
v0xaaab28e61ec0_0 .net *"_ivl_39", 0 0, L_0xaaab28e6d630;  1 drivers
v0xaaab28e61fa0_0 .net *"_ivl_40", 0 0, L_0xaaab28e6d6d0;  1 drivers
v0xaaab28e62080_0 .net *"_ivl_41", 0 0, L_0xaaab28e6d870;  1 drivers
v0xaaab28e62160_0 .net *"_ivl_43", 0 0, L_0xaaab28e6d9b0;  1 drivers
v0xaaab28e62240_0 .net *"_ivl_44", 0 0, L_0xaaab28e6da50;  1 drivers
v0xaaab28e62430_0 .net *"_ivl_46", 0 0, L_0xaaab28e6db50;  1 drivers
v0xaaab28e62510_0 .net *"_ivl_8", 7 0, L_0xaaab28e02e10;  1 drivers
L_0xaaab28e6cfb0 .cmp/eq 8, L_0xaaab28e6c1f0, L_0xffff6ef50018;
L_0xaaab28e6d050 .cmp/eq 8, L_0xaaab28e6c1f0, L_0xffff6ef50060;
L_0xaaab28e6d1e0 .cmp/eq 8, L_0xaaab28e6c1f0, L_0xffff6ef500a8;
L_0xaaab28e6d510 .reduce/and L_0xaaab28e2ee50;
S_0xaaab28e625f0 .scope generate, "gen_win[1]" "gen_win[1]" 8 52, 8 52 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e627a0 .param/l "gw" 1 8 52, +C4<01>;
L_0xaaab28e6dc40 .functor XOR 8, v0xaaab28e6ae50_0, L_0xaaab28e6c290, C4<00000000>, C4<00000000>;
L_0xaaab28e6dcb0 .functor NOT 8, L_0xaaab28e6dc40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e6dd70 .functor NOT 8, L_0xaaab28e6c330, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e6de30 .functor OR 8, L_0xaaab28e6dd70, L_0xaaab28e6dcb0, C4<00000000>, C4<00000000>;
L_0xaaab28e6e1f0 .functor AND 1, L_0xaaab28e6e100, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e6e340 .functor OR 1, L_0xaaab28e6df70, L_0xaaab28e6e1f0, C4<0>, C4<0>;
L_0xaaab28e6e570 .functor AND 1, L_0xaaab28e6e440, L_0xaaab28e71ee0, C4<1>, C4<1>;
L_0xaaab28e6e6c0 .functor OR 1, L_0xaaab28e6e340, L_0xaaab28e6e570, C4<0>, C4<0>;
L_0xaaab28e6eae0 .functor AND 1, L_0xaaab28e6e8f0, L_0xaaab28e6d7d0, C4<1>, C4<1>;
L_0xaaab28e6eda0 .functor NOT 1, v0xaaab28e6b9c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e6ee70 .functor AND 1, L_0xaaab28e6ebf0, L_0xaaab28e6eda0, C4<1>, C4<1>;
L_0xffff6ef500f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0xaaab28e62860_0 .net/2u *"_ivl_14", 7 0, L_0xffff6ef500f0;  1 drivers
v0xaaab28e62940_0 .net *"_ivl_16", 0 0, L_0xaaab28e6df70;  1 drivers
L_0xffff6ef50138 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab28e62a00_0 .net/2u *"_ivl_19", 7 0, L_0xffff6ef50138;  1 drivers
v0xaaab28e62af0_0 .net *"_ivl_2", 7 0, L_0xaaab28e6dc40;  1 drivers
v0xaaab28e62bd0_0 .net *"_ivl_21", 0 0, L_0xaaab28e6e100;  1 drivers
v0xaaab28e62ce0_0 .net *"_ivl_24", 0 0, L_0xaaab28e6e1f0;  1 drivers
v0xaaab28e62da0_0 .net *"_ivl_26", 0 0, L_0xaaab28e6e340;  1 drivers
L_0xffff6ef50180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xaaab28e62e60_0 .net/2u *"_ivl_28", 7 0, L_0xffff6ef50180;  1 drivers
v0xaaab28e62f40_0 .net *"_ivl_30", 0 0, L_0xaaab28e6e440;  1 drivers
v0xaaab28e63000_0 .net *"_ivl_33", 0 0, L_0xaaab28e6e570;  1 drivers
v0xaaab28e630c0_0 .net *"_ivl_35", 0 0, L_0xaaab28e6e6c0;  1 drivers
v0xaaab28e63180_0 .net *"_ivl_38", 0 0, L_0xaaab28e6e7d0;  1 drivers
v0xaaab28e63240_0 .net *"_ivl_39", 0 0, L_0xaaab28e6e8f0;  1 drivers
v0xaaab28e63320_0 .net *"_ivl_40", 0 0, L_0xaaab28e6d7d0;  1 drivers
v0xaaab28e63400_0 .net *"_ivl_41", 0 0, L_0xaaab28e6eae0;  1 drivers
v0xaaab28e634e0_0 .net *"_ivl_43", 0 0, L_0xaaab28e6ebf0;  1 drivers
v0xaaab28e635c0_0 .net *"_ivl_44", 0 0, L_0xaaab28e6eda0;  1 drivers
v0xaaab28e637b0_0 .net *"_ivl_46", 0 0, L_0xaaab28e6ee70;  1 drivers
v0xaaab28e63890_0 .net *"_ivl_8", 7 0, L_0xaaab28e6dd70;  1 drivers
L_0xaaab28e6df70 .cmp/eq 8, L_0xaaab28e6c5d0, L_0xffff6ef500f0;
L_0xaaab28e6e100 .cmp/eq 8, L_0xaaab28e6c5d0, L_0xffff6ef50138;
L_0xaaab28e6e440 .cmp/eq 8, L_0xaaab28e6c5d0, L_0xffff6ef50180;
L_0xaaab28e6e7d0 .reduce/and L_0xaaab28e6de30;
S_0xaaab28e63970 .scope generate, "gen_win[2]" "gen_win[2]" 8 52, 8 52 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e63b20 .param/l "gw" 1 8 52, +C4<010>;
L_0xaaab28e6ef30 .functor XOR 8, v0xaaab28e6ae50_0, L_0xaaab28e6c750, C4<00000000>, C4<00000000>;
L_0xaaab28e6eff0 .functor NOT 8, L_0xaaab28e6ef30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e6f0b0 .functor NOT 8, L_0xaaab28e6c7f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e6f170 .functor OR 8, L_0xaaab28e6f0b0, L_0xaaab28e6eff0, C4<00000000>, C4<00000000>;
L_0xaaab28e6f4e0 .functor AND 1, L_0xaaab28e6f3f0, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e6f5a0 .functor OR 1, L_0xaaab28e6f2b0, L_0xaaab28e6f4e0, C4<0>, C4<0>;
L_0xaaab28e6f8b0 .functor AND 1, L_0xaaab28e6f780, L_0xaaab28e71ee0, C4<1>, C4<1>;
L_0xaaab28e6f920 .functor OR 1, L_0xaaab28e6f5a0, L_0xaaab28e6f8b0, C4<0>, C4<0>;
L_0xaaab28e6fd80 .functor AND 1, L_0xaaab28e6fb70, L_0xaaab28e6fc10, C4<1>, C4<1>;
L_0xaaab28e6ff30 .functor NOT 1, v0xaaab28e6b9c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e70000 .functor AND 1, L_0xaaab28e6fe90, L_0xaaab28e6ff30, C4<1>, C4<1>;
L_0xffff6ef501c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0xaaab28e63c00_0 .net/2u *"_ivl_14", 7 0, L_0xffff6ef501c8;  1 drivers
v0xaaab28e63ce0_0 .net *"_ivl_16", 0 0, L_0xaaab28e6f2b0;  1 drivers
L_0xffff6ef50210 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab28e63da0_0 .net/2u *"_ivl_19", 7 0, L_0xffff6ef50210;  1 drivers
v0xaaab28e63e60_0 .net *"_ivl_2", 7 0, L_0xaaab28e6ef30;  1 drivers
v0xaaab28e63f40_0 .net *"_ivl_21", 0 0, L_0xaaab28e6f3f0;  1 drivers
v0xaaab28e64050_0 .net *"_ivl_24", 0 0, L_0xaaab28e6f4e0;  1 drivers
v0xaaab28e64110_0 .net *"_ivl_26", 0 0, L_0xaaab28e6f5a0;  1 drivers
L_0xffff6ef50258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xaaab28e641d0_0 .net/2u *"_ivl_28", 7 0, L_0xffff6ef50258;  1 drivers
v0xaaab28e642b0_0 .net *"_ivl_30", 0 0, L_0xaaab28e6f780;  1 drivers
v0xaaab28e64370_0 .net *"_ivl_33", 0 0, L_0xaaab28e6f8b0;  1 drivers
v0xaaab28e64430_0 .net *"_ivl_35", 0 0, L_0xaaab28e6f920;  1 drivers
v0xaaab28e644f0_0 .net *"_ivl_38", 0 0, L_0xaaab28e6fa80;  1 drivers
v0xaaab28e645b0_0 .net *"_ivl_39", 0 0, L_0xaaab28e6fb70;  1 drivers
v0xaaab28e64690_0 .net *"_ivl_40", 0 0, L_0xaaab28e6fc10;  1 drivers
v0xaaab28e64770_0 .net *"_ivl_41", 0 0, L_0xaaab28e6fd80;  1 drivers
v0xaaab28e64850_0 .net *"_ivl_43", 0 0, L_0xaaab28e6fe90;  1 drivers
v0xaaab28e64930_0 .net *"_ivl_44", 0 0, L_0xaaab28e6ff30;  1 drivers
v0xaaab28e64b20_0 .net *"_ivl_46", 0 0, L_0xaaab28e70000;  1 drivers
v0xaaab28e64c00_0 .net *"_ivl_8", 7 0, L_0xaaab28e6f0b0;  1 drivers
L_0xaaab28e6f2b0 .cmp/eq 8, L_0xaaab28e6c9c0, L_0xffff6ef501c8;
L_0xaaab28e6f3f0 .cmp/eq 8, L_0xaaab28e6c9c0, L_0xffff6ef50210;
L_0xaaab28e6f780 .cmp/eq 8, L_0xaaab28e6c9c0, L_0xffff6ef50258;
L_0xaaab28e6fa80 .reduce/and L_0xaaab28e6f170;
S_0xaaab28e64ce0 .scope generate, "gen_win[3]" "gen_win[3]" 8 52, 8 52 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e64ee0 .param/l "gw" 1 8 52, +C4<011>;
L_0xaaab28e700c0 .functor XOR 8, v0xaaab28e6ae50_0, L_0xaaab28e6cb00, C4<00000000>, C4<00000000>;
L_0xaaab28e70180 .functor NOT 8, L_0xaaab28e700c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e70240 .functor NOT 8, L_0xaaab28e6cbd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xaaab28e70300 .functor OR 8, L_0xaaab28e70240, L_0xaaab28e70180, C4<00000000>, C4<00000000>;
L_0xaaab28e70920 .functor AND 1, L_0xaaab28e70830, L_0xaaab28e71e70, C4<1>, C4<1>;
L_0xaaab28e709e0 .functor OR 1, L_0xaaab28e706f0, L_0xaaab28e70920, C4<0>, C4<0>;
L_0xaaab28e70c60 .functor AND 1, L_0xaaab28e70b30, L_0xaaab28e71ee0, C4<1>, C4<1>;
L_0xaaab28e70d20 .functor OR 1, L_0xaaab28e709e0, L_0xaaab28e70c60, C4<0>, C4<0>;
L_0xaaab28e716e0 .functor AND 1, L_0xaaab28e714a0, L_0xaaab28e71540, C4<1>, C4<1>;
L_0xaaab28e71b80 .functor NOT 1, v0xaaab28e6b9c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaab28e71d60 .functor AND 1, L_0xaaab28e719d0, L_0xaaab28e71b80, C4<1>, C4<1>;
L_0xffff6ef502a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0xaaab28e64fc0_0 .net/2u *"_ivl_14", 7 0, L_0xffff6ef502a0;  1 drivers
v0xaaab28e650a0_0 .net *"_ivl_16", 0 0, L_0xaaab28e706f0;  1 drivers
L_0xffff6ef502e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab28e65160_0 .net/2u *"_ivl_19", 7 0, L_0xffff6ef502e8;  1 drivers
v0xaaab28e65220_0 .net *"_ivl_2", 7 0, L_0xaaab28e700c0;  1 drivers
v0xaaab28e65300_0 .net *"_ivl_21", 0 0, L_0xaaab28e70830;  1 drivers
v0xaaab28e65410_0 .net *"_ivl_24", 0 0, L_0xaaab28e70920;  1 drivers
v0xaaab28e654d0_0 .net *"_ivl_26", 0 0, L_0xaaab28e709e0;  1 drivers
L_0xffff6ef50330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xaaab28e65590_0 .net/2u *"_ivl_28", 7 0, L_0xffff6ef50330;  1 drivers
v0xaaab28e65670_0 .net *"_ivl_30", 0 0, L_0xaaab28e70b30;  1 drivers
v0xaaab28e65730_0 .net *"_ivl_33", 0 0, L_0xaaab28e70c60;  1 drivers
v0xaaab28e657f0_0 .net *"_ivl_35", 0 0, L_0xaaab28e70d20;  1 drivers
v0xaaab28e658b0_0 .net *"_ivl_38", 0 0, L_0xaaab28e710a0;  1 drivers
v0xaaab28e65970_0 .net *"_ivl_39", 0 0, L_0xaaab28e714a0;  1 drivers
v0xaaab28e65a50_0 .net *"_ivl_40", 0 0, L_0xaaab28e71540;  1 drivers
v0xaaab28e65b30_0 .net *"_ivl_41", 0 0, L_0xaaab28e716e0;  1 drivers
v0xaaab28e65c10_0 .net *"_ivl_43", 0 0, L_0xaaab28e719d0;  1 drivers
v0xaaab28e65cf0_0 .net *"_ivl_44", 0 0, L_0xaaab28e71b80;  1 drivers
v0xaaab28e65ee0_0 .net *"_ivl_46", 0 0, L_0xaaab28e71d60;  1 drivers
v0xaaab28e65fc0_0 .net *"_ivl_8", 7 0, L_0xaaab28e70240;  1 drivers
L_0xaaab28e706f0 .cmp/eq 8, L_0xaaab28e6cdf0, L_0xffff6ef502a0;
L_0xaaab28e70830 .cmp/eq 8, L_0xaaab28e6cdf0, L_0xffff6ef502e8;
L_0xaaab28e70b30 .cmp/eq 8, L_0xaaab28e6cdf0, L_0xffff6ef50330;
L_0xaaab28e710a0 .reduce/and L_0xaaab28e70300;
S_0xaaab28e660a0 .scope generate, "unpack_cfg[0]" "unpack_cfg[0]" 8 39, 8 39 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e66250 .param/l "uw" 1 8 39, +C4<00>;
S_0xaaab28e66330 .scope generate, "unpack_cfg[1]" "unpack_cfg[1]" 8 39, 8 39 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e66510 .param/l "uw" 1 8 39, +C4<01>;
S_0xaaab28e665f0 .scope generate, "unpack_cfg[2]" "unpack_cfg[2]" 8 39, 8 39 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e667d0 .param/l "uw" 1 8 39, +C4<010>;
S_0xaaab28e668b0 .scope generate, "unpack_cfg[3]" "unpack_cfg[3]" 8 39, 8 39 0, S_0xaaab28e609b0;
 .timescale -9 -12;
P_0xaaab28e64e90 .param/l "uw" 1 8 39, +C4<011>;
S_0xaaab28e69ec0 .scope task, "io_read" "io_read" 3 114, 3 114 0, S_0xaaab28e25610;
 .timescale -9 -12;
v0xaaab28e2f070_0 .var "a", 7 0;
E_0xaaab28e6a0a0 .event posedge, v0xaaab28e5fe50_0;
TD_tb_addressdecode.io_read ;
    %wait E_0xaaab28e6a0a0;
    %load/vec4 v0xaaab28e2f070_0;
    %assign/vec4 v0xaaab28e6ae50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %end;
S_0xaaab28e6a160 .scope task, "io_write" "io_write" 3 100, 3 100 0, S_0xaaab28e25610;
 .timescale -9 -12;
v0xaaab28e6a340_0 .var "a", 7 0;
TD_tb_addressdecode.io_write ;
    %wait E_0xaaab28e6a0a0;
    %load/vec4 v0xaaab28e6a340_0;
    %assign/vec4 v0xaaab28e6ae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %end;
S_0xaaab28e6a440 .scope begin, "stimulus" "stimulus" 3 129, 3 129 0, S_0xaaab28e25610;
 .timescale -9 -12;
E_0xaaab28e6a670 .event posedge, v0xaaab28e603d0_0;
S_0xaaab28e6a6f0 .scope begin, "wait_cs_deassert" "wait_cs_deassert" 3 216, 3 216 0, S_0xaaab28e6a440;
 .timescale -9 -12;
v0xaaab28e6a8f0_0 .var "deasserted", 0 0;
v0xaaab28e6a9d0_0 .var/i "m", 31 0;
S_0xaaab28e6aab0 .scope begin, "wait_ready" "wait_ready" 3 196, 3 196 0, S_0xaaab28e6a440;
 .timescale -9 -12;
v0xaaab28e6acb0_0 .var/i "k", 31 0;
v0xaaab28e6ad90_0 .var "ready_seen", 0 0;
    .scope S_0xaaab28e5b970;
T_4 ;
    %fork t_1, S_0xaaab28e5c180;
    %jmp t_0;
    .scope S_0xaaab28e5c180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e09490_0, 0, 32;
T_4.0 ;
    %load/vec4 v0xaaab28e09490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaab28e09490_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab28e5d480_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0xaaab28e09490_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab28e5d8f0_0, 4, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0xaaab28e09490_0;
    %muli 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab28e5dab0_0, 4, 3;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0xaaab28e09490_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab28e5d9d0_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e09490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e09490_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0xaaab28e5b970;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0xaaab28e5b970;
T_5 ;
    %wait E_0xaaab28dccaa0;
    %load/vec4 v0xaaab28e5d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_3, S_0xaaab28e5c3e0;
    %jmp t_2;
    .scope S_0xaaab28e5c3e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28dca7d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0xaaab28dca7d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %fork t_5, S_0xaaab28e5c5e0;
    %jmp t_4;
    .scope S_0xaaab28e5c5e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e01d30_0, 0, 32;
T_5.4 ;
    %load/vec4 v0xaaab28e01d30_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0xaaab28e5d580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaab28dca7d0_0;
    %muli 1, 0, 32;
    %add;
    %load/vec4 v0xaaab28e01d30_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0xaaab28e5d700_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab28dca7d0_0;
    %muli 8, 0, 32;
    %load/vec4 v0xaaab28e01d30_0;
    %muli 8, 0, 32;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab28e5d480_0, 4, 5;
T_5.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e01d30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e01d30_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_0xaaab28e5c3e0;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28dca7d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28dca7d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0xaaab28e5b970;
t_2 %join;
    %fork t_7, S_0xaaab28e5c880;
    %jmp t_6;
    .scope S_0xaaab28e5c880;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e5cd70_0, 0, 32;
T_5.8 ;
    %load/vec4 v0xaaab28e5cd70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.9, 5;
    %fork t_9, S_0xaaab28e5ca90;
    %jmp t_8;
    .scope S_0xaaab28e5ca90;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e5cc70_0, 0, 32;
T_5.10 ;
    %load/vec4 v0xaaab28e5cc70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0xaaab28e5d580_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0xaaab28e5cd70_0;
    %muli 1, 0, 32;
    %add;
    %load/vec4 v0xaaab28e5cc70_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v0xaaab28e5d700_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab28e5cd70_0;
    %muli 8, 0, 32;
    %load/vec4 v0xaaab28e5cc70_0;
    %muli 8, 0, 32;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab28e5d8f0_0, 4, 5;
T_5.12 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e5cc70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e5cc70_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %end;
    .scope S_0xaaab28e5c880;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e5cd70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e5cd70_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %end;
    .scope S_0xaaab28e5b970;
t_6 %join;
    %fork t_11, S_0xaaab28e5ce70;
    %jmp t_10;
    .scope S_0xaaab28e5ce70;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e5d050_0, 0, 32;
T_5.14 ;
    %load/vec4 v0xaaab28e5d050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0xaaab28e5d580_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0xaaab28e5d050_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0xaaab28e5d700_0;
    %parti/s 3, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab28e5d050_0;
    %muli 3, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab28e5dab0_0, 4, 5;
T_5.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e5d050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e5d050_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %end;
    .scope S_0xaaab28e5b970;
t_10 %join;
    %fork t_13, S_0xaaab28e5d150;
    %jmp t_12;
    .scope S_0xaaab28e5d150;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e5d380_0, 0, 32;
T_5.18 ;
    %load/vec4 v0xaaab28e5d380_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.19, 5;
    %load/vec4 v0xaaab28e5d580_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0xaaab28e5d380_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v0xaaab28e5d700_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab28e5d380_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaab28e5d9d0_0, 4, 5;
T_5.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e5d380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e5d380_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %end;
    .scope S_0xaaab28e5b970;
t_12 %join;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab28e609b0;
T_6 ;
Ewait_0 .event/or E_0xaaab28e477f0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e68160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab28e68080_0, 0, 4;
    %fork t_15, S_0xaaab28e60f00;
    %jmp t_14;
    .scope S_0xaaab28e60f00;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e61100_0, 0, 32;
T_6.0 ;
    %load/vec4 v0xaaab28e61100_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0xaaab28e67fc0_0;
    %load/vec4 v0xaaab28e61100_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0xaaab28e68160_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e68160_0, 0, 1;
    %load/vec4 v0xaaab28e61100_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0xaaab28e68080_0, 0, 4;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab28e61100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab28e61100_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0xaaab28e609b0;
t_14 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaab28e609b0;
T_7 ;
Ewait_1 .event/or E_0xaaab28d98800, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xaaab28e67b80_0, 0, 3;
    %load/vec4 v0xaaab28e68160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0xaaab28e68080_0;
    %load/vec4a v0xaaab28e67d80, 4;
    %store/vec4 v0xaaab28e67b80_0, 0, 3;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaab28e5ee00;
T_8 ;
    %wait E_0xaaab28dcd030;
    %load/vec4 v0xaaab28e603d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0xaaab28e5fff0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0xaaab28e601b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaab28e600d0_0;
    %assign/vec4 v0xaaab28e5fff0_0, 0;
    %load/vec4 v0xaaab28e5fff0_0;
    %assign/vec4 v0xaaab28e601b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaab28e5ee00;
T_9 ;
    %wait E_0xaaab28dcd030;
    %load/vec4 v0xaaab28e603d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e60740_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaab28e5fd70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaab28e60740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
    %load/vec4 v0xaaab28e60290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.7, 9;
    %load/vec4 v0xaaab28e60800_0;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0xaaab28e60550_0;
    %assign/vec4 v0xaaab28e5fd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e60740_0, 0;
    %load/vec4 v0xaaab28e60550_0;
    %store/vec4 v0xaaab28e5f500_0, 0, 3;
    %callf/vec4 TD_tb_addressdecode.dut.u_fsm.slot_to_cs, S_0xaaab28e5f300;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0xaaab28e60290_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v0xaaab28e60800_0;
    %nor/r;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
T_9.8 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0xaaab28e5fd70_0;
    %store/vec4 v0xaaab28e5f500_0, 0, 3;
    %callf/vec4 TD_tb_addressdecode.dut.u_fsm.slot_to_cs, S_0xaaab28e5f300;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %load/vec4 v0xaaab28e60490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e60330_0, 0;
T_9.12 ;
    %load/vec4 v0xaaab28e60290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaab28e5ff10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e60740_0, 0;
T_9.13 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaab28e5b550;
T_10 ;
Ewait_2 .event/or E_0xaaab28dc9960, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaab28e69560_0;
    %store/vec4 v0xaaab28e694c0_0, 0, 1;
    %load/vec4 v0xaaab28e69b20_0;
    %store/vec4 v0xaaab28e69a80_0, 0, 1;
    %load/vec4 v0xaaab28e699c0_0;
    %store/vec4 v0xaaab28e69920_0, 0, 4;
    %load/vec4 v0xaaab28e69740_0;
    %store/vec4 v0xaaab28e696a0_0, 0, 3;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaab28e25610;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6b3b0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0xaaab28e6b3b0_0;
    %inv;
    %store/vec4 v0xaaab28e6b3b0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0xaaab28e25610;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6b090_0, 0, 1;
T_12.0 ;
    %delay 7000, 0;
    %load/vec4 v0xaaab28e6b090_0;
    %inv;
    %store/vec4 v0xaaab28e6b090_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0xaaab28e25610;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6bc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e6b9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e6baf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e6ae50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6b270_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e6af80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e6b180_0, 0, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaab28e6b6f0_0, 0, 5;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e6bc30_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0xaaab28e25610;
T_14 ;
    %vpi_call/w 3 84 "$monitor", "%t addr=%h iorq_n=%b r_w_=%b win_valid=%b win_index=%0d sel_slot=%0d cs_n=%b ready_n=%b data_oe_n=%b data_dir=%b ff_oe_n=%b", $time, v0xaaab28e6ae50_0, v0xaaab28e6b9c0_0, v0xaaab28e6baf0_0, v0xaaab28e6bf70_0, v0xaaab28e6bed0_0, v0xaaab28e6bd20_0, v0xaaab28e6b4a0_0, v0xaaab28e6bb90_0, v0xaaab28e6b650_0, v0xaaab28e6b560_0, v0xaaab28e6b7e0_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xaaab28e25610;
T_15 ;
    %fork t_17, S_0xaaab28e6a440;
    %jmp t_16;
    .scope S_0xaaab28e6a440;
t_17 ;
    %wait E_0xaaab28e6a670;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0xaaab28e02f70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0xaaab28e2ef70_0, 0, 8;
    %fork TD_tb_addressdecode.cfg_write, S_0xaaab28e1da80;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaab28e6b6f0_0, 0, 5;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xaaab28e6ae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %delay 1000, 0;
    %load/vec4 v0xaaab28e6bf70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_15.3, 8;
    %load/vec4 v0xaaab28e6bed0_0;
    %cmpi/ne 0, 0, 4;
    %flag_or 8, 6;
T_15.3;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0xaaab28e6bd20_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 8, 6;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %vpi_call/w 3 165 "$fatal", 32'sb00000000000000000000000000000001, "UART window decode failed for addr 0x10" {0 0 0};
T_15.0 ;
    %load/vec4 v0xaaab28e6b4a0_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.4, 6;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "CS_n[0] should assert during UART write" {0 0 0};
T_15.4 ;
    %load/vec4 v0xaaab28e6b650_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_15.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xaaab28e6b560_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_15.9;
    %jmp/1 T_15.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xaaab28e6b7e0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_15.8;
    %jmp/0xz  T_15.6, 6;
    %vpi_call/w 3 169 "$fatal", 32'sb00000000000000000000000000000001, "Data control signals incorrect for mapped UART write" {0 0 0};
T_15.6 ;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaab28e6b6f0_0, 0, 5;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab28e6b6f0_0, 4, 1;
    %pushi/vec4 49, 0, 8;
    %assign/vec4 v0xaaab28e6ae50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_15.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.11, 5;
    %jmp/1 T_15.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab28e6a0a0;
    %delay 1000, 0;
    %load/vec4 v0xaaab28e6b4a0_0;
    %parti/s 1, 1, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.12, 6;
    %vpi_call/w 3 188 "$fatal", 32'sb00000000000000000000000000000001, "CS_n[1] must stay asserted for active VDP slot" {0 0 0};
T_15.12 ;
    %load/vec4 v0xaaab28e6bb90_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.14, 6;
    %vpi_call/w 3 190 "$fatal", 32'sb00000000000000000000000000000001, "READY should be low while VDP (slot 1) is busy" {0 0 0};
T_15.14 ;
    %load/vec4 v0xaaab28e6b650_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_15.19, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xaaab28e6b560_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_15.19;
    %jmp/1 T_15.18, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xaaab28e6b7e0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_15.18;
    %jmp/0xz  T_15.16, 6;
    %vpi_call/w 3 192 "$fatal", 32'sb00000000000000000000000000000001, "Data control incorrect during VDP busy read" {0 0 0};
T_15.16 ;
    %jmp T_15.10;
T_15.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab28e6b6f0_0, 4, 1;
    %fork t_19, S_0xaaab28e6aab0;
    %jmp t_18;
    .scope S_0xaaab28e6aab0;
t_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6ad90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e6acb0_0, 0, 32;
T_15.20 ;
    %load/vec4 v0xaaab28e6acb0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_15.21, 5;
    %wait E_0xaaab28e6a0a0;
    %delay 1000, 0;
    %load/vec4 v0xaaab28e6bb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.22, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e6ad90_0, 0, 1;
    %disable S_0xaaab28e6aab0;
T_15.22 ;
    %load/vec4 v0xaaab28e6acb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab28e6acb0_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v0xaaab28e6ad90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %vpi_call/w 3 209 "$fatal", 32'sb00000000000000000000000000000001, "READY must be released when VDP reports ready" {0 0 0};
T_15.24 ;
    %end;
    .scope S_0xaaab28e6a440;
t_18 %join;
    %load/vec4 v0xaaab28e6b4a0_0;
    %parti/s 1, 1, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.26, 6;
    %vpi_call/w 3 212 "$fatal", 32'sb00000000000000000000000000000001, "CS_n[1] should remain active until /IORQ deasserts" {0 0 0};
T_15.26 ;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %fork t_21, S_0xaaab28e6a6f0;
    %jmp t_20;
    .scope S_0xaaab28e6a6f0;
t_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab28e6a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab28e6a9d0_0, 0, 32;
T_15.28 ;
    %load/vec4 v0xaaab28e6a9d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.29, 5;
    %wait E_0xaaab28e6a0a0;
    %delay 1000, 0;
    %load/vec4 v0xaaab28e6b4a0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab28e6a8f0_0, 0, 1;
    %disable S_0xaaab28e6a6f0;
T_15.30 ;
    %load/vec4 v0xaaab28e6a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaab28e6a9d0_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v0xaaab28e6a8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.32, 8;
    %vpi_call/w 3 229 "$fatal", 32'sb00000000000000000000000000000001, "CS_n[1] should deassert after /IORQ high" {0 0 0};
T_15.32 ;
    %end;
    .scope S_0xaaab28e6a440;
t_20 %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaab28e6b6f0_0, 0, 5;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0xaaab28e6ae50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6baf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %delay 1000, 0;
    %load/vec4 v0xaaab28e6bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.34, 8;
    %vpi_call/w 3 243 "$fatal", 32'sb00000000000000000000000000000001, "Unmapped address 0x77 should not hit any window" {0 0 0};
T_15.34 ;
    %load/vec4 v0xaaab28e6b650_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_15.38, 6;
    %flag_mov 8, 6;
    %load/vec4 v0xaaab28e6b7e0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_15.38;
    %jmp/0xz  T_15.36, 6;
    %vpi_call/w 3 245 "$fatal", 32'sb00000000000000000000000000000001, "Unmapped read should disable data bridge and enable 0xFF driver" {0 0 0};
T_15.36 ;
    %load/vec4 v0xaaab28e6bb90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_15.39, 6;
    %vpi_call/w 3 247 "$fatal", 32'sb00000000000000000000000000000001, "READY should not be pulled low on unmapped read" {0 0 0};
T_15.39 ;
    %wait E_0xaaab28e6a0a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab28e6b9c0_0, 0;
    %wait E_0xaaab28e6a0a0;
    %vpi_call/w 3 252 "$display", "All addressdecode tests completed without fatal errors." {0 0 0};
    %vpi_call/w 3 253 "$finish" {0 0 0};
    %end;
    .scope S_0xaaab28e25610;
t_16 %join;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "addressdecode_worked_example_tb.v";
    "addressdecode.v";
    "addressdecode_cfg.v";
    "addressdecode_datapath.v";
    "addressdecode_fsm.v";
    "addressdecode_match.v";
