/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aon_hdmi_rx.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 9/4/12 10:26a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  4 09:19:26 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/include/7425/rdb/b2/bchp_aon_hdmi_rx.h $
 * 
 * Hydra_Software_Devel/2   9/4/12 10:26a vanessah
 * SW7425-2202: resync central rdb
 *
 ***************************************************************************/

#ifndef BCHP_AON_HDMI_RX_H__
#define BCHP_AON_HDMI_RX_H__

/***************************************************************************
 *AON_HDMI_RX - AON HDMI RX Registers
 ***************************************************************************/
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1     0x00408800 /* CEC Energystar Configuration 1 */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2     0x00408804 /* CEC Energystar Configuration 2 */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL    0x00408808 /* CEC_ENERGYSTAR_CNTRL */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS   0x0040880c /* CEC Energystar Status */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1             0x00408810 /* CEC Control Register 1 */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2             0x00408814 /* CEC Control Register 2 */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3             0x00408818 /* CEC Control Register 3 */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4             0x0040881c /* CEC Control Register 4 */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5             0x00408820 /* CEC Control Register 5 */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6             0x00408824 /* CEC Control Register 6 */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_1           0x00408828 /* CEC Transmitting DATA 1 */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_2           0x0040882c /* CEC Transmitting DATA 2 */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_3           0x00408830 /* CEC Transmitting DATA 3 */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_4           0x00408834 /* CEC Transmitting DATA 4 */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_1           0x00408838 /* CEC Receiving DATA 1 */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_2           0x0040883c /* CEC Receiving DATA 2 */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_3           0x00408840 /* CEC Receiving DATA 3 */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_4           0x00408844 /* CEC Receiving DATA 4 */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS     0x00408848 /* HOTPLUG Interrupt Register */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL    0x0040884c /* HOTPLUG Register */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1    0x00408850 /* HOTPLUG Register */
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG      0x00408854 /* DVP_GEN_1MS Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG            0x00408858 /* AUTO_CEC_CFG Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL          0x0040885c /* AUTO_CEC_CNTRL Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG 0x00408860 /* AUTO_CEC_FEATURE_ABORT_CFG Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG 0x00408864 /* AUTO_CEC_POWER_STATUS_CFG */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG 0x00408868 /* AUTO_CEC_CHECK_STANDBY_CFG Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0 0x0040886c /* AUTO_CEC_CHECK_WAKE1_CFG_0 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1 0x00408870 /* AUTO_CEC_CHECK_WAKE1_CFG_1 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2 0x00408874 /* AUTO_CEC_CHECK_WAKE1_CFG_2 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3 0x00408878 /* AUTO_CEC_CHECK_WAKE1_CFG_3 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0 0x0040887c /* AUTO_CEC_CHECK_WAKE2_CFG_0 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1 0x00408880 /* AUTO_CEC_CHECK_WAKE2_CFG_1 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0 0x00408884 /* AUTO_CEC_CHECK_WAKE3_CFG_0 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1 0x00408888 /* AUTO_CEC_CHECK_WAKE3_CFG_1 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0 0x0040888c /* AUTO_CEC_CHECK_WAKE4_CFG_0 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1 0x00408890 /* AUTO_CEC_CHECK_WAKE4_CFG_1 Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0       0x00408894 /* AUTO_CEC_STATUS Register */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1       0x00408898 /* AUTO_CEC_STATUS Register */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL 0x004088a0 /* EDID_ENERGYSTAR_CONTROL */
#define BCHP_AON_HDMI_RX_EDID_CONFIG             0x004088a4 /* EDID_CONFIG */
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER    0x004088a8 /* EDID_SEGMENT_POINTER */
#define BCHP_AON_HDMI_RX_EDID_CONTROL            0x004088ac /* EDID_CONTROL */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL       0x004088b0 /* DISPLAYID_CONTROL */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL        0x004088b4 /* EDID_RAM_CONTROL */
#define BCHP_AON_HDMI_RX_EDID_STATUS             0x004088b8 /* EDID_STATUS */
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG      0x004088bc /* EDID_I2C_DELAY_CFG */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL 0x004088c0 /* EDID_I2C_GEN_START_STOP_CONTROL */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG    0x00408900 /* EDID_I2C_GEN_START_STOP_CONTROL */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1 0x00408904 /* PTHRU_CONFIG1 */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2 0x00408908 /* PTHRU_CONFIG2 */

/***************************************************************************
 *CEC_ENERGYSTAR_CFG1 - CEC Energystar Configuration 1
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG1 :: CEC_TIMEOUT_PERIOD [31:22] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PERIOD_MASK 0xffc00000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PERIOD_SHIFT 22
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PERIOD_DEFAULT 0x0000001b

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG1 :: reserved0 [21:20] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_reserved0_MASK        0x00300000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_reserved0_SHIFT       20

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG1 :: CEC_TIMEOUT_PRE_DIV [19:00] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PRE_DIV_MASK 0x000fffff
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PRE_DIV_SHIFT 0
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG1_CEC_TIMEOUT_PRE_DIV_DEFAULT 0x000f4240

/***************************************************************************
 *CEC_ENERGYSTAR_CFG2 - CEC Energystar Configuration 2
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: reserved0 [31:13] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved0_MASK        0xffffe000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved0_SHIFT       13

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: SELECT_TEST_HOTPLUG_IRQ [12:12] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_HOTPLUG_IRQ_MASK 0x00001000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_HOTPLUG_IRQ_SHIFT 12
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_HOTPLUG_IRQ_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: TEST_HOTPLUG_IRQ [11:11] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_HOTPLUG_IRQ_MASK 0x00000800
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_HOTPLUG_IRQ_SHIFT 11
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_HOTPLUG_IRQ_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: SELECT_TEST_CEC_IRQ [10:10] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_CEC_IRQ_MASK 0x00000400
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_CEC_IRQ_SHIFT 10
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_TEST_CEC_IRQ_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: TEST_CEC_IRQ [09:09] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_CEC_IRQ_MASK     0x00000200
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_CEC_IRQ_SHIFT    9
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_TEST_CEC_IRQ_DEFAULT  0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: SELECT_HOTPLUG_IRQ [08:08] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_HOTPLUG_IRQ_MASK 0x00000100
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_HOTPLUG_IRQ_SHIFT 8
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_SELECT_HOTPLUG_IRQ_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: HOTPLUG_MASK_DETACH [07:07] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_DETACH_MASK 0x00000080
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_DETACH_SHIFT 7
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_DETACH_DEFAULT 0x00000001

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: HOTPLUG_MASK_IRQ [06:06] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_IRQ_MASK 0x00000040
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_IRQ_SHIFT 6
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_HOTPLUG_MASK_IRQ_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: reserved1 [05:04] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved1_MASK        0x00000030
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved1_SHIFT       4

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: CEC_MASK_IRQ [03:03] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_IRQ_MASK     0x00000008
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_IRQ_SHIFT    3
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_IRQ_DEFAULT  0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: reserved2 [02:01] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved2_MASK        0x00000006
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_reserved2_SHIFT       1

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CFG2 :: CEC_MASK_LOW_IRQ [00:00] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_LOW_IRQ_MASK 0x00000001
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_LOW_IRQ_SHIFT 0
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CFG2_CEC_MASK_LOW_IRQ_DEFAULT 0x00000000

/***************************************************************************
 *CEC_ENERGYSTAR_CNTRL - CEC_ENERGYSTAR_CNTRL
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: reserved0 [31:13] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved0_MASK       0xffffe000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved0_SHIFT      13

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: HOTPLUG_CLR_INTERRUPT_DET [12:12] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_CLR_INTERRUPT_DET_MASK 0x00001000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_CLR_INTERRUPT_DET_SHIFT 12
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_CLR_INTERRUPT_DET_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: reserved1 [11:10] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved1_MASK       0x00000c00
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved1_SHIFT      10

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: HOTPLUG_ACTIVITY_CLEAR [09:09] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_ACTIVITY_CLEAR_MASK 0x00000200
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_ACTIVITY_CLEAR_SHIFT 9
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_HOTPLUG_ACTIVITY_CLEAR_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_CLR_LOW_INTERRUPT_DET [08:08] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_LOW_INTERRUPT_DET_MASK 0x00000100
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_LOW_INTERRUPT_DET_SHIFT 8
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_LOW_INTERRUPT_DET_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_CLR_INTERRUPT_DET [07:07] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_INTERRUPT_DET_MASK 0x00000080
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_INTERRUPT_DET_SHIFT 7
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLR_INTERRUPT_DET_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: reserved2 [06:05] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved2_MASK       0x00000060
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_reserved2_SHIFT      5

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_ACTIVITY_CLEAR [04:04] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ACTIVITY_CLEAR_MASK 0x00000010
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ACTIVITY_CLEAR_SHIFT 4
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ACTIVITY_CLEAR_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_CLEAR_TIMEOUT_PERIOD [03:03] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLEAR_TIMEOUT_PERIOD_MASK 0x00000008
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLEAR_TIMEOUT_PERIOD_SHIFT 3
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_CLEAR_TIMEOUT_PERIOD_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_PRELOAD_TIMEOUT_PERIOD [02:02] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_PRELOAD_TIMEOUT_PERIOD_MASK 0x00000004
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_PRELOAD_TIMEOUT_PERIOD_SHIFT 2
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_PRELOAD_TIMEOUT_PERIOD_DEFAULT 0x00000000

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_ALLOW_CLOCK [01:01] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ALLOW_CLOCK_MASK 0x00000002
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ALLOW_CLOCK_SHIFT 1
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ALLOW_CLOCK_DEFAULT 0x00000001

/* AON_HDMI_RX :: CEC_ENERGYSTAR_CNTRL :: CEC_ENABLE_CLOCK [00:00] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ENABLE_CLOCK_MASK 0x00000001
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ENABLE_CLOCK_SHIFT 0
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_CNTRL_CEC_ENABLE_CLOCK_DEFAULT 0x00000001

/***************************************************************************
 *CEC_ENERGYSTAR_STATUS - CEC Energystar Status
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved0 [31:19] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved0_MASK      0xfff80000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved0_SHIFT     19

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: AUTO_CLOCK_ENABLE [18:18] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_AUTO_CLOCK_ENABLE_MASK 0x00040000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_AUTO_CLOCK_ENABLE_SHIFT 18

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved1 [17:16] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved1_MASK      0x00030000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved1_SHIFT     16

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: HOTPLUG_TRANSITION_DET [15:15] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_HOTPLUG_TRANSITION_DET_MASK 0x00008000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_HOTPLUG_TRANSITION_DET_SHIFT 15

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved2 [14:13] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved2_MASK      0x00006000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved2_SHIFT     13

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: HOTPLUG_INTR_DET [12:12] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_HOTPLUG_INTR_DET_MASK 0x00001000
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_HOTPLUG_INTR_DET_SHIFT 12

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved3 [11:10] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved3_MASK      0x00000c00
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved3_SHIFT     10

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: CEC_INPUT_VALUE [09:09] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_INPUT_VALUE_MASK 0x00000200
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_INPUT_VALUE_SHIFT 9

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved4 [08:07] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved4_MASK      0x00000180
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved4_SHIFT     7

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: CEC_TRANSITION_DET [06:06] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_TRANSITION_DET_MASK 0x00000040
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_TRANSITION_DET_SHIFT 6

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved5 [05:04] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved5_MASK      0x00000030
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved5_SHIFT     4

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: CEC_INTR_DET [03:03] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_INTR_DET_MASK   0x00000008
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_INTR_DET_SHIFT  3

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: reserved6 [02:01] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved6_MASK      0x00000006
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_reserved6_SHIFT     1

/* AON_HDMI_RX :: CEC_ENERGYSTAR_STATUS :: CEC_LOW_INTR_DET [00:00] */
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_LOW_INTR_DET_MASK 0x00000001
#define BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS_CEC_LOW_INTR_DET_SHIFT 0

/***************************************************************************
 *CEC_CNTRL_1 - CEC Control Register 1
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_1 :: TX_EOM [31:31] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_EOM_MASK                   0x80000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_EOM_SHIFT                  31
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_EOM_DEFAULT                0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: TX_STATUS_GOOD [30:30] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_STATUS_GOOD_MASK           0x40000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_STATUS_GOOD_SHIFT          30
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_STATUS_GOOD_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: RX_EOM [29:29] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_EOM_MASK                   0x20000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_EOM_SHIFT                  29
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_EOM_DEFAULT                0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: RX_STATUS_GOOD [28:28] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_STATUS_GOOD_MASK           0x10000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_STATUS_GOOD_SHIFT          28
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_STATUS_GOOD_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: REC_WRD_CNT [27:24] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_REC_WRD_CNT_MASK              0x0f000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_REC_WRD_CNT_SHIFT             24
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_REC_WRD_CNT_DEFAULT           0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: RX_CONTINUE [23:23] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_CONTINUE_MASK              0x00800000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_CONTINUE_SHIFT             23
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_RX_CONTINUE_DEFAULT           0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: TX_CONTINUE [22:22] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_CONTINUE_MASK              0x00400000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_CONTINUE_SHIFT             22
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_TX_CONTINUE_DEFAULT           0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: CLEAR_RECEIVE_OFF [21:21] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CLEAR_RECEIVE_OFF_MASK        0x00200000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CLEAR_RECEIVE_OFF_SHIFT       21
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CLEAR_RECEIVE_OFF_DEFAULT     0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: START_XMIT_BEGIN [20:20] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_START_XMIT_BEGIN_MASK         0x00100000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_START_XMIT_BEGIN_SHIFT        20
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_START_XMIT_BEGIN_DEFAULT      0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: MESSAGE_LENGTH [19:16] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_MESSAGE_LENGTH_MASK           0x000f0000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_MESSAGE_LENGTH_SHIFT          16
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_MESSAGE_LENGTH_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_1 :: CEC_ADDR [15:12] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CEC_ADDR_MASK                 0x0000f000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CEC_ADDR_SHIFT                12
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_CEC_ADDR_DEFAULT              0x0000000e

/* AON_HDMI_RX :: CEC_CNTRL_1 :: DIV_CLK_CNT [11:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_DIV_CLK_CNT_MASK              0x00000fff
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_DIV_CLK_CNT_SHIFT             0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_1_DIV_CLK_CNT_DEFAULT           0x00000545

/***************************************************************************
 *CEC_CNTRL_2 - CEC Control Register 2
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_2 :: reserved0 [31:31] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_reserved0_MASK                0x80000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_reserved0_SHIFT               31

/* AON_HDMI_RX :: CEC_CNTRL_2 :: CNT_TO_1500_US [30:24] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1500_US_MASK           0x7f000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1500_US_SHIFT          24
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1500_US_DEFAULT        0x0000001e

/* AON_HDMI_RX :: CEC_CNTRL_2 :: CNT_TO_1300_US [23:17] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1300_US_MASK           0x00fe0000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1300_US_SHIFT          17
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_1300_US_DEFAULT        0x00000019

/* AON_HDMI_RX :: CEC_CNTRL_2 :: CNT_TO_800_US [16:11] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_800_US_MASK            0x0001f800
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_800_US_SHIFT           11
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_800_US_DEFAULT         0x00000011

/* AON_HDMI_RX :: CEC_CNTRL_2 :: CNT_TO_600_US [10:05] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_600_US_MASK            0x000007e0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_600_US_SHIFT           5
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_600_US_DEFAULT         0x0000000c

/* AON_HDMI_RX :: CEC_CNTRL_2 :: CNT_TO_400_US [04:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_400_US_MASK            0x0000001f
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_400_US_SHIFT           0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_2_CNT_TO_400_US_DEFAULT         0x00000007

/***************************************************************************
 *CEC_CNTRL_3 - CEC Control Register 3
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_3 :: CNT_TO_2750_US [31:24] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2750_US_MASK           0xff000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2750_US_SHIFT          24
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2750_US_DEFAULT        0x00000038

/* AON_HDMI_RX :: CEC_CNTRL_3 :: CNT_TO_2400_US [23:16] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2400_US_MASK           0x00ff0000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2400_US_SHIFT          16
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2400_US_DEFAULT        0x00000031

/* AON_HDMI_RX :: CEC_CNTRL_3 :: CNT_TO_2050_US [15:08] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2050_US_MASK           0x0000ff00
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2050_US_SHIFT          8
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_2050_US_DEFAULT        0x00000028

/* AON_HDMI_RX :: CEC_CNTRL_3 :: CNT_TO_1700_US [07:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_1700_US_MASK           0x000000ff
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_1700_US_SHIFT          0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_3_CNT_TO_1700_US_DEFAULT        0x00000023

/***************************************************************************
 *CEC_CNTRL_4 - CEC Control Register 4
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_4 :: CNT_TO_4300_US [31:24] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_4300_US_MASK           0xff000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_4300_US_SHIFT          24
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_4300_US_DEFAULT        0x00000055

/* AON_HDMI_RX :: CEC_CNTRL_4 :: CNT_TO_3900_US [23:16] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3900_US_MASK           0x00ff0000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3900_US_SHIFT          16
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3900_US_DEFAULT        0x0000004f

/* AON_HDMI_RX :: CEC_CNTRL_4 :: CNT_TO_3600_US [15:08] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3600_US_MASK           0x0000ff00
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3600_US_SHIFT          8
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3600_US_DEFAULT        0x0000004a

/* AON_HDMI_RX :: CEC_CNTRL_4 :: CNT_TO_3500_US [07:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3500_US_MASK           0x000000ff
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3500_US_SHIFT          0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_4_CNT_TO_3500_US_DEFAULT        0x00000045

/***************************************************************************
 *CEC_CNTRL_5 - CEC Control Register 5
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_5 :: DISABLE_CEC_TX [31:31] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_TX_MASK           0x80000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_TX_SHIFT          31
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_TX_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: DISABLE_CEC_RX [30:30] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_RX_MASK           0x40000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_RX_SHIFT          30
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_DISABLE_CEC_RX_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: ENABLE_TEST_CEC_TX [29:29] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_ENABLE_TEST_CEC_TX_MASK       0x20000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_ENABLE_TEST_CEC_TX_SHIFT      29
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_ENABLE_TEST_CEC_TX_DEFAULT    0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: TEST_CEC_TX [28:28] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_TEST_CEC_TX_MASK              0x10000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_TEST_CEC_TX_SHIFT             28
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_TEST_CEC_TX_DEFAULT           0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: CEC_TX_SW_INIT [27:27] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_TX_SW_INIT_MASK           0x08000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_TX_SW_INIT_SHIFT          27
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_TX_SW_INIT_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: CEC_RX_SW_INIT [26:26] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_RX_SW_INIT_MASK           0x04000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_RX_SW_INIT_SHIFT          26
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CEC_RX_SW_INIT_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: MONITOR_CEC_RX_DATA [25:25] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_MONITOR_CEC_RX_DATA_MASK      0x02000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_MONITOR_CEC_RX_DATA_SHIFT     25

/* AON_HDMI_RX :: CEC_CNTRL_5 :: MUX_TP_OUT_CEC [24:24] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_MUX_TP_OUT_CEC_MASK           0x01000000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_MUX_TP_OUT_CEC_SHIFT          24
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_MUX_TP_OUT_CEC_DEFAULT        0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: RX_CEC_INT [23:23] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_RX_CEC_INT_MASK               0x00800000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_RX_CEC_INT_SHIFT              23
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_RX_CEC_INT_DEFAULT            0x00000000

/* AON_HDMI_RX :: CEC_CNTRL_5 :: reserved0 [22:16] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_reserved0_MASK                0x007f0000
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_reserved0_SHIFT               16

/* AON_HDMI_RX :: CEC_CNTRL_5 :: CNT_TO_4700_US [15:08] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4700_US_MASK           0x0000ff00
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4700_US_SHIFT          8
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4700_US_DEFAULT        0x0000005f

/* AON_HDMI_RX :: CEC_CNTRL_5 :: CNT_TO_4500_US [07:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4500_US_MASK           0x000000ff
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4500_US_SHIFT          0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_5_CNT_TO_4500_US_DEFAULT        0x0000005a

/***************************************************************************
 *CEC_CNTRL_6 - CEC Control Register 6
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_CNTRL_6 :: reserved0 [31:08] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_reserved0_MASK                0xffffff00
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_reserved0_SHIFT               8

/* AON_HDMI_RX :: CEC_CNTRL_6 :: CEC_ADDR_2 [07:04] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_2_MASK               0x000000f0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_2_SHIFT              4
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_2_DEFAULT            0x0000000e

/* AON_HDMI_RX :: CEC_CNTRL_6 :: CEC_ADDR_1 [03:00] */
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_1_MASK               0x0000000f
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_1_SHIFT              0
#define BCHP_AON_HDMI_RX_CEC_CNTRL_6_CEC_ADDR_1_DEFAULT            0x0000000e

/***************************************************************************
 *CEC_TX_DATA_1 - CEC Transmitting DATA 1
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_TX_DATA_1 :: TX_DATA_1 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_1_TX_DATA_1_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_1_TX_DATA_1_SHIFT             0
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_1_TX_DATA_1_DEFAULT           0x00000000

/***************************************************************************
 *CEC_TX_DATA_2 - CEC Transmitting DATA 2
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_TX_DATA_2 :: TX_DATA_2 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_2_TX_DATA_2_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_2_TX_DATA_2_SHIFT             0
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_2_TX_DATA_2_DEFAULT           0x00000000

/***************************************************************************
 *CEC_TX_DATA_3 - CEC Transmitting DATA 3
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_TX_DATA_3 :: TX_DATA_3 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_3_TX_DATA_3_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_3_TX_DATA_3_SHIFT             0
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_3_TX_DATA_3_DEFAULT           0x00000000

/***************************************************************************
 *CEC_TX_DATA_4 - CEC Transmitting DATA 4
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_TX_DATA_4 :: TX_DATA_4 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_4_TX_DATA_4_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_4_TX_DATA_4_SHIFT             0
#define BCHP_AON_HDMI_RX_CEC_TX_DATA_4_TX_DATA_4_DEFAULT           0x00000000

/***************************************************************************
 *CEC_RX_DATA_1 - CEC Receiving DATA 1
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_RX_DATA_1 :: RX_DATA_1 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_1_RX_DATA_1_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_1_RX_DATA_1_SHIFT             0

/***************************************************************************
 *CEC_RX_DATA_2 - CEC Receiving DATA 2
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_RX_DATA_2 :: RX_DATA_2 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_2_RX_DATA_2_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_2_RX_DATA_2_SHIFT             0

/***************************************************************************
 *CEC_RX_DATA_3 - CEC Receiving DATA 3
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_RX_DATA_3 :: RX_DATA_3 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_3_RX_DATA_3_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_3_RX_DATA_3_SHIFT             0

/***************************************************************************
 *CEC_RX_DATA_4 - CEC Receiving DATA 4
 ***************************************************************************/
/* AON_HDMI_RX :: CEC_RX_DATA_4 :: RX_DATA_4 [31:00] */
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_4_RX_DATA_4_MASK              0xffffffff
#define BCHP_AON_HDMI_RX_CEC_RX_DATA_4_RX_DATA_4_SHIFT             0

/***************************************************************************
 *HDMI_HOTPLUG_STATUS - HOTPLUG Interrupt Register
 ***************************************************************************/
/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: reserved0 [31:06] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_reserved0_MASK        0xffffffc0
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_reserved0_SHIFT       6

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: DVP_HR_ACTIVE [05:05] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_DVP_HR_ACTIVE_MASK    0x00000020
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_DVP_HR_ACTIVE_SHIFT   5

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: DVP_HR_HOTPLUG [04:04] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_DVP_HR_HOTPLUG_MASK   0x00000010
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_DVP_HR_HOTPLUG_SHIFT  4

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: HOTPLUG_INT_STATUS [03:03] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_INT_STATUS_MASK 0x00000008
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_INT_STATUS_SHIFT 3

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: FILTER_HOTPLUG_IN [02:02] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_FILTER_HOTPLUG_IN_MASK 0x00000004
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_FILTER_HOTPLUG_IN_SHIFT 2

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: HOTPLUG_IN [01:01] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_IN_MASK       0x00000002
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_IN_SHIFT      1

/* AON_HDMI_RX :: HDMI_HOTPLUG_STATUS :: HOTPLUG_OUT [00:00] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_OUT_MASK      0x00000001
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_OUT_SHIFT     0
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS_HOTPLUG_OUT_DEFAULT   0x00000000

/***************************************************************************
 *HDMI_HOTPLUG_CONTROL - HOTPLUG Register
 ***************************************************************************/
/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: HOTPLUG_OUT_BYPASS [31:31] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_OUT_BYPASS_MASK 0x80000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_OUT_BYPASS_SHIFT 31
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_OUT_BYPASS_DEFAULT 0x00000001

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: MANUAL_DVP_HR_HOTPLUG [30:30] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_MANUAL_DVP_HR_HOTPLUG_MASK 0x40000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_MANUAL_DVP_HR_HOTPLUG_SHIFT 30
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_MANUAL_DVP_HR_HOTPLUG_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: SELECT_DVP_HR_HOTPLUG [29:29] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_SELECT_DVP_HR_HOTPLUG_MASK 0x20000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_SELECT_DVP_HR_HOTPLUG_SHIFT 29
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_SELECT_DVP_HR_HOTPLUG_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: reserved0 [28:26] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved0_MASK       0x1c000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved0_SHIFT      26

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: ENABLE_TEST_HOTPLUG_IN [25:25] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_IN_MASK 0x02000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_IN_SHIFT 25
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_IN_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: TEST_HOTPLUG_IN [24:24] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_IN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_IN_SHIFT 24
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_IN_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: reserved1 [23:22] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved1_MASK       0x00c00000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved1_SHIFT      22

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: ENABLE_TEST_HOTPLUG_OUT [21:21] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_OUT_MASK 0x00200000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_OUT_SHIFT 21
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_ENABLE_TEST_HOTPLUG_OUT_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: TEST_HOTPLUG_OUT [20:20] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_OUT_MASK 0x00100000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_OUT_SHIFT 20
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_TEST_HOTPLUG_OUT_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: CLEAR_HOTPLUG_INT_STATUS [19:19] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_CLEAR_HOTPLUG_INT_STATUS_MASK 0x00080000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_CLEAR_HOTPLUG_INT_STATUS_SHIFT 19
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_CLEAR_HOTPLUG_INT_STATUS_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: reserved2 [18:18] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved2_MASK       0x00040000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved2_SHIFT      18

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: HOTPLUG_TO_RESET_DELAY [17:08] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_MASK 0x0003ff00
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_SHIFT 8
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_DEFAULT 0x00000064

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONTROL :: reserved3 [07:00] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved3_MASK       0x000000ff
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONTROL_reserved3_SHIFT      0

/***************************************************************************
 *HDMI_HOTPLUG_CONFIG1 - HOTPLUG Register
 ***************************************************************************/
/* AON_HDMI_RX :: HDMI_HOTPLUG_CONFIG1 :: MAX_UPCOUNTER [31:24] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MAX_UPCOUNTER_MASK   0xff000000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MAX_UPCOUNTER_SHIFT  24
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MAX_UPCOUNTER_DEFAULT 0x000000ff

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONFIG1 :: MIN_DNCOUNTER [23:16] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MIN_DNCOUNTER_MASK   0x00ff0000
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MIN_DNCOUNTER_SHIFT  16
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_MIN_DNCOUNTER_DEFAULT 0x00000000

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONFIG1 :: HIGH_THRESHOLD [15:08] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_HIGH_THRESHOLD_MASK  0x0000ff00
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_HIGH_THRESHOLD_SHIFT 8
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_HIGH_THRESHOLD_DEFAULT 0x00000004

/* AON_HDMI_RX :: HDMI_HOTPLUG_CONFIG1 :: LOW_THRESHOLD [07:00] */
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_LOW_THRESHOLD_MASK   0x000000ff
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_LOW_THRESHOLD_SHIFT  0
#define BCHP_AON_HDMI_RX_HDMI_HOTPLUG_CONFIG1_LOW_THRESHOLD_DEFAULT 0x000000fb

/***************************************************************************
 *DVP_GEN_1MS_CONFIG - DVP_GEN_1MS Register
 ***************************************************************************/
/* AON_HDMI_RX :: DVP_GEN_1MS_CONFIG :: reserved0 [31:16] */
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_reserved0_MASK         0xffff0000
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_reserved0_SHIFT        16

/* AON_HDMI_RX :: DVP_GEN_1MS_CONFIG :: TIMER_1MS_FASTEST [15:15] */
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_FASTEST_MASK 0x00008000
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_FASTEST_SHIFT 15
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_FASTEST_DEFAULT 0x00000000

/* AON_HDMI_RX :: DVP_GEN_1MS_CONFIG :: TIMER_1MS_PERIOD [14:00] */
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_PERIOD_MASK  0x00007fff
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_PERIOD_SHIFT 0
#define BCHP_AON_HDMI_RX_DVP_GEN_1MS_CONFIG_TIMER_1MS_PERIOD_DEFAULT 0x00006994

/***************************************************************************
 *AUTO_CEC_CFG - AUTO_CEC_CFG Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CFG :: reserved0 [31:18] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_reserved0_MASK               0xfffc0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_reserved0_SHIFT              18

/* AON_HDMI_RX :: AUTO_CEC_CFG :: AUTO_RESPONSE_TIME [17:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_RESPONSE_TIME_MASK      0x0003ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_RESPONSE_TIME_SHIFT     8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_RESPONSE_TIME_DEFAULT   0x00000005

/* AON_HDMI_RX :: AUTO_CEC_CFG :: reserved1 [07:06] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_reserved1_MASK               0x000000c0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_reserved1_SHIFT              6

/* AON_HDMI_RX :: AUTO_CEC_CFG :: MASK_AUTOCEC_XACTION_MATCH [05:05] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_AUTOCEC_XACTION_MATCH_MASK 0x00000020
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_AUTOCEC_XACTION_MATCH_SHIFT 5
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_AUTOCEC_XACTION_MATCH_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CFG :: FORCE_STANDBY_HIGH [04:04] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_FORCE_STANDBY_HIGH_MASK      0x00000010
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_FORCE_STANDBY_HIGH_SHIFT     4
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_FORCE_STANDBY_HIGH_DEFAULT   0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CFG :: MASK_CHIP_IS_STANDBY [03:03] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_CHIP_IS_STANDBY_MASK    0x00000008
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_CHIP_IS_STANDBY_SHIFT   3
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_MASK_CHIP_IS_STANDBY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CFG :: AUTO_CLEAR_CEC_INTR_DET [02:02] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CLEAR_CEC_INTR_DET_MASK 0x00000004
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CLEAR_CEC_INTR_DET_SHIFT 2
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CLEAR_CEC_INTR_DET_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CFG :: SELECT_CEC_TX [01:01] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_SELECT_CEC_TX_MASK           0x00000002
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_SELECT_CEC_TX_SHIFT          1
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_SELECT_CEC_TX_DEFAULT        0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CFG :: AUTO_CEC_EN [00:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CEC_EN_MASK             0x00000001
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CEC_EN_SHIFT            0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CFG_AUTO_CEC_EN_DEFAULT          0x00000000

/***************************************************************************
 *AUTO_CEC_CNTRL - AUTO_CEC_CNTRL Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: reserved0 [31:10] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_reserved0_MASK             0xfffffc00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_reserved0_SHIFT            10

/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: POWER_STATE_CONTROL [09:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_POWER_STATE_CONTROL_MASK   0x00000300
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_POWER_STATE_CONTROL_SHIFT  8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_POWER_STATE_CONTROL_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: reserved1 [07:03] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_reserved1_MASK             0x000000f8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_reserved1_SHIFT            3

/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: CLEAR_AUTO_CEC_XACTION_MATCH [02:02] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_AUTO_CEC_XACTION_MATCH_MASK 0x00000004
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_AUTO_CEC_XACTION_MATCH_SHIFT 2
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_AUTO_CEC_XACTION_MATCH_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: CLEAR_SET_AUTOCEC_RUN [01:01] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_SET_AUTOCEC_RUN_MASK 0x00000002
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_SET_AUTOCEC_RUN_SHIFT 1
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_SET_AUTOCEC_RUN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CNTRL :: CLEAR_WAKE_REASON [00:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_WAKE_REASON_MASK     0x00000001
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_WAKE_REASON_SHIFT    0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CNTRL_CLEAR_WAKE_REASON_DEFAULT  0x00000000

/***************************************************************************
 *AUTO_CEC_FEATURE_ABORT_CFG - AUTO_CEC_FEATURE_ABORT_CFG Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: reserved0 [31:20] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_reserved0_MASK 0xfff00000
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_reserved0_SHIFT 20

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: WAKE_ON_INITIATOR_BCAST [19:19] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_INITIATOR_BCAST_MASK 0x00080000
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_INITIATOR_BCAST_SHIFT 19
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_INITIATOR_BCAST_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: WAKE_ON_FOLLOWER_BCAST [18:18] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_FOLLOWER_BCAST_MASK 0x00040000
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_FOLLOWER_BCAST_SHIFT 18
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_FOLLOWER_BCAST_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: WAKE_ON_NO_MATCH [17:17] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_NO_MATCH_MASK 0x00020000
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_NO_MATCH_SHIFT 17
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_WAKE_ON_NO_MATCH_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: F_ABORT_EN [16:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_EN_MASK 0x00010000
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_EN_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_EN_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: F_ABORT_PARAM [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_PARAM_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_PARAM_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_PARAM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_FEATURE_ABORT_CFG :: F_ABORT_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_FEATURE_ABORT_CFG_F_ABORT_OP_DEFAULT 0x00000000

/***************************************************************************
 *AUTO_CEC_POWER_STATUS_CFG - AUTO_CEC_POWER_STATUS_CFG
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: reserved0 [31:31] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_reserved0_MASK  0x80000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_reserved0_SHIFT 31

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_SENSITIVITY [30:28] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_SENSITIVITY_MASK 0x70000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_SENSITIVITY_SHIFT 28
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_REARM [27:27] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_REARM_MASK 0x08000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_REARM_SHIFT 27
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_REARM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_WAKE [26:26] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_WAKE_MASK 0x04000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_WAKE_SHIFT 26
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_WAKE_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_MODE [25:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_MODE_MASK 0x02000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_MODE_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_MODE_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_RPOP [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_RPOP_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_RPOP_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_RPOP_DEFAULT 0x00000090

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_PARAM [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_PARAM_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_PARAM_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_PARAM_DEFAULT 0x00000004

/* AON_HDMI_RX :: AUTO_CEC_POWER_STATUS_CFG :: POWER_STAT_GVOP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_GVOP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_GVOP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_POWER_STATUS_CFG_POWER_STAT_GVOP_DEFAULT 0x0000008f

/***************************************************************************
 *AUTO_CEC_CHECK_STANDBY_CFG - AUTO_CEC_CHECK_STANDBY_CFG Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: reserved0 [31:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_reserved0_MASK 0xfe000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_reserved0_SHIFT 25

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: USER_POWER_OFF_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: USER_POWER_OFF_PARAM [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_PARAM_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_PARAM_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_USER_POWER_OFF_PARAM_DEFAULT 0x0000006c

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: reserved1 [15:14] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_reserved1_MASK 0x0000c000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_reserved1_SHIFT 14

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: STANDBY_SENSITIVITY [13:10] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_SENSITIVITY_MASK 0x00003c00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_SENSITIVITY_SHIFT 10
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: STANDBY_UPDATE_SM [09:09] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_UPDATE_SM_MASK 0x00000200
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_UPDATE_SM_SHIFT 9
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_UPDATE_SM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: STANDBY_EN [08:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_EN_MASK 0x00000100
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_EN_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_STANDBY_CFG :: STANDBY_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_STANDBY_CFG_STANDBY_OP_DEFAULT 0x00000036

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE1_CFG_0 - AUTO_CEC_CHECK_WAKE1_CFG_0 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: reserved0 [31:26] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_reserved0_MASK 0xfc000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_reserved0_SHIFT 26

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: WAKE1_REARM [25:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_WAKE1_REARM_MASK 0x02000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_WAKE1_REARM_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_WAKE1_REARM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: SAVE_ONE_VIEW [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_SAVE_ONE_VIEW_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_SAVE_ONE_VIEW_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_SAVE_ONE_VIEW_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: TEXT_VIEW_SENSITIVITY [23:21] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_SENSITIVITY_MASK 0x00e00000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_SENSITIVITY_SHIFT 21
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: TEXT_VIEW_EN [20:20] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_EN_MASK 0x00100000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_EN_SHIFT 20
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: TEXT_VIEW_OP [19:12] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_OP_MASK 0x000ff000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_OP_SHIFT 12
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_TEXT_VIEW_OP_DEFAULT 0x0000000d

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: IMAGE_VIEW_SENSITIVITY [11:09] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_SENSITIVITY_MASK 0x00000e00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_SENSITIVITY_SHIFT 9
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: IMAGE_VIEW_EN [08:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_EN_MASK 0x00000100
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_EN_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_0 :: IMAGE_VIEW_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_0_IMAGE_VIEW_OP_DEFAULT 0x00000004

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE1_CFG_1 - AUTO_CEC_CHECK_WAKE1_CFG_1 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_1 :: reserved0 [31:12] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_reserved0_MASK 0xfffff000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_reserved0_SHIFT 12

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_1 :: ACTIVE_SOURCE_SENSITIVITY [11:09] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_SENSITIVITY_MASK 0x00000e00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_SENSITIVITY_SHIFT 9
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_1 :: ACTIVE_SOURCE_EN [08:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_EN_MASK 0x00000100
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_EN_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_1 :: ACTIVE_SOURCE_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_1_ACTIVE_SOURCE_OP_DEFAULT 0x00000082

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE1_CFG_2 - AUTO_CEC_CHECK_WAKE1_CFG_2 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_2 :: reserved0 [31:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2_reserved0_MASK 0xffffff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2_reserved0_SHIFT 8

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_2 :: USER_CONTROL_PRESSED_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2_USER_CONTROL_PRESSED_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2_USER_CONTROL_PRESSED_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_2_USER_CONTROL_PRESSED_OP_DEFAULT 0x00000044

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE1_CFG_3 - AUTO_CEC_CHECK_WAKE1_CFG_3 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: reserved0 [31:28] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_reserved0_MASK 0xf0000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_reserved0_SHIFT 28

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_TOGGLE_SENSITIVITY [27:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_SENSITIVITY_MASK 0x0e000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_SENSITIVITY_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_TOGGLE_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_TOGGLE_PARAM [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_PARAM_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_PARAM_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_TOGGLE_PARAM_DEFAULT 0x0000006b

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: reserved1 [15:12] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_reserved1_MASK 0x0000f000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_reserved1_SHIFT 12

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_ON_SENSITIVITY [11:09] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_SENSITIVITY_MASK 0x00000e00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_SENSITIVITY_SHIFT 9
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_ON_EN [08:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_EN_MASK 0x00000100
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_EN_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE1_CFG_3 :: USER_POWER_ON_PARAM [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_PARAM_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_PARAM_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE1_CFG_3_USER_POWER_ON_PARAM_DEFAULT 0x0000006d

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE2_CFG_0 - AUTO_CEC_CHECK_WAKE2_CFG_0 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: reserved0 [31:21] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_reserved0_MASK 0xffe00000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_reserved0_SHIFT 21

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: WAKE2_REARM [20:20] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_WAKE2_REARM_MASK 0x00100000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_WAKE2_REARM_SHIFT 20
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_WAKE2_REARM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: PLAY_FORWARD_SENSITIVITY [19:17] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_SENSITIVITY_MASK 0x000e0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_SENSITIVITY_SHIFT 17
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: PLAY_FORWARD_EN [16:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_EN_MASK 0x00010000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_EN_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: PLAY_FORWARD_PARAM [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_PARAM_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_PARAM_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_FORWARD_PARAM_DEFAULT 0x00000024

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_0 :: PLAY_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_OP_MASK   0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_OP_SHIFT  0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_0_PLAY_OP_DEFAULT 0x00000041

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE2_CFG_1 - AUTO_CEC_CHECK_WAKE2_CFG_1 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_1 :: reserved0 [31:20] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_reserved0_MASK 0xfff00000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_reserved0_SHIFT 20

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_1 :: EJECT_SENSITIVITY [19:17] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_SENSITIVITY_MASK 0x000e0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_SENSITIVITY_SHIFT 17
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_1 :: EJECT_EN [16:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_EN_MASK  0x00010000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_EN_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_1 :: EJECT_PARAM [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_PARAM_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_PARAM_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_EJECT_PARAM_DEFAULT 0x00000004

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE2_CFG_1 :: DECK_CONTROL_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_DECK_CONTROL_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_DECK_CONTROL_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE2_CFG_1_DECK_CONTROL_OP_DEFAULT 0x00000042

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE3_CFG_0 - AUTO_CEC_CHECK_WAKE3_CFG_0 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: reserved0 [31:31] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_reserved0_MASK 0x80000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_reserved0_SHIFT 31

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_PARAMETER2_EN [30:30] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER2_EN_MASK 0x40000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER2_EN_SHIFT 30
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER2_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_PARAMETER1_EN [29:29] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER1_EN_MASK 0x20000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER1_EN_SHIFT 29
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAMETER1_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_SENSITIVITY [28:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_SENSITIVITY_MASK 0x1e000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_SENSITIVITY_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_PARAM2 [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM2_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM2_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM2_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_PARAM1 [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM1_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM1_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_PARAM1_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_0 :: CUSTOM3_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_0_CUSTOM3_OP_DEFAULT 0x00000009

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE3_CFG_1 - AUTO_CEC_CHECK_WAKE3_CFG_1 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: reserved0 [31:29] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_reserved0_MASK 0xe0000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_reserved0_SHIFT 29

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: WAKE3_REARM [28:28] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_REARM_MASK 0x10000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_REARM_SHIFT 28
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_REARM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: WAKE3_EN [27:27] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_EN_MASK  0x08000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_EN_SHIFT 27
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_WAKE3_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_PARAMETER2_EN [26:26] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER2_EN_MASK 0x04000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER2_EN_SHIFT 26
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER2_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_PARAMETER1_EN [25:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER1_EN_MASK 0x02000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER1_EN_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAMETER1_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_PARAM2 [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM2_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM2_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM2_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_PARAM1 [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM1_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM1_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_PARAM1_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE3_CFG_1 :: RESPOND3_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE3_CFG_1_RESPOND3_OP_DEFAULT 0x00000000

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE4_CFG_0 - AUTO_CEC_CHECK_WAKE4_CFG_0 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: reserved0 [31:31] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_reserved0_MASK 0x80000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_reserved0_SHIFT 31

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_PARAMETER2_EN [30:30] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER2_EN_MASK 0x40000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER2_EN_SHIFT 30
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER2_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_PARAMETER1_EN [29:29] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER1_EN_MASK 0x20000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER1_EN_SHIFT 29
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAMETER1_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_SENSITIVITY [28:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_SENSITIVITY_MASK 0x1e000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_SENSITIVITY_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_SENSITIVITY_DEFAULT 0x00000001

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_PARAM2 [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM2_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM2_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM2_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_PARAM1 [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM1_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM1_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_PARAM1_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_0 :: CUSTOM4_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_0_CUSTOM4_OP_DEFAULT 0x00000009

/***************************************************************************
 *AUTO_CEC_CHECK_WAKE4_CFG_1 - AUTO_CEC_CHECK_WAKE4_CFG_1 Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: reserved0 [31:29] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_reserved0_MASK 0xe0000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_reserved0_SHIFT 29

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: WAKE4_REARM [28:28] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_REARM_MASK 0x10000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_REARM_SHIFT 28
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_REARM_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: WAKE4_EN [27:27] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_EN_MASK  0x08000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_EN_SHIFT 27
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_WAKE4_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_PARAMETER2_EN [26:26] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER2_EN_MASK 0x04000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER2_EN_SHIFT 26
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER2_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_PARAMETER1_EN [25:25] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER1_EN_MASK 0x02000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER1_EN_SHIFT 25
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAMETER1_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_EN [24:24] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_EN_MASK 0x01000000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_EN_SHIFT 24
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_EN_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_PARAM2 [23:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM2_MASK 0x00ff0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM2_SHIFT 16
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM2_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_PARAM1 [15:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM1_MASK 0x0000ff00
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM1_SHIFT 8
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_PARAM1_DEFAULT 0x00000000

/* AON_HDMI_RX :: AUTO_CEC_CHECK_WAKE4_CFG_1 :: RESPOND4_OP [07:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_OP_MASK 0x000000ff
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_OP_SHIFT 0
#define BCHP_AON_HDMI_RX_AUTO_CEC_CHECK_WAKE4_CFG_1_RESPOND4_OP_DEFAULT 0x00000000

/***************************************************************************
 *AUTO_CEC_STATUS_0 - AUTO_CEC_STATUS Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: reserved0 [31:18] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_reserved0_MASK          0xfffc0000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_reserved0_SHIFT         18

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: F_ABORT_WAKE_REASON [17:14] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_F_ABORT_WAKE_REASON_MASK 0x0003c000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_F_ABORT_WAKE_REASON_SHIFT 14

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: CHECK_BROADCAST [13:13] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_CHECK_BROADCAST_MASK    0x00002000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_CHECK_BROADCAST_SHIFT   13

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: STANDBY_RECEIVED [12:12] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_STANDBY_RECEIVED_MASK   0x00001000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_STANDBY_RECEIVED_SHIFT  12

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: WAKE4_REASON [11:11] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE4_REASON_MASK       0x00000800
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE4_REASON_SHIFT      11

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: WAKE3_REASON [10:10] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE3_REASON_MASK       0x00000400
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE3_REASON_SHIFT      10

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: WAKE2_REASON [09:08] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE2_REASON_MASK       0x00000300
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE2_REASON_SHIFT      8

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: reserved1 [07:07] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_reserved1_MASK          0x00000080
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_reserved1_SHIFT         7

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: POWER_TOGGLED [06:06] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_POWER_TOGGLED_MASK      0x00000040
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_POWER_TOGGLED_SHIFT     6

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: WAKE1_REASON [05:01] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE1_REASON_MASK       0x0000003e
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_WAKE1_REASON_SHIFT      1

/* AON_HDMI_RX :: AUTO_CEC_STATUS_0 :: POWER_STAT_RECEIVED [00:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_POWER_STAT_RECEIVED_MASK 0x00000001
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0_POWER_STAT_RECEIVED_SHIFT 0

/***************************************************************************
 *AUTO_CEC_STATUS_1 - AUTO_CEC_STATUS Register
 ***************************************************************************/
/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: reserved0 [31:21] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_reserved0_MASK          0xffe00000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_reserved0_SHIFT         21

/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: POWER_STATE [20:19] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_POWER_STATE_MASK        0x00180000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_POWER_STATE_SHIFT       19

/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: SET_AUTOCEC_RUN [18:18] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_SET_AUTOCEC_RUN_MASK    0x00040000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_SET_AUTOCEC_RUN_SHIFT   18

/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: DISABLE_AUTO_CEC [17:17] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_DISABLE_AUTO_CEC_MASK   0x00020000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_DISABLE_AUTO_CEC_SHIFT  17

/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: AUTO_CEC_XACTION_MATCH [16:16] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_AUTO_CEC_XACTION_MATCH_MASK 0x00010000
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_AUTO_CEC_XACTION_MATCH_SHIFT 16

/* AON_HDMI_RX :: AUTO_CEC_STATUS_1 :: LAST_ACTIVE_SRC_ADDR [15:00] */
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_LAST_ACTIVE_SRC_ADDR_MASK 0x0000ffff
#define BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1_LAST_ACTIVE_SRC_ADDR_SHIFT 0

/***************************************************************************
 *EDID_ENERGYSTAR_CONTROL - EDID_ENERGYSTAR_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_ENERGYSTAR_CONTROL :: reserved0 [31:04] */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_reserved0_MASK    0xfffffff0
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_reserved0_SHIFT   4

/* AON_HDMI_RX :: EDID_ENERGYSTAR_CONTROL :: I2C_ENABLE [03:03] */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_I2C_ENABLE_MASK   0x00000008
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_I2C_ENABLE_SHIFT  3
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_I2C_ENABLE_DEFAULT 0x00000001

/* AON_HDMI_RX :: EDID_ENERGYSTAR_CONTROL :: FORCE_EDID_CLK [02:02] */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_FORCE_EDID_CLK_MASK 0x00000004
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_FORCE_EDID_CLK_SHIFT 2
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_FORCE_EDID_CLK_DEFAULT 0x00000001

/* AON_HDMI_RX :: EDID_ENERGYSTAR_CONTROL :: CLEAR_EDID_ES [01:01] */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_CLEAR_EDID_ES_MASK 0x00000002
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_CLEAR_EDID_ES_SHIFT 1
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_CLEAR_EDID_ES_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_ENERGYSTAR_CONTROL :: ENABLE_EDID_ES [00:00] */
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_ENABLE_EDID_ES_MASK 0x00000001
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_ENABLE_EDID_ES_SHIFT 0
#define BCHP_AON_HDMI_RX_EDID_ENERGYSTAR_CONTROL_ENABLE_EDID_ES_DEFAULT 0x00000001

/***************************************************************************
 *EDID_CONFIG - EDID_CONFIG
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_CONFIG :: reserved0 [31:17] */
#define BCHP_AON_HDMI_RX_EDID_CONFIG_reserved0_MASK                0xfffe0000
#define BCHP_AON_HDMI_RX_EDID_CONFIG_reserved0_SHIFT               17

/* AON_HDMI_RX :: EDID_CONFIG :: ENABLE_MASTER_WRITE_EDID [16:16] */
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_MASTER_WRITE_EDID_MASK 0x00010000
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_MASTER_WRITE_EDID_SHIFT 16
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_MASTER_WRITE_EDID_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_CONFIG :: EDID_CONFIGURATION [15:08] */
#define BCHP_AON_HDMI_RX_EDID_CONFIG_EDID_CONFIGURATION_MASK       0x0000ff00
#define BCHP_AON_HDMI_RX_EDID_CONFIG_EDID_CONFIGURATION_SHIFT      8
#define BCHP_AON_HDMI_RX_EDID_CONFIG_EDID_CONFIGURATION_DEFAULT    0x00000001

/* AON_HDMI_RX :: EDID_CONFIG :: CR_I2C_ADDR [07:01] */
#define BCHP_AON_HDMI_RX_EDID_CONFIG_CR_I2C_ADDR_MASK              0x000000fe
#define BCHP_AON_HDMI_RX_EDID_CONFIG_CR_I2C_ADDR_SHIFT             1
#define BCHP_AON_HDMI_RX_EDID_CONFIG_CR_I2C_ADDR_DEFAULT           0x00000031

/* AON_HDMI_RX :: EDID_CONFIG :: ENABLE_CR_DEVICE [00:00] */
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_CR_DEVICE_MASK         0x00000001
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_CR_DEVICE_SHIFT        0
#define BCHP_AON_HDMI_RX_EDID_CONFIG_ENABLE_CR_DEVICE_DEFAULT      0x00000001

/***************************************************************************
 *EDID_SEGMENT_POINTER - EDID_SEGMENT_POINTER
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_SEGMENT_POINTER :: reserved0 [31:11] */
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_reserved0_MASK       0xfffff800
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_reserved0_SHIFT      11

/* AON_HDMI_RX :: EDID_SEGMENT_POINTER :: SP_MAX_RANGE [10:08] */
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_MAX_RANGE_MASK    0x00000700
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_MAX_RANGE_SHIFT   8
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_MAX_RANGE_DEFAULT 0x00000003

/* AON_HDMI_RX :: EDID_SEGMENT_POINTER :: SP_I2C_ADDR [07:01] */
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_I2C_ADDR_MASK     0x000000fe
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_I2C_ADDR_SHIFT    1
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_SP_I2C_ADDR_DEFAULT  0x00000030

/* AON_HDMI_RX :: EDID_SEGMENT_POINTER :: ENABLE_SP_DEVICE [00:00] */
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_ENABLE_SP_DEVICE_MASK 0x00000001
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_ENABLE_SP_DEVICE_SHIFT 0
#define BCHP_AON_HDMI_RX_EDID_SEGMENT_POINTER_ENABLE_SP_DEVICE_DEFAULT 0x00000001

/***************************************************************************
 *EDID_CONTROL - EDID_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_CONTROL :: EDID_OUTRANGE_DATA [31:24] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_OUTRANGE_DATA_MASK      0xff000000
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_OUTRANGE_DATA_SHIFT     24
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_OUTRANGE_DATA_DEFAULT   0x00000000

/* AON_HDMI_RX :: EDID_CONTROL :: reserved0 [23:19] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_reserved0_MASK               0x00f80000
#define BCHP_AON_HDMI_RX_EDID_CONTROL_reserved0_SHIFT              19

/* AON_HDMI_RX :: EDID_CONTROL :: FORCE_ACK [18:18] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_FORCE_ACK_MASK               0x00040000
#define BCHP_AON_HDMI_RX_EDID_CONTROL_FORCE_ACK_SHIFT              18
#define BCHP_AON_HDMI_RX_EDID_CONTROL_FORCE_ACK_DEFAULT            0x00000000

/* AON_HDMI_RX :: EDID_CONTROL :: EDID_ENABLE_INC_SB [17:17] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_SB_MASK      0x00020000
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_SB_SHIFT     17
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_SB_DEFAULT   0x00000001

/* AON_HDMI_RX :: EDID_CONTROL :: EDID_ENABLE_INC_BB [16:16] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_BB_MASK      0x00010000
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_BB_SHIFT     16
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_ENABLE_INC_BB_DEFAULT   0x00000001

/* AON_HDMI_RX :: EDID_CONTROL :: reserved1 [15:11] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_reserved1_MASK               0x0000f800
#define BCHP_AON_HDMI_RX_EDID_CONTROL_reserved1_SHIFT              11

/* AON_HDMI_RX :: EDID_CONTROL :: EDID_BLOCK_COUNT [10:08] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_BLOCK_COUNT_MASK        0x00000700
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_BLOCK_COUNT_SHIFT       8
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_BLOCK_COUNT_DEFAULT     0x00000001

/* AON_HDMI_RX :: EDID_CONTROL :: EDID_I2C_ADDR [07:01] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_I2C_ADDR_MASK           0x000000fe
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_I2C_ADDR_SHIFT          1
#define BCHP_AON_HDMI_RX_EDID_CONTROL_EDID_I2C_ADDR_DEFAULT        0x00000050

/* AON_HDMI_RX :: EDID_CONTROL :: ENABLE_EDID_DEVICE [00:00] */
#define BCHP_AON_HDMI_RX_EDID_CONTROL_ENABLE_EDID_DEVICE_MASK      0x00000001
#define BCHP_AON_HDMI_RX_EDID_CONTROL_ENABLE_EDID_DEVICE_SHIFT     0
#define BCHP_AON_HDMI_RX_EDID_CONTROL_ENABLE_EDID_DEVICE_DEFAULT   0x00000001

/***************************************************************************
 *DISPLAYID_CONTROL - DISPLAYID_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_OUTRANGE_DATA [31:24] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_OUTRANGE_DATA_MASK 0xff000000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_OUTRANGE_DATA_SHIFT 24
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_OUTRANGE_DATA_DEFAULT 0x00000000

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: reserved0 [23:18] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved0_MASK          0x00fc0000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved0_SHIFT         18

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_ENABLE_INC_SB [17:17] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_SB_MASK 0x00020000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_SB_SHIFT 17
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_SB_DEFAULT 0x00000000

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_ENABLE_INC_BB [16:16] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_BB_MASK 0x00010000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_BB_SHIFT 16
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_ENABLE_INC_BB_DEFAULT 0x00000001

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: reserved1 [15:15] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved1_MASK          0x00008000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved1_SHIFT         15

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_START_BLOCK [14:12] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_START_BLOCK_MASK 0x00007000
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_START_BLOCK_SHIFT 12
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_START_BLOCK_DEFAULT 0x00000006

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: reserved2 [11:11] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved2_MASK          0x00000800
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_reserved2_SHIFT         11

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_BLOCK_COUNT [10:08] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_BLOCK_COUNT_MASK 0x00000700
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_BLOCK_COUNT_SHIFT 8
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_BLOCK_COUNT_DEFAULT 0x00000001

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: DISPLAYID_I2C_ADDR [07:01] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_I2C_ADDR_MASK 0x000000fe
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_I2C_ADDR_SHIFT 1
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_DISPLAYID_I2C_ADDR_DEFAULT 0x00000052

/* AON_HDMI_RX :: DISPLAYID_CONTROL :: ENABLE_DISPLAYID_DEVICE [00:00] */
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_ENABLE_DISPLAYID_DEVICE_MASK 0x00000001
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_ENABLE_DISPLAYID_DEVICE_SHIFT 0
#define BCHP_AON_HDMI_RX_DISPLAYID_CONTROL_ENABLE_DISPLAYID_DEVICE_DEFAULT 0x00000000

/***************************************************************************
 *EDID_RAM_CONTROL - EDID_RAM_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_RAM_CONTROL :: RBUS_ACCESS_ENABLE [31:31] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_RBUS_ACCESS_ENABLE_MASK  0x80000000
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_RBUS_ACCESS_ENABLE_SHIFT 31
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_RBUS_ACCESS_ENABLE_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: reserved0 [30:26] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_reserved0_MASK           0x7c000000
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_reserved0_SHIFT          26

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: EDID_ACCESS_ADDRESS [25:16] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_ACCESS_ADDRESS_MASK 0x03ff0000
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_ACCESS_ADDRESS_SHIFT 16
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_ACCESS_ADDRESS_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: reserved1 [15:10] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_reserved1_MASK           0x0000fc00
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_reserved1_SHIFT          10

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: EDID_READ_ENABLE [09:09] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_READ_ENABLE_MASK    0x00000200
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_READ_ENABLE_SHIFT   9
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_READ_ENABLE_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: EDID_WRITE_ENABLE [08:08] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_ENABLE_MASK   0x00000100
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_ENABLE_SHIFT  8
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_ENABLE_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_RAM_CONTROL :: EDID_WRITE_DATA [07:00] */
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_DATA_MASK     0x000000ff
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_DATA_SHIFT    0
#define BCHP_AON_HDMI_RX_EDID_RAM_CONTROL_EDID_WRITE_DATA_DEFAULT  0x00000000

/***************************************************************************
 *EDID_STATUS - EDID_STATUS
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_STATUS :: reserved0 [31:24] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved0_MASK                0xff000000
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved0_SHIFT               24

/* AON_HDMI_RX :: EDID_STATUS :: EDID_READ_DATA [23:16] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_EDID_READ_DATA_MASK           0x00ff0000
#define BCHP_AON_HDMI_RX_EDID_STATUS_EDID_READ_DATA_SHIFT          16

/* AON_HDMI_RX :: EDID_STATUS :: reserved1 [15:14] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved1_MASK                0x0000c000
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved1_SHIFT               14

/* AON_HDMI_RX :: EDID_STATUS :: OFF_OUTRANGE [13:13] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_OFF_OUTRANGE_MASK             0x00002000
#define BCHP_AON_HDMI_RX_EDID_STATUS_OFF_OUTRANGE_SHIFT            13

/* AON_HDMI_RX :: EDID_STATUS :: I2C_CLK_ENABLED [12:12] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_I2C_CLK_ENABLED_MASK          0x00001000
#define BCHP_AON_HDMI_RX_EDID_STATUS_I2C_CLK_ENABLED_SHIFT         12

/* AON_HDMI_RX :: EDID_STATUS :: ADDR_MATCH_CONFIG [11:11] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_CONFIG_MASK        0x00000800
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_CONFIG_SHIFT       11

/* AON_HDMI_RX :: EDID_STATUS :: ADDR_MATCH_SEGMENT [10:10] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_SEGMENT_MASK       0x00000400
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_SEGMENT_SHIFT      10

/* AON_HDMI_RX :: EDID_STATUS :: ADDR_MATCH_DISPLAYID [09:09] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_DISPLAYID_MASK     0x00000200
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_DISPLAYID_SHIFT    9

/* AON_HDMI_RX :: EDID_STATUS :: ADDR_MATCH_EDID [08:08] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_EDID_MASK          0x00000100
#define BCHP_AON_HDMI_RX_EDID_STATUS_ADDR_MATCH_EDID_SHIFT         8

/* AON_HDMI_RX :: EDID_STATUS :: reserved2 [07:07] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved2_MASK                0x00000080
#define BCHP_AON_HDMI_RX_EDID_STATUS_reserved2_SHIFT               7

/* AON_HDMI_RX :: EDID_STATUS :: SP_VALUE [06:00] */
#define BCHP_AON_HDMI_RX_EDID_STATUS_SP_VALUE_MASK                 0x0000007f
#define BCHP_AON_HDMI_RX_EDID_STATUS_SP_VALUE_SHIFT                0

/***************************************************************************
 *EDID_I2C_DELAY_CFG - EDID_I2C_DELAY_CFG
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_I2C_DELAY_CFG :: I2C_LPF_FILTER_THRESHOLD [31:24] */
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_LPF_FILTER_THRESHOLD_MASK 0xff000000
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_LPF_FILTER_THRESHOLD_SHIFT 24
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_LPF_FILTER_THRESHOLD_DEFAULT 0x00000008

/* AON_HDMI_RX :: EDID_I2C_DELAY_CFG :: I2C_WRITE_DELAY [23:16] */
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_WRITE_DELAY_MASK   0x00ff0000
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_WRITE_DELAY_SHIFT  16
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_WRITE_DELAY_DEFAULT 0x00000008

/* AON_HDMI_RX :: EDID_I2C_DELAY_CFG :: I2C_HOLD_DELAY [15:08] */
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_HOLD_DELAY_MASK    0x0000ff00
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_HOLD_DELAY_SHIFT   8
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_HOLD_DELAY_DEFAULT 0x00000008

/* AON_HDMI_RX :: EDID_I2C_DELAY_CFG :: I2C_SAMPLE_DELAY [07:00] */
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_MASK  0x000000ff
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_SHIFT 0
#define BCHP_AON_HDMI_RX_EDID_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_DEFAULT 0x00000008

/***************************************************************************
 *EDID_I2C_GEN_START_STOP_CONTROL - EDID_I2C_GEN_START_STOP_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: reserved0 [31:30] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved0_MASK 0xc0000000
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved0_SHIFT 30

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: SDA_DN_DELAY [29:24] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_MASK 0x3f000000
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_SHIFT 24
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: reserved1 [23:22] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved1_MASK 0x00c00000
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved1_SHIFT 22

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: SDA_UP_DELAY [21:16] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_MASK 0x003f0000
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_SHIFT 16
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: reserved2 [15:14] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved2_MASK 0x0000c000
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved2_SHIFT 14

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: SCL_DELAY_STOP [13:08] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_MASK 0x00003f00
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_SHIFT 8
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: reserved3 [07:06] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved3_MASK 0x000000c0
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_reserved3_SHIFT 6

/* AON_HDMI_RX :: EDID_I2C_GEN_START_STOP_CONTROL :: SCL_DELAY_START [05:00] */
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_MASK 0x0000003f
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_SHIFT 0
#define BCHP_AON_HDMI_RX_EDID_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_DEFAULT 0x00000000

/***************************************************************************
 *EDID_I2C_TEST_CONFIG - EDID_I2C_GEN_START_STOP_CONTROL
 ***************************************************************************/
/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: reserved0 [31:06] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_reserved0_MASK       0xffffffc0
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_reserved0_SHIFT      6

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: OFFSET_INC_MODE [05:05] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_OFFSET_INC_MODE_MASK 0x00000020
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_OFFSET_INC_MODE_SHIFT 5
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_OFFSET_INC_MODE_DEFAULT 0x00000001

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: DISABLE_SDA [04:04] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_DISABLE_SDA_MASK     0x00000010
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_DISABLE_SDA_SHIFT    4
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_DISABLE_SDA_DEFAULT  0x00000000

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: ENABLE_TEST_SDA [03:03] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_ENABLE_TEST_SDA_MASK 0x00000008
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_ENABLE_TEST_SDA_SHIFT 3
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_ENABLE_TEST_SDA_DEFAULT 0x00000000

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: TEST_SDA [02:02] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_TEST_SDA_MASK        0x00000004
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_TEST_SDA_SHIFT       2
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_TEST_SDA_DEFAULT     0x00000000

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: MONITOR_SDA [01:01] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_MONITOR_SDA_MASK     0x00000002
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_MONITOR_SDA_SHIFT    1

/* AON_HDMI_RX :: EDID_I2C_TEST_CONFIG :: MONITOR_SCL [00:00] */
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_MONITOR_SCL_MASK     0x00000001
#define BCHP_AON_HDMI_RX_EDID_I2C_TEST_CONFIG_MONITOR_SCL_SHIFT    0

/***************************************************************************
 *I2C_PASS_THROUGH_CONFIG1 - PTHRU_CONFIG1
 ***************************************************************************/
/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG1 :: reserved0 [31:02] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1_reserved0_MASK   0xfffffffc
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1_reserved0_SHIFT  2

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG1 :: MODE [01:00] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1_MODE_MASK        0x00000003
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1_MODE_SHIFT       0
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG1_MODE_DEFAULT     0x00000000

/***************************************************************************
 *I2C_PASS_THROUGH_CONFIG2 - PTHRU_CONFIG2
 ***************************************************************************/
/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: reserved0 [31:31] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_reserved0_MASK   0x80000000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_reserved0_SHIFT  31

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SCL_UP_NO_DELAY [30:30] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_NO_DELAY_MASK 0x40000000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_NO_DELAY_SHIFT 30
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_NO_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_DS_NO_DELAY [29:29] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_NO_DELAY_MASK 0x20000000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_NO_DELAY_SHIFT 29
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_NO_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_UP_NO_DELAY [28:28] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_NO_DELAY_MASK 0x10000000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_NO_DELAY_SHIFT 28
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_NO_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SCL_UP_PIPELINE_DELAY [27:24] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_PIPELINE_DELAY_MASK 0x0f000000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_PIPELINE_DELAY_SHIFT 24
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_PIPELINE_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_DS_PIPELINE_DELAY [23:20] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_PIPELINE_DELAY_MASK 0x00f00000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_PIPELINE_DELAY_SHIFT 20
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_PIPELINE_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_UP_PIPELINE_DELAY [19:16] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_PIPELINE_DELAY_MASK 0x000f0000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_PIPELINE_DELAY_SHIFT 16
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_PIPELINE_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SCL_UP_CELL_DELAY [15:12] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_CELL_DELAY_MASK 0x0000f000
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_CELL_DELAY_SHIFT 12
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SCL_UP_CELL_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_DS_CELL_DELAY [11:08] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_CELL_DELAY_MASK 0x00000f00
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_CELL_DELAY_SHIFT 8
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_DS_CELL_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: SDA_UP_CELL_DELAY [07:04] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_CELL_DELAY_MASK 0x000000f0
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_CELL_DELAY_SHIFT 4
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_SDA_UP_CELL_DELAY_DEFAULT 0x00000000

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: reserved1 [03:01] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_reserved1_MASK   0x0000000e
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_reserved1_SHIFT  1

/* AON_HDMI_RX :: I2C_PASS_THROUGH_CONFIG2 :: EDID_OVERRIDE_ENABLE [00:00] */
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_EDID_OVERRIDE_ENABLE_MASK 0x00000001
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_EDID_OVERRIDE_ENABLE_SHIFT 0
#define BCHP_AON_HDMI_RX_I2C_PASS_THROUGH_CONFIG2_EDID_OVERRIDE_ENABLE_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AON_HDMI_RX_H__ */

/* End of File */
