--
-- Generated by VASY
--
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ram IS
PORT(
  a	: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
  alu_out	: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
  b	: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
  cke	: IN STD_LOGIC;
  i	: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
  r0_from	: IN STD_LOGIC;
  r0_to	: OUT STD_LOGIC;
  r3_from	: IN STD_LOGIC;
  r3_to	: OUT STD_LOGIC;
  ra	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
  rb	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
);
END ram;

ARCHITECTURE RTL OF ram IS
  SIGNAL ab_data_idx_0	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_1	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_10	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_11	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_12	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_13	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_14	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_15	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_2	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_3	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_4	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_5	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_6	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_7	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_8	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL ab_data_idx_9	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL not_a	: STD_LOGIC_VECTOR(0 DOWNTO 0);
  SIGNAL not_ab_data_idx_13	: STD_LOGIC_VECTOR(3 DOWNTO 3);
  SIGNAL not_ab_data_idx_14	: STD_LOGIC_VECTOR(1 DOWNTO 1);
  SIGNAL not_alu_out	: STD_LOGIC_VECTOR(3 DOWNTO 0);
  SIGNAL not_b	: STD_LOGIC_VECTOR(3 DOWNTO 1);
  SIGNAL not_i	: STD_LOGIC_VECTOR(2 DOWNTO 1);
  SIGNAL on12_x1_sig	: STD_LOGIC;
  SIGNAL oa2a22_x2_sig	: STD_LOGIC;
  SIGNAL not_aux9	: STD_LOGIC;
  SIGNAL not_aux81	: STD_LOGIC;
  SIGNAL not_aux8	: STD_LOGIC;
  SIGNAL not_aux79	: STD_LOGIC;
  SIGNAL not_aux77	: STD_LOGIC;
  SIGNAL not_aux76	: STD_LOGIC;
  SIGNAL not_aux74	: STD_LOGIC;
  SIGNAL not_aux72	: STD_LOGIC;
  SIGNAL not_aux69	: STD_LOGIC;
  SIGNAL not_aux68	: STD_LOGIC;
  SIGNAL not_aux66	: STD_LOGIC;
  SIGNAL not_aux65	: STD_LOGIC;
  SIGNAL not_aux63	: STD_LOGIC;
  SIGNAL not_aux62	: STD_LOGIC;
  SIGNAL not_aux61	: STD_LOGIC;
  SIGNAL not_aux59	: STD_LOGIC;
  SIGNAL not_aux58	: STD_LOGIC;
  SIGNAL not_aux56	: STD_LOGIC;
  SIGNAL not_aux55	: STD_LOGIC;
  SIGNAL not_aux52	: STD_LOGIC;
  SIGNAL not_aux50	: STD_LOGIC;
  SIGNAL not_aux5	: STD_LOGIC;
  SIGNAL not_aux48	: STD_LOGIC;
  SIGNAL not_aux47	: STD_LOGIC;
  SIGNAL not_aux45	: STD_LOGIC;
  SIGNAL not_aux43	: STD_LOGIC;
  SIGNAL not_aux40	: STD_LOGIC;
  SIGNAL not_aux4	: STD_LOGIC;
  SIGNAL not_aux39	: STD_LOGIC;
  SIGNAL not_aux38	: STD_LOGIC;
  SIGNAL not_aux31	: STD_LOGIC;
  SIGNAL not_aux30	: STD_LOGIC;
  SIGNAL not_aux3	: STD_LOGIC;
  SIGNAL not_aux29	: STD_LOGIC;
  SIGNAL not_aux22	: STD_LOGIC;
  SIGNAL not_aux21	: STD_LOGIC;
  SIGNAL not_aux20	: STD_LOGIC;
  SIGNAL not_aux136	: STD_LOGIC;
  SIGNAL not_aux135	: STD_LOGIC;
  SIGNAL not_aux134	: STD_LOGIC;
  SIGNAL not_aux133	: STD_LOGIC;
  SIGNAL not_aux132	: STD_LOGIC;
  SIGNAL not_aux131	: STD_LOGIC;
  SIGNAL not_aux130	: STD_LOGIC;
  SIGNAL not_aux13	: STD_LOGIC;
  SIGNAL not_aux129	: STD_LOGIC;
  SIGNAL not_aux128	: STD_LOGIC;
  SIGNAL not_aux127	: STD_LOGIC;
  SIGNAL not_aux126	: STD_LOGIC;
  SIGNAL not_aux125	: STD_LOGIC;
  SIGNAL not_aux124	: STD_LOGIC;
  SIGNAL not_aux123	: STD_LOGIC;
  SIGNAL not_aux122	: STD_LOGIC;
  SIGNAL not_aux121	: STD_LOGIC;
  SIGNAL not_aux120	: STD_LOGIC;
  SIGNAL not_aux119	: STD_LOGIC;
  SIGNAL not_aux118	: STD_LOGIC;
  SIGNAL not_aux117	: STD_LOGIC;
  SIGNAL not_aux116	: STD_LOGIC;
  SIGNAL not_aux115	: STD_LOGIC;
  SIGNAL not_aux114	: STD_LOGIC;
  SIGNAL not_aux113	: STD_LOGIC;
  SIGNAL not_aux11	: STD_LOGIC;
  SIGNAL not_aux107	: STD_LOGIC;
  SIGNAL not_aux10	: STD_LOGIC;
  SIGNAL noa2a2a2a24_x1_sig	: STD_LOGIC;
  SIGNAL noa2a2a2a24_x1_4_sig	: STD_LOGIC;
  SIGNAL noa2a2a2a24_x1_3_sig	: STD_LOGIC;
  SIGNAL noa2a2a2a24_x1_2_sig	: STD_LOGIC;
  SIGNAL noa2a2a23_x1_sig	: STD_LOGIC;
  SIGNAL noa2a2a23_x1_4_sig	: STD_LOGIC;
  SIGNAL noa2a2a23_x1_3_sig	: STD_LOGIC;
  SIGNAL noa2a2a23_x1_2_sig	: STD_LOGIC;
  SIGNAL noa22_x1_sig	: STD_LOGIC;
  SIGNAL noa22_x1_4_sig	: STD_LOGIC;
  SIGNAL noa22_x1_3_sig	: STD_LOGIC;
  SIGNAL noa22_x1_2_sig	: STD_LOGIC;
  SIGNAL no4_x1_sig	: STD_LOGIC;
  SIGNAL no4_x1_4_sig	: STD_LOGIC;
  SIGNAL no4_x1_3_sig	: STD_LOGIC;
  SIGNAL no4_x1_2_sig	: STD_LOGIC;
  SIGNAL no3_x1_sig	: STD_LOGIC;
  SIGNAL no3_x1_9_sig	: STD_LOGIC;
  SIGNAL no3_x1_8_sig	: STD_LOGIC;
  SIGNAL no3_x1_7_sig	: STD_LOGIC;
  SIGNAL no3_x1_6_sig	: STD_LOGIC;
  SIGNAL no3_x1_5_sig	: STD_LOGIC;
  SIGNAL no3_x1_4_sig	: STD_LOGIC;
  SIGNAL no3_x1_3_sig	: STD_LOGIC;
  SIGNAL no3_x1_36_sig	: STD_LOGIC;
  SIGNAL no3_x1_35_sig	: STD_LOGIC;
  SIGNAL no3_x1_34_sig	: STD_LOGIC;
  SIGNAL no3_x1_33_sig	: STD_LOGIC;
  SIGNAL no3_x1_32_sig	: STD_LOGIC;
  SIGNAL no3_x1_31_sig	: STD_LOGIC;
  SIGNAL no3_x1_30_sig	: STD_LOGIC;
  SIGNAL no3_x1_2_sig	: STD_LOGIC;
  SIGNAL no3_x1_29_sig	: STD_LOGIC;
  SIGNAL no3_x1_28_sig	: STD_LOGIC;
  SIGNAL no3_x1_27_sig	: STD_LOGIC;
  SIGNAL no3_x1_26_sig	: STD_LOGIC;
  SIGNAL no3_x1_25_sig	: STD_LOGIC;
  SIGNAL no3_x1_24_sig	: STD_LOGIC;
  SIGNAL no3_x1_23_sig	: STD_LOGIC;
  SIGNAL no3_x1_22_sig	: STD_LOGIC;
  SIGNAL no3_x1_21_sig	: STD_LOGIC;
  SIGNAL no3_x1_20_sig	: STD_LOGIC;
  SIGNAL no3_x1_19_sig	: STD_LOGIC;
  SIGNAL no3_x1_18_sig	: STD_LOGIC;
  SIGNAL no3_x1_17_sig	: STD_LOGIC;
  SIGNAL no3_x1_16_sig	: STD_LOGIC;
  SIGNAL no3_x1_15_sig	: STD_LOGIC;
  SIGNAL no3_x1_14_sig	: STD_LOGIC;
  SIGNAL no3_x1_13_sig	: STD_LOGIC;
  SIGNAL no3_x1_12_sig	: STD_LOGIC;
  SIGNAL no3_x1_11_sig	: STD_LOGIC;
  SIGNAL no3_x1_10_sig	: STD_LOGIC;
  SIGNAL no2_x1_sig	: STD_LOGIC;
  SIGNAL no2_x1_9_sig	: STD_LOGIC;
  SIGNAL no2_x1_8_sig	: STD_LOGIC;
  SIGNAL no2_x1_7_sig	: STD_LOGIC;
  SIGNAL no2_x1_6_sig	: STD_LOGIC;
  SIGNAL no2_x1_5_sig	: STD_LOGIC;
  SIGNAL no2_x1_4_sig	: STD_LOGIC;
  SIGNAL no2_x1_3_sig	: STD_LOGIC;
  SIGNAL no2_x1_38_sig	: STD_LOGIC;
  SIGNAL no2_x1_37_sig	: STD_LOGIC;
  SIGNAL no2_x1_36_sig	: STD_LOGIC;
  SIGNAL no2_x1_35_sig	: STD_LOGIC;
  SIGNAL no2_x1_34_sig	: STD_LOGIC;
  SIGNAL no2_x1_33_sig	: STD_LOGIC;
  SIGNAL no2_x1_32_sig	: STD_LOGIC;
  SIGNAL no2_x1_31_sig	: STD_LOGIC;
  SIGNAL no2_x1_30_sig	: STD_LOGIC;
  SIGNAL no2_x1_2_sig	: STD_LOGIC;
  SIGNAL no2_x1_29_sig	: STD_LOGIC;
  SIGNAL no2_x1_28_sig	: STD_LOGIC;
  SIGNAL no2_x1_27_sig	: STD_LOGIC;
  SIGNAL no2_x1_26_sig	: STD_LOGIC;
  SIGNAL no2_x1_25_sig	: STD_LOGIC;
  SIGNAL no2_x1_24_sig	: STD_LOGIC;
  SIGNAL no2_x1_23_sig	: STD_LOGIC;
  SIGNAL no2_x1_22_sig	: STD_LOGIC;
  SIGNAL no2_x1_21_sig	: STD_LOGIC;
  SIGNAL no2_x1_20_sig	: STD_LOGIC;
  SIGNAL no2_x1_19_sig	: STD_LOGIC;
  SIGNAL no2_x1_18_sig	: STD_LOGIC;
  SIGNAL no2_x1_17_sig	: STD_LOGIC;
  SIGNAL no2_x1_16_sig	: STD_LOGIC;
  SIGNAL no2_x1_15_sig	: STD_LOGIC;
  SIGNAL no2_x1_14_sig	: STD_LOGIC;
  SIGNAL no2_x1_13_sig	: STD_LOGIC;
  SIGNAL no2_x1_12_sig	: STD_LOGIC;
  SIGNAL no2_x1_11_sig	: STD_LOGIC;
  SIGNAL no2_x1_10_sig	: STD_LOGIC;
  SIGNAL nao2o22_x1_sig	: STD_LOGIC;
  SIGNAL na3_x1_sig	: STD_LOGIC;
  SIGNAL na3_x1_9_sig	: STD_LOGIC;
  SIGNAL na3_x1_8_sig	: STD_LOGIC;
  SIGNAL na3_x1_7_sig	: STD_LOGIC;
  SIGNAL na3_x1_6_sig	: STD_LOGIC;
  SIGNAL na3_x1_5_sig	: STD_LOGIC;
  SIGNAL na3_x1_57_sig	: STD_LOGIC;
  SIGNAL na3_x1_56_sig	: STD_LOGIC;
  SIGNAL na3_x1_55_sig	: STD_LOGIC;
  SIGNAL na3_x1_54_sig	: STD_LOGIC;
  SIGNAL na3_x1_53_sig	: STD_LOGIC;
  SIGNAL na3_x1_52_sig	: STD_LOGIC;
  SIGNAL na3_x1_51_sig	: STD_LOGIC;
  SIGNAL na3_x1_50_sig	: STD_LOGIC;
  SIGNAL na3_x1_4_sig	: STD_LOGIC;
  SIGNAL na3_x1_49_sig	: STD_LOGIC;
  SIGNAL na3_x1_48_sig	: STD_LOGIC;
  SIGNAL na3_x1_47_sig	: STD_LOGIC;
  SIGNAL na3_x1_46_sig	: STD_LOGIC;
  SIGNAL na3_x1_45_sig	: STD_LOGIC;
  SIGNAL na3_x1_44_sig	: STD_LOGIC;
  SIGNAL na3_x1_43_sig	: STD_LOGIC;
  SIGNAL na3_x1_42_sig	: STD_LOGIC;
  SIGNAL na3_x1_41_sig	: STD_LOGIC;
  SIGNAL na3_x1_40_sig	: STD_LOGIC;
  SIGNAL na3_x1_3_sig	: STD_LOGIC;
  SIGNAL na3_x1_39_sig	: STD_LOGIC;
  SIGNAL na3_x1_38_sig	: STD_LOGIC;
  SIGNAL na3_x1_37_sig	: STD_LOGIC;
  SIGNAL na3_x1_36_sig	: STD_LOGIC;
  SIGNAL na3_x1_35_sig	: STD_LOGIC;
  SIGNAL na3_x1_34_sig	: STD_LOGIC;
  SIGNAL na3_x1_33_sig	: STD_LOGIC;
  SIGNAL na3_x1_32_sig	: STD_LOGIC;
  SIGNAL na3_x1_31_sig	: STD_LOGIC;
  SIGNAL na3_x1_30_sig	: STD_LOGIC;
  SIGNAL na3_x1_2_sig	: STD_LOGIC;
  SIGNAL na3_x1_29_sig	: STD_LOGIC;
  SIGNAL na3_x1_28_sig	: STD_LOGIC;
  SIGNAL na3_x1_27_sig	: STD_LOGIC;
  SIGNAL na3_x1_26_sig	: STD_LOGIC;
  SIGNAL na3_x1_25_sig	: STD_LOGIC;
  SIGNAL na3_x1_24_sig	: STD_LOGIC;
  SIGNAL na3_x1_23_sig	: STD_LOGIC;
  SIGNAL na3_x1_22_sig	: STD_LOGIC;
  SIGNAL na3_x1_21_sig	: STD_LOGIC;
  SIGNAL na3_x1_20_sig	: STD_LOGIC;
  SIGNAL na3_x1_19_sig	: STD_LOGIC;
  SIGNAL na3_x1_18_sig	: STD_LOGIC;
  SIGNAL na3_x1_17_sig	: STD_LOGIC;
  SIGNAL na3_x1_16_sig	: STD_LOGIC;
  SIGNAL na3_x1_15_sig	: STD_LOGIC;
  SIGNAL na3_x1_14_sig	: STD_LOGIC;
  SIGNAL na3_x1_13_sig	: STD_LOGIC;
  SIGNAL na3_x1_12_sig	: STD_LOGIC;
  SIGNAL na3_x1_11_sig	: STD_LOGIC;
  SIGNAL na3_x1_10_sig	: STD_LOGIC;
  SIGNAL na2_x1_sig	: STD_LOGIC;
  SIGNAL na2_x1_7_sig	: STD_LOGIC;
  SIGNAL na2_x1_6_sig	: STD_LOGIC;
  SIGNAL na2_x1_5_sig	: STD_LOGIC;
  SIGNAL na2_x1_4_sig	: STD_LOGIC;
  SIGNAL na2_x1_3_sig	: STD_LOGIC;
  SIGNAL na2_x1_2_sig	: STD_LOGIC;
  SIGNAL inv_x2_sig	: STD_LOGIC;
  SIGNAL inv_x2_9_sig	: STD_LOGIC;
  SIGNAL inv_x2_8_sig	: STD_LOGIC;
  SIGNAL inv_x2_7_sig	: STD_LOGIC;
  SIGNAL inv_x2_78_sig	: STD_LOGIC;
  SIGNAL inv_x2_77_sig	: STD_LOGIC;
  SIGNAL inv_x2_76_sig	: STD_LOGIC;
  SIGNAL inv_x2_75_sig	: STD_LOGIC;
  SIGNAL inv_x2_74_sig	: STD_LOGIC;
  SIGNAL inv_x2_73_sig	: STD_LOGIC;
  SIGNAL inv_x2_72_sig	: STD_LOGIC;
  SIGNAL inv_x2_71_sig	: STD_LOGIC;
  SIGNAL inv_x2_70_sig	: STD_LOGIC;
  SIGNAL inv_x2_6_sig	: STD_LOGIC;
  SIGNAL inv_x2_69_sig	: STD_LOGIC;
  SIGNAL inv_x2_68_sig	: STD_LOGIC;
  SIGNAL inv_x2_67_sig	: STD_LOGIC;
  SIGNAL inv_x2_66_sig	: STD_LOGIC;
  SIGNAL inv_x2_65_sig	: STD_LOGIC;
  SIGNAL inv_x2_64_sig	: STD_LOGIC;
  SIGNAL inv_x2_63_sig	: STD_LOGIC;
  SIGNAL inv_x2_62_sig	: STD_LOGIC;
  SIGNAL inv_x2_61_sig	: STD_LOGIC;
  SIGNAL inv_x2_60_sig	: STD_LOGIC;
  SIGNAL inv_x2_5_sig	: STD_LOGIC;
  SIGNAL inv_x2_59_sig	: STD_LOGIC;
  SIGNAL inv_x2_58_sig	: STD_LOGIC;
  SIGNAL inv_x2_57_sig	: STD_LOGIC;
  SIGNAL inv_x2_56_sig	: STD_LOGIC;
  SIGNAL inv_x2_55_sig	: STD_LOGIC;
  SIGNAL inv_x2_54_sig	: STD_LOGIC;
  SIGNAL inv_x2_53_sig	: STD_LOGIC;
  SIGNAL inv_x2_52_sig	: STD_LOGIC;
  SIGNAL inv_x2_51_sig	: STD_LOGIC;
  SIGNAL inv_x2_50_sig	: STD_LOGIC;
  SIGNAL inv_x2_4_sig	: STD_LOGIC;
  SIGNAL inv_x2_49_sig	: STD_LOGIC;
  SIGNAL inv_x2_48_sig	: STD_LOGIC;
  SIGNAL inv_x2_47_sig	: STD_LOGIC;
  SIGNAL inv_x2_46_sig	: STD_LOGIC;
  SIGNAL inv_x2_45_sig	: STD_LOGIC;
  SIGNAL inv_x2_44_sig	: STD_LOGIC;
  SIGNAL inv_x2_43_sig	: STD_LOGIC;
  SIGNAL inv_x2_42_sig	: STD_LOGIC;
  SIGNAL inv_x2_41_sig	: STD_LOGIC;
  SIGNAL inv_x2_40_sig	: STD_LOGIC;
  SIGNAL inv_x2_3_sig	: STD_LOGIC;
  SIGNAL inv_x2_39_sig	: STD_LOGIC;
  SIGNAL inv_x2_38_sig	: STD_LOGIC;
  SIGNAL inv_x2_37_sig	: STD_LOGIC;
  SIGNAL inv_x2_36_sig	: STD_LOGIC;
  SIGNAL inv_x2_35_sig	: STD_LOGIC;
  SIGNAL inv_x2_34_sig	: STD_LOGIC;
  SIGNAL inv_x2_33_sig	: STD_LOGIC;
  SIGNAL inv_x2_32_sig	: STD_LOGIC;
  SIGNAL inv_x2_31_sig	: STD_LOGIC;
  SIGNAL inv_x2_30_sig	: STD_LOGIC;
  SIGNAL inv_x2_2_sig	: STD_LOGIC;
  SIGNAL inv_x2_29_sig	: STD_LOGIC;
  SIGNAL inv_x2_28_sig	: STD_LOGIC;
  SIGNAL inv_x2_27_sig	: STD_LOGIC;
  SIGNAL inv_x2_26_sig	: STD_LOGIC;
  SIGNAL inv_x2_25_sig	: STD_LOGIC;
  SIGNAL inv_x2_24_sig	: STD_LOGIC;
  SIGNAL inv_x2_23_sig	: STD_LOGIC;
  SIGNAL inv_x2_22_sig	: STD_LOGIC;
  SIGNAL inv_x2_21_sig	: STD_LOGIC;
  SIGNAL inv_x2_20_sig	: STD_LOGIC;
  SIGNAL inv_x2_19_sig	: STD_LOGIC;
  SIGNAL inv_x2_18_sig	: STD_LOGIC;
  SIGNAL inv_x2_17_sig	: STD_LOGIC;
  SIGNAL inv_x2_16_sig	: STD_LOGIC;
  SIGNAL inv_x2_15_sig	: STD_LOGIC;
  SIGNAL inv_x2_14_sig	: STD_LOGIC;
  SIGNAL inv_x2_13_sig	: STD_LOGIC;
  SIGNAL inv_x2_12_sig	: STD_LOGIC;
  SIGNAL inv_x2_11_sig	: STD_LOGIC;
  SIGNAL inv_x2_10_sig	: STD_LOGIC;
  SIGNAL aux99	: STD_LOGIC;
  SIGNAL aux97	: STD_LOGIC;
  SIGNAL aux96	: STD_LOGIC;
  SIGNAL aux95	: STD_LOGIC;
  SIGNAL aux94	: STD_LOGIC;
  SIGNAL aux93	: STD_LOGIC;
  SIGNAL aux92	: STD_LOGIC;
  SIGNAL aux90	: STD_LOGIC;
  SIGNAL aux89	: STD_LOGIC;
  SIGNAL aux88	: STD_LOGIC;
  SIGNAL aux87	: STD_LOGIC;
  SIGNAL aux86	: STD_LOGIC;
  SIGNAL aux85	: STD_LOGIC;
  SIGNAL aux83	: STD_LOGIC;
  SIGNAL aux82	: STD_LOGIC;
  SIGNAL aux80	: STD_LOGIC;
  SIGNAL aux78	: STD_LOGIC;
  SIGNAL aux75	: STD_LOGIC;
  SIGNAL aux71	: STD_LOGIC;
  SIGNAL aux70	: STD_LOGIC;
  SIGNAL aux68	: STD_LOGIC;
  SIGNAL aux67	: STD_LOGIC;
  SIGNAL aux64	: STD_LOGIC;
  SIGNAL aux60	: STD_LOGIC;
  SIGNAL aux54	: STD_LOGIC;
  SIGNAL aux53	: STD_LOGIC;
  SIGNAL aux51	: STD_LOGIC;
  SIGNAL aux49	: STD_LOGIC;
  SIGNAL aux46	: STD_LOGIC;
  SIGNAL aux42	: STD_LOGIC;
  SIGNAL aux41	: STD_LOGIC;
  SIGNAL aux32	: STD_LOGIC;
  SIGNAL aux23	: STD_LOGIC;
  SIGNAL aux144	: STD_LOGIC;
  SIGNAL aux143	: STD_LOGIC;
  SIGNAL aux142	: STD_LOGIC;
  SIGNAL aux141	: STD_LOGIC;
  SIGNAL aux140	: STD_LOGIC;
  SIGNAL aux14	: STD_LOGIC;
  SIGNAL aux139	: STD_LOGIC;
  SIGNAL aux138	: STD_LOGIC;
  SIGNAL aux137	: STD_LOGIC;
  SIGNAL aux136	: STD_LOGIC;
  SIGNAL aux135	: STD_LOGIC;
  SIGNAL aux134	: STD_LOGIC;
  SIGNAL aux133	: STD_LOGIC;
  SIGNAL aux132	: STD_LOGIC;
  SIGNAL aux130	: STD_LOGIC;
  SIGNAL aux128	: STD_LOGIC;
  SIGNAL aux126	: STD_LOGIC;
  SIGNAL aux124	: STD_LOGIC;
  SIGNAL aux123	: STD_LOGIC;
  SIGNAL aux121	: STD_LOGIC;
  SIGNAL aux120	: STD_LOGIC;
  SIGNAL aux12	: STD_LOGIC;
  SIGNAL aux118	: STD_LOGIC;
  SIGNAL aux117	: STD_LOGIC;
  SIGNAL aux115	: STD_LOGIC;
  SIGNAL aux114	: STD_LOGIC;
  SIGNAL aux112	: STD_LOGIC;
  SIGNAL aux111	: STD_LOGIC;
  SIGNAL aux110	: STD_LOGIC;
  SIGNAL aux109	: STD_LOGIC;
  SIGNAL aux108	: STD_LOGIC;
  SIGNAL aux107	: STD_LOGIC;
  SIGNAL aux105	: STD_LOGIC;
  SIGNAL aux103	: STD_LOGIC;
  SIGNAL aux102	: STD_LOGIC;
  SIGNAL aux101	: STD_LOGIC;
  SIGNAL aux100	: STD_LOGIC;
  SIGNAL aux0	: STD_LOGIC;
  SIGNAL ao2o22_x2_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_9_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_8_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_7_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_6_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_61_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_60_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_5_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_59_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_58_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_57_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_56_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_55_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_54_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_53_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_52_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_51_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_50_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_4_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_49_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_48_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_47_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_46_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_45_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_44_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_43_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_42_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_41_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_40_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_3_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_39_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_38_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_37_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_36_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_35_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_34_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_33_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_32_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_31_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_30_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_2_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_29_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_28_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_27_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_26_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_25_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_24_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_23_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_22_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_21_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_20_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_19_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_18_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_17_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_16_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_15_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_14_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_13_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_12_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_11_sig	: STD_LOGIC;
  SIGNAL ao2o22_x2_10_sig	: STD_LOGIC;
  SIGNAL ao22_x2_sig	: STD_LOGIC;
  SIGNAL an12_x1_sig	: STD_LOGIC;
  SIGNAL a4_x2_sig	: STD_LOGIC;
  SIGNAL a4_x2_8_sig	: STD_LOGIC;
  SIGNAL a4_x2_7_sig	: STD_LOGIC;
  SIGNAL a4_x2_6_sig	: STD_LOGIC;
  SIGNAL a4_x2_5_sig	: STD_LOGIC;
  SIGNAL a4_x2_4_sig	: STD_LOGIC;
  SIGNAL a4_x2_3_sig	: STD_LOGIC;
  SIGNAL a4_x2_2_sig	: STD_LOGIC;
  SIGNAL a3_x2_sig	: STD_LOGIC;
  SIGNAL a3_x2_9_sig	: STD_LOGIC;
  SIGNAL a3_x2_8_sig	: STD_LOGIC;
  SIGNAL a3_x2_7_sig	: STD_LOGIC;
  SIGNAL a3_x2_6_sig	: STD_LOGIC;
  SIGNAL a3_x2_5_sig	: STD_LOGIC;
  SIGNAL a3_x2_4_sig	: STD_LOGIC;
  SIGNAL a3_x2_3_sig	: STD_LOGIC;
  SIGNAL a3_x2_2_sig	: STD_LOGIC;
  SIGNAL a3_x2_19_sig	: STD_LOGIC;
  SIGNAL a3_x2_18_sig	: STD_LOGIC;
  SIGNAL a3_x2_17_sig	: STD_LOGIC;
  SIGNAL a3_x2_16_sig	: STD_LOGIC;
  SIGNAL a3_x2_15_sig	: STD_LOGIC;
  SIGNAL a3_x2_14_sig	: STD_LOGIC;
  SIGNAL a3_x2_13_sig	: STD_LOGIC;
  SIGNAL a3_x2_12_sig	: STD_LOGIC;
  SIGNAL a3_x2_11_sig	: STD_LOGIC;
  SIGNAL a3_x2_10_sig	: STD_LOGIC;
  SIGNAL a2_x2_sig	: STD_LOGIC;
  SIGNAL a2_x2_9_sig	: STD_LOGIC;
  SIGNAL a2_x2_8_sig	: STD_LOGIC;
  SIGNAL a2_x2_7_sig	: STD_LOGIC;
  SIGNAL a2_x2_6_sig	: STD_LOGIC;
  SIGNAL a2_x2_5_sig	: STD_LOGIC;
  SIGNAL a2_x2_4_sig	: STD_LOGIC;
  SIGNAL a2_x2_3_sig	: STD_LOGIC;
  SIGNAL a2_x2_2_sig	: STD_LOGIC;
  SIGNAL a2_x2_14_sig	: STD_LOGIC;
  SIGNAL a2_x2_13_sig	: STD_LOGIC;
  SIGNAL a2_x2_12_sig	: STD_LOGIC;
  SIGNAL a2_x2_11_sig	: STD_LOGIC;
  SIGNAL a2_x2_10_sig	: STD_LOGIC;

  COMPONENT ts_x8
  PORT(
  cmd	: IN STD_LOGIC;
  i	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT no2_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT a2_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT na3_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT a4_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT noa2a2a2a24_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  i4	: IN STD_LOGIC;
  i5	: IN STD_LOGIC;
  i6	: IN STD_LOGIC;
  i7	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT a3_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT noa2a2a23_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  i4	: IN STD_LOGIC;
  i5	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT noa22_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT na4_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT no3_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT inv_x2
  PORT(
  i	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT no4_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT sff1_x4
  PORT(
  ck	: IN STD_LOGIC;
  i	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT ao2o22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT nao2o22_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT na2_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT oa2a22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  i3	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT an12_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT ao22_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT o3_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT o2_x2
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT nao22_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  i2	: IN STD_LOGIC;
  nq	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

  COMPONENT on12_x1
  PORT(
  i0	: IN STD_LOGIC;
  i1	: IN STD_LOGIC;
  q	: OUT STD_LOGIC;
  vdd	: IN STD_LOGIC;
  vss	: IN STD_LOGIC
   );
  END COMPONENT;

BEGIN
  r0_to_ins : ts_x8
  PORT MAP (
    cmd => no2_x1_38_sig,
    i => alu_out(0),
    q => r0_to,
    vdd => vdd,
    vss => vss
  );
  no2_x1_38_ins : no2_x1
  PORT MAP (
    i0 => i(1),
    i1 => not_i(2),
    nq => no2_x1_38_sig,
    vdd => vdd,
    vss => vss
  );
  r3_to_ins : ts_x8
  PORT MAP (
    cmd => a2_x2_14_sig,
    i => alu_out(3),
    q => r3_to,
    vdd => vdd,
    vss => vss
  );
  a2_x2_14_ins : a2_x2
  PORT MAP (
    i0 => i(2),
    i1 => i(1),
    q => a2_x2_14_sig,
    vdd => vdd,
    vss => vss
  );
  ra_3_ins : na3_x1
  PORT MAP (
    i0 => a4_x2_8_sig,
    i1 => a2_x2_12_sig,
    i2 => a3_x2_18_sig,
    nq => ra(3),
    vdd => vdd,
    vss => vss
  );
  a4_x2_8_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_57_sig,
    i1 => na3_x1_56_sig,
    i2 => na3_x1_55_sig,
    i3 => na3_x1_54_sig,
    q => a4_x2_8_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_57_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_2(3),
    i2 => aux121,
    nq => na3_x1_57_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_56_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_0(3),
    i2 => aux124,
    nq => na3_x1_56_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_55_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_11(3),
    i2 => aux114,
    nq => na3_x1_55_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_54_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_8(3),
    i2 => aux118,
    nq => na3_x1_54_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_12_ins : a2_x2
  PORT MAP (
    i0 => noa2a2a2a24_x1_4_sig,
    i1 => a2_x2_13_sig,
    q => a2_x2_12_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a2a24_x1_4_ins : noa2a2a2a24_x1
  PORT MAP (
    i0 => ab_data_idx_5(3),
    i1 => no2_x1_37_sig,
    i2 => ab_data_idx_6(3),
    i3 => no2_x1_36_sig,
    i4 => no2_x1_35_sig,
    i5 => ab_data_idx_4(3),
    i6 => ab_data_idx_7(3),
    i7 => no2_x1_34_sig,
    nq => noa2a2a2a24_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_37_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux123,
    nq => no2_x1_37_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_36_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux121,
    nq => no2_x1_36_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_35_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux124,
    nq => no2_x1_35_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_34_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux120,
    nq => no2_x1_34_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_13_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_53_sig,
    i1 => na3_x1_52_sig,
    q => a2_x2_13_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_53_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_3(3),
    i2 => aux120,
    nq => na3_x1_53_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_52_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_9(3),
    i2 => aux117,
    nq => na3_x1_52_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_18_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_51_sig,
    i1 => noa2a2a23_x1_4_sig,
    i2 => noa22_x1_4_sig,
    q => a3_x2_18_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_51_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_10(3),
    i2 => aux115,
    nq => na3_x1_51_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a23_x1_4_ins : noa2a2a23_x1
  PORT MAP (
    i0 => ab_data_idx_14(3),
    i1 => no2_x1_33_sig,
    i2 => no2_x1_32_sig,
    i3 => ab_data_idx_12(3),
    i4 => ab_data_idx_15(3),
    i5 => no2_x1_31_sig,
    nq => noa2a2a23_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_33_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux115,
    nq => no2_x1_33_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_32_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux118,
    nq => no2_x1_32_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_31_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux114,
    nq => no2_x1_31_sig,
    vdd => vdd,
    vss => vss
  );
  noa22_x1_4_ins : noa22_x1
  PORT MAP (
    i0 => ab_data_idx_13(3),
    i1 => no2_x1_30_sig,
    i2 => a3_x2_19_sig,
    nq => noa22_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_30_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux117,
    nq => no2_x1_30_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_19_ins : a3_x2
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_1(3),
    i2 => aux123,
    q => a3_x2_19_sig,
    vdd => vdd,
    vss => vss
  );
  ra_2_ins : na3_x1
  PORT MAP (
    i0 => a4_x2_7_sig,
    i1 => a2_x2_10_sig,
    i2 => a3_x2_16_sig,
    nq => ra(2),
    vdd => vdd,
    vss => vss
  );
  a4_x2_7_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_50_sig,
    i1 => na3_x1_49_sig,
    i2 => na3_x1_48_sig,
    i3 => na3_x1_47_sig,
    q => a4_x2_7_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_50_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_2(2),
    i2 => aux121,
    nq => na3_x1_50_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_49_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_0(2),
    i2 => aux124,
    nq => na3_x1_49_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_48_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_11(2),
    i2 => aux114,
    nq => na3_x1_48_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_47_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_8(2),
    i2 => aux118,
    nq => na3_x1_47_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_10_ins : a2_x2
  PORT MAP (
    i0 => noa2a2a2a24_x1_3_sig,
    i1 => a2_x2_11_sig,
    q => a2_x2_10_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a2a24_x1_3_ins : noa2a2a2a24_x1
  PORT MAP (
    i0 => ab_data_idx_5(2),
    i1 => no2_x1_29_sig,
    i2 => ab_data_idx_6(2),
    i3 => no2_x1_28_sig,
    i4 => no2_x1_27_sig,
    i5 => ab_data_idx_4(2),
    i6 => ab_data_idx_7(2),
    i7 => no2_x1_26_sig,
    nq => noa2a2a2a24_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_29_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux123,
    nq => no2_x1_29_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_28_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux121,
    nq => no2_x1_28_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_27_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux124,
    nq => no2_x1_27_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_26_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux120,
    nq => no2_x1_26_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_11_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_46_sig,
    i1 => na3_x1_45_sig,
    q => a2_x2_11_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_46_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_3(2),
    i2 => aux120,
    nq => na3_x1_46_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_45_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_9(2),
    i2 => aux117,
    nq => na3_x1_45_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_16_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_44_sig,
    i1 => noa2a2a23_x1_3_sig,
    i2 => noa22_x1_3_sig,
    q => a3_x2_16_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_44_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_10(2),
    i2 => aux115,
    nq => na3_x1_44_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a23_x1_3_ins : noa2a2a23_x1
  PORT MAP (
    i0 => ab_data_idx_13(2),
    i1 => no2_x1_25_sig,
    i2 => no2_x1_24_sig,
    i3 => ab_data_idx_12(2),
    i4 => ab_data_idx_14(2),
    i5 => no2_x1_23_sig,
    nq => noa2a2a23_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_25_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux117,
    nq => no2_x1_25_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_24_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux118,
    nq => no2_x1_24_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_23_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux115,
    nq => no2_x1_23_sig,
    vdd => vdd,
    vss => vss
  );
  noa22_x1_3_ins : noa22_x1
  PORT MAP (
    i0 => ab_data_idx_15(2),
    i1 => no2_x1_22_sig,
    i2 => a3_x2_17_sig,
    nq => noa22_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_22_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux114,
    nq => no2_x1_22_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_17_ins : a3_x2
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_1(2),
    i2 => aux123,
    q => a3_x2_17_sig,
    vdd => vdd,
    vss => vss
  );
  ra_1_ins : na3_x1
  PORT MAP (
    i0 => a4_x2_6_sig,
    i1 => a2_x2_8_sig,
    i2 => a3_x2_14_sig,
    nq => ra(1),
    vdd => vdd,
    vss => vss
  );
  a4_x2_6_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_43_sig,
    i1 => na3_x1_42_sig,
    i2 => na3_x1_41_sig,
    i3 => na3_x1_40_sig,
    q => a4_x2_6_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_43_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_2(1),
    i2 => aux121,
    nq => na3_x1_43_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_42_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_0(1),
    i2 => aux124,
    nq => na3_x1_42_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_41_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_11(1),
    i2 => aux114,
    nq => na3_x1_41_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_40_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_8(1),
    i2 => aux118,
    nq => na3_x1_40_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_8_ins : a2_x2
  PORT MAP (
    i0 => noa2a2a2a24_x1_2_sig,
    i1 => a2_x2_9_sig,
    q => a2_x2_8_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a2a24_x1_2_ins : noa2a2a2a24_x1
  PORT MAP (
    i0 => ab_data_idx_5(1),
    i1 => no2_x1_21_sig,
    i2 => ab_data_idx_6(1),
    i3 => no2_x1_20_sig,
    i4 => no2_x1_19_sig,
    i5 => ab_data_idx_4(1),
    i6 => ab_data_idx_7(1),
    i7 => no2_x1_18_sig,
    nq => noa2a2a2a24_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_21_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux123,
    nq => no2_x1_21_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_20_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux121,
    nq => no2_x1_20_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_19_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux124,
    nq => no2_x1_19_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_18_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux120,
    nq => no2_x1_18_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_9_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_39_sig,
    i1 => na3_x1_38_sig,
    q => a2_x2_9_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_39_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_3(1),
    i2 => aux120,
    nq => na3_x1_39_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_38_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_9(1),
    i2 => aux117,
    nq => na3_x1_38_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_14_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_37_sig,
    i1 => noa2a2a23_x1_2_sig,
    i2 => noa22_x1_2_sig,
    q => a3_x2_14_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_37_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_10(1),
    i2 => aux115,
    nq => na3_x1_37_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a23_x1_2_ins : noa2a2a23_x1
  PORT MAP (
    i0 => ab_data_idx_13(1),
    i1 => no2_x1_17_sig,
    i2 => no2_x1_16_sig,
    i3 => ab_data_idx_12(1),
    i4 => ab_data_idx_15(1),
    i5 => no2_x1_15_sig,
    nq => noa2a2a23_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_17_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux117,
    nq => no2_x1_17_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_16_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux118,
    nq => no2_x1_16_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_15_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux114,
    nq => no2_x1_15_sig,
    vdd => vdd,
    vss => vss
  );
  noa22_x1_2_ins : noa22_x1
  PORT MAP (
    i0 => ab_data_idx_14(1),
    i1 => no2_x1_14_sig,
    i2 => a3_x2_15_sig,
    nq => noa22_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_14_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux115,
    nq => no2_x1_14_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_15_ins : a3_x2
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_1(1),
    i2 => aux123,
    q => a3_x2_15_sig,
    vdd => vdd,
    vss => vss
  );
  ra_0_ins : na3_x1
  PORT MAP (
    i0 => a4_x2_5_sig,
    i1 => a2_x2_6_sig,
    i2 => a3_x2_12_sig,
    nq => ra(0),
    vdd => vdd,
    vss => vss
  );
  a4_x2_5_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_36_sig,
    i1 => na3_x1_35_sig,
    i2 => na3_x1_34_sig,
    i3 => na3_x1_33_sig,
    q => a4_x2_5_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_36_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_2(0),
    i2 => aux121,
    nq => na3_x1_36_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_35_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_0(0),
    i2 => aux124,
    nq => na3_x1_35_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_34_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_11(0),
    i2 => aux114,
    nq => na3_x1_34_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_33_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_8(0),
    i2 => aux118,
    nq => na3_x1_33_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_6_ins : a2_x2
  PORT MAP (
    i0 => noa2a2a2a24_x1_sig,
    i1 => a2_x2_7_sig,
    q => a2_x2_6_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a2a24_x1_ins : noa2a2a2a24_x1
  PORT MAP (
    i0 => ab_data_idx_5(0),
    i1 => no2_x1_13_sig,
    i2 => ab_data_idx_6(0),
    i3 => no2_x1_12_sig,
    i4 => no2_x1_11_sig,
    i5 => ab_data_idx_4(0),
    i6 => ab_data_idx_7(0),
    i7 => no2_x1_10_sig,
    nq => noa2a2a2a24_x1_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_13_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux123,
    nq => no2_x1_13_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_12_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux121,
    nq => no2_x1_12_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_11_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux124,
    nq => no2_x1_11_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_10_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux120,
    nq => no2_x1_10_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_7_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_32_sig,
    i1 => na3_x1_31_sig,
    q => a2_x2_7_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_32_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_3(0),
    i2 => aux120,
    nq => na3_x1_32_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_31_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_9(0),
    i2 => aux117,
    nq => na3_x1_31_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_12_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_30_sig,
    i1 => noa2a2a23_x1_sig,
    i2 => noa22_x1_sig,
    q => a3_x2_12_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_30_ins : na3_x1
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_10(0),
    i2 => aux115,
    nq => na3_x1_30_sig,
    vdd => vdd,
    vss => vss
  );
  noa2a2a23_x1_ins : noa2a2a23_x1
  PORT MAP (
    i0 => ab_data_idx_13(0),
    i1 => no2_x1_9_sig,
    i2 => no2_x1_8_sig,
    i3 => ab_data_idx_12(0),
    i4 => ab_data_idx_14(0),
    i5 => no2_x1_7_sig,
    nq => noa2a2a23_x1_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_9_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux117,
    nq => no2_x1_9_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_8_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux118,
    nq => no2_x1_8_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_7_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux115,
    nq => no2_x1_7_sig,
    vdd => vdd,
    vss => vss
  );
  noa22_x1_ins : noa22_x1
  PORT MAP (
    i0 => ab_data_idx_15(0),
    i1 => no2_x1_6_sig,
    i2 => a3_x2_13_sig,
    nq => noa22_x1_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_6_ins : no2_x1
  PORT MAP (
    i0 => a(2),
    i1 => not_aux114,
    nq => no2_x1_6_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_13_ins : a3_x2
  PORT MAP (
    i0 => a(2),
    i1 => ab_data_idx_1(0),
    i2 => aux123,
    q => a3_x2_13_sig,
    vdd => vdd,
    vss => vss
  );
  rb_3_ins : na4_x1
  PORT MAP (
    i0 => no3_x1_33_sig,
    i1 => no2_x1_5_sig,
    i2 => no4_x1_4_sig,
    i3 => a3_x2_10_sig,
    nq => rb(3),
    vdd => vdd,
    vss => vss
  );
  no3_x1_33_ins : no3_x1
  PORT MAP (
    i0 => no3_x1_36_sig,
    i1 => no3_x1_35_sig,
    i2 => no3_x1_34_sig,
    nq => no3_x1_33_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_36_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_78_sig,
    i1 => b(0),
    i2 => not_aux130,
    nq => no3_x1_36_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_78_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_11(3),
    nq => inv_x2_78_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_35_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_77_sig,
    i1 => b(0),
    i2 => not_aux132,
    nq => no3_x1_35_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_77_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_9(3),
    nq => inv_x2_77_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_34_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_76_sig,
    i1 => b(0),
    i2 => not_aux126,
    nq => no3_x1_34_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_76_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_15(3),
    nq => inv_x2_76_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_5_ins : no2_x1
  PORT MAP (
    i0 => no3_x1_32_sig,
    i1 => a3_x2_11_sig,
    nq => no2_x1_5_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_32_ins : no3_x1
  PORT MAP (
    i0 => not_ab_data_idx_13(3),
    i1 => b(0),
    i2 => not_aux128,
    nq => no3_x1_32_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_11_ins : a3_x2
  PORT MAP (
    i0 => ab_data_idx_0(3),
    i1 => b(0),
    i2 => aux136,
    q => a3_x2_11_sig,
    vdd => vdd,
    vss => vss
  );
  no4_x1_4_ins : no4_x1
  PORT MAP (
    i0 => no3_x1_31_sig,
    i1 => no3_x1_30_sig,
    i2 => no3_x1_29_sig,
    i3 => no3_x1_28_sig,
    nq => no4_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_31_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_75_sig,
    i1 => b(0),
    i2 => not_aux135,
    nq => no3_x1_31_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_75_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_3(3),
    nq => inv_x2_75_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_30_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_74_sig,
    i1 => b(0),
    i2 => not_aux134,
    nq => no3_x1_30_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_74_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_5(3),
    nq => inv_x2_74_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_29_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_73_sig,
    i1 => b(0),
    i2 => not_aux136,
    nq => no3_x1_29_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_73_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_1(3),
    nq => inv_x2_73_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_28_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_72_sig,
    i1 => b(0),
    i2 => not_aux133,
    nq => no3_x1_28_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_72_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_7(3),
    nq => inv_x2_72_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_10_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_29_sig,
    i1 => a2_x2_5_sig,
    i2 => a4_x2_4_sig,
    q => a3_x2_10_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_29_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_6(3),
    i1 => b(0),
    i2 => aux133,
    nq => na3_x1_29_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_5_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_28_sig,
    i1 => na3_x1_27_sig,
    q => a2_x2_5_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_28_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_2(3),
    i1 => b(0),
    i2 => aux135,
    nq => na3_x1_28_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_27_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_4(3),
    i1 => b(0),
    i2 => aux134,
    nq => na3_x1_27_sig,
    vdd => vdd,
    vss => vss
  );
  a4_x2_4_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_26_sig,
    i1 => na3_x1_25_sig,
    i2 => na3_x1_24_sig,
    i3 => na3_x1_23_sig,
    q => a4_x2_4_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_26_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_10(3),
    i1 => b(0),
    i2 => aux130,
    nq => na3_x1_26_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_25_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_12(3),
    i1 => b(0),
    i2 => aux128,
    nq => na3_x1_25_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_24_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_8(3),
    i1 => b(0),
    i2 => aux132,
    nq => na3_x1_24_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_23_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_14(3),
    i1 => b(0),
    i2 => aux126,
    nq => na3_x1_23_sig,
    vdd => vdd,
    vss => vss
  );
  rb_2_ins : na4_x1
  PORT MAP (
    i0 => no3_x1_24_sig,
    i1 => no2_x1_4_sig,
    i2 => no4_x1_3_sig,
    i3 => a3_x2_8_sig,
    nq => rb(2),
    vdd => vdd,
    vss => vss
  );
  no3_x1_24_ins : no3_x1
  PORT MAP (
    i0 => no3_x1_27_sig,
    i1 => no3_x1_26_sig,
    i2 => no3_x1_25_sig,
    nq => no3_x1_24_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_27_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_71_sig,
    i1 => b(0),
    i2 => not_aux130,
    nq => no3_x1_27_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_71_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_11(2),
    nq => inv_x2_71_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_26_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_70_sig,
    i1 => b(0),
    i2 => not_aux132,
    nq => no3_x1_26_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_70_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_9(2),
    nq => inv_x2_70_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_25_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_69_sig,
    i1 => b(0),
    i2 => not_aux128,
    nq => no3_x1_25_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_69_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_13(2),
    nq => inv_x2_69_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_4_ins : no2_x1
  PORT MAP (
    i0 => no3_x1_23_sig,
    i1 => a3_x2_9_sig,
    nq => no2_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_23_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_68_sig,
    i1 => b(0),
    i2 => not_aux126,
    nq => no3_x1_23_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_68_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_15(2),
    nq => inv_x2_68_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_9_ins : a3_x2
  PORT MAP (
    i0 => ab_data_idx_0(2),
    i1 => b(0),
    i2 => aux136,
    q => a3_x2_9_sig,
    vdd => vdd,
    vss => vss
  );
  no4_x1_3_ins : no4_x1
  PORT MAP (
    i0 => no3_x1_22_sig,
    i1 => no3_x1_21_sig,
    i2 => no3_x1_20_sig,
    i3 => no3_x1_19_sig,
    nq => no4_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_22_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_67_sig,
    i1 => b(0),
    i2 => not_aux135,
    nq => no3_x1_22_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_67_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_3(2),
    nq => inv_x2_67_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_21_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_66_sig,
    i1 => b(0),
    i2 => not_aux134,
    nq => no3_x1_21_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_66_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_5(2),
    nq => inv_x2_66_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_20_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_65_sig,
    i1 => b(0),
    i2 => not_aux136,
    nq => no3_x1_20_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_65_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_1(2),
    nq => inv_x2_65_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_19_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_64_sig,
    i1 => b(0),
    i2 => not_aux133,
    nq => no3_x1_19_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_64_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_7(2),
    nq => inv_x2_64_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_8_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_22_sig,
    i1 => a2_x2_4_sig,
    i2 => a4_x2_3_sig,
    q => a3_x2_8_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_22_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_6(2),
    i1 => b(0),
    i2 => aux133,
    nq => na3_x1_22_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_4_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_21_sig,
    i1 => na3_x1_20_sig,
    q => a2_x2_4_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_21_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_2(2),
    i1 => b(0),
    i2 => aux135,
    nq => na3_x1_21_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_20_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_4(2),
    i1 => b(0),
    i2 => aux134,
    nq => na3_x1_20_sig,
    vdd => vdd,
    vss => vss
  );
  a4_x2_3_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_19_sig,
    i1 => na3_x1_18_sig,
    i2 => na3_x1_17_sig,
    i3 => na3_x1_16_sig,
    q => a4_x2_3_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_19_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_10(2),
    i1 => b(0),
    i2 => aux130,
    nq => na3_x1_19_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_18_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_12(2),
    i1 => b(0),
    i2 => aux128,
    nq => na3_x1_18_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_17_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_8(2),
    i1 => b(0),
    i2 => aux132,
    nq => na3_x1_17_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_16_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_14(2),
    i1 => b(0),
    i2 => aux126,
    nq => na3_x1_16_sig,
    vdd => vdd,
    vss => vss
  );
  rb_1_ins : na4_x1
  PORT MAP (
    i0 => no3_x1_15_sig,
    i1 => no2_x1_3_sig,
    i2 => no4_x1_2_sig,
    i3 => a3_x2_6_sig,
    nq => rb(1),
    vdd => vdd,
    vss => vss
  );
  no3_x1_15_ins : no3_x1
  PORT MAP (
    i0 => no3_x1_18_sig,
    i1 => no3_x1_17_sig,
    i2 => no3_x1_16_sig,
    nq => no3_x1_15_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_18_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_63_sig,
    i1 => b(0),
    i2 => not_aux130,
    nq => no3_x1_18_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_63_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_11(1),
    nq => inv_x2_63_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_17_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_62_sig,
    i1 => b(0),
    i2 => not_aux132,
    nq => no3_x1_17_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_62_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_9(1),
    nq => inv_x2_62_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_16_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_61_sig,
    i1 => b(0),
    i2 => not_aux128,
    nq => no3_x1_16_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_61_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_13(1),
    nq => inv_x2_61_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_3_ins : no2_x1
  PORT MAP (
    i0 => no3_x1_14_sig,
    i1 => a3_x2_7_sig,
    nq => no2_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_14_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_60_sig,
    i1 => b(0),
    i2 => not_aux126,
    nq => no3_x1_14_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_60_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_15(1),
    nq => inv_x2_60_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_7_ins : a3_x2
  PORT MAP (
    i0 => ab_data_idx_0(1),
    i1 => b(0),
    i2 => aux136,
    q => a3_x2_7_sig,
    vdd => vdd,
    vss => vss
  );
  no4_x1_2_ins : no4_x1
  PORT MAP (
    i0 => no3_x1_13_sig,
    i1 => no3_x1_12_sig,
    i2 => no3_x1_11_sig,
    i3 => no3_x1_10_sig,
    nq => no4_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_13_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_59_sig,
    i1 => b(0),
    i2 => not_aux135,
    nq => no3_x1_13_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_59_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_3(1),
    nq => inv_x2_59_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_12_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_58_sig,
    i1 => b(0),
    i2 => not_aux134,
    nq => no3_x1_12_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_58_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_5(1),
    nq => inv_x2_58_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_11_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_57_sig,
    i1 => b(0),
    i2 => not_aux136,
    nq => no3_x1_11_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_57_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_1(1),
    nq => inv_x2_57_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_10_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_56_sig,
    i1 => b(0),
    i2 => not_aux133,
    nq => no3_x1_10_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_56_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_7(1),
    nq => inv_x2_56_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_6_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_15_sig,
    i1 => a2_x2_3_sig,
    i2 => a4_x2_2_sig,
    q => a3_x2_6_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_15_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_6(1),
    i1 => b(0),
    i2 => aux133,
    nq => na3_x1_15_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_3_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_14_sig,
    i1 => na3_x1_13_sig,
    q => a2_x2_3_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_14_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_2(1),
    i1 => b(0),
    i2 => aux135,
    nq => na3_x1_14_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_13_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_4(1),
    i1 => b(0),
    i2 => aux134,
    nq => na3_x1_13_sig,
    vdd => vdd,
    vss => vss
  );
  a4_x2_2_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_12_sig,
    i1 => na3_x1_11_sig,
    i2 => na3_x1_10_sig,
    i3 => na3_x1_9_sig,
    q => a4_x2_2_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_12_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_10(1),
    i1 => b(0),
    i2 => aux130,
    nq => na3_x1_12_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_11_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_12(1),
    i1 => b(0),
    i2 => aux128,
    nq => na3_x1_11_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_10_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_8(1),
    i1 => b(0),
    i2 => aux132,
    nq => na3_x1_10_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_9_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_14(1),
    i1 => b(0),
    i2 => aux126,
    nq => na3_x1_9_sig,
    vdd => vdd,
    vss => vss
  );
  rb_0_ins : na4_x1
  PORT MAP (
    i0 => no3_x1_6_sig,
    i1 => no2_x1_2_sig,
    i2 => no4_x1_sig,
    i3 => a3_x2_4_sig,
    nq => rb(0),
    vdd => vdd,
    vss => vss
  );
  no3_x1_6_ins : no3_x1
  PORT MAP (
    i0 => no3_x1_9_sig,
    i1 => no3_x1_8_sig,
    i2 => no3_x1_7_sig,
    nq => no3_x1_6_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_9_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_55_sig,
    i1 => b(0),
    i2 => not_aux130,
    nq => no3_x1_9_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_55_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_11(0),
    nq => inv_x2_55_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_8_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_54_sig,
    i1 => b(0),
    i2 => not_aux132,
    nq => no3_x1_8_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_54_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_9(0),
    nq => inv_x2_54_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_7_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_53_sig,
    i1 => b(0),
    i2 => not_aux128,
    nq => no3_x1_7_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_53_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_13(0),
    nq => inv_x2_53_sig,
    vdd => vdd,
    vss => vss
  );
  no2_x1_2_ins : no2_x1
  PORT MAP (
    i0 => no3_x1_5_sig,
    i1 => a3_x2_5_sig,
    nq => no2_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_5_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_52_sig,
    i1 => b(0),
    i2 => not_aux126,
    nq => no3_x1_5_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_52_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_15(0),
    nq => inv_x2_52_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_5_ins : a3_x2
  PORT MAP (
    i0 => ab_data_idx_0(0),
    i1 => b(0),
    i2 => aux136,
    q => a3_x2_5_sig,
    vdd => vdd,
    vss => vss
  );
  no4_x1_ins : no4_x1
  PORT MAP (
    i0 => no3_x1_4_sig,
    i1 => no3_x1_3_sig,
    i2 => no3_x1_2_sig,
    i3 => no3_x1_sig,
    nq => no4_x1_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_4_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_51_sig,
    i1 => b(0),
    i2 => not_aux135,
    nq => no3_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_51_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_3(0),
    nq => inv_x2_51_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_3_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_50_sig,
    i1 => b(0),
    i2 => not_aux134,
    nq => no3_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_50_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_5(0),
    nq => inv_x2_50_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_2_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_49_sig,
    i1 => b(0),
    i2 => not_aux136,
    nq => no3_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_49_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_1(0),
    nq => inv_x2_49_sig,
    vdd => vdd,
    vss => vss
  );
  no3_x1_ins : no3_x1
  PORT MAP (
    i0 => inv_x2_48_sig,
    i1 => b(0),
    i2 => not_aux133,
    nq => no3_x1_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_48_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_7(0),
    nq => inv_x2_48_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_4_ins : a3_x2
  PORT MAP (
    i0 => na3_x1_8_sig,
    i1 => a2_x2_2_sig,
    i2 => a4_x2_sig,
    q => a3_x2_4_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_8_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_6(0),
    i1 => b(0),
    i2 => aux133,
    nq => na3_x1_8_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_2_ins : a2_x2
  PORT MAP (
    i0 => na3_x1_7_sig,
    i1 => na3_x1_6_sig,
    q => a2_x2_2_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_7_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_2(0),
    i1 => b(0),
    i2 => aux135,
    nq => na3_x1_7_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_6_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_4(0),
    i1 => b(0),
    i2 => aux134,
    nq => na3_x1_6_sig,
    vdd => vdd,
    vss => vss
  );
  a4_x2_ins : a4_x2
  PORT MAP (
    i0 => na3_x1_5_sig,
    i1 => na3_x1_4_sig,
    i2 => na3_x1_3_sig,
    i3 => na3_x1_2_sig,
    q => a4_x2_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_5_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_10(0),
    i1 => b(0),
    i2 => aux130,
    nq => na3_x1_5_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_4_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_12(0),
    i1 => b(0),
    i2 => aux128,
    nq => na3_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_3_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_8(0),
    i1 => b(0),
    i2 => aux132,
    nq => na3_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_2_ins : na3_x1
  PORT MAP (
    i0 => ab_data_idx_14(0),
    i1 => b(0),
    i2 => aux126,
    nq => na3_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_15_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_61_sig,
    q => ab_data_idx_15(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_61_ins : ao2o22_x2
  PORT MAP (
    i0 => aux112,
    i1 => ab_data_idx_15(3),
    i2 => b(0),
    i3 => aux111,
    q => ao2o22_x2_61_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_15_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_60_sig,
    q => ab_data_idx_15(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_60_ins : ao2o22_x2
  PORT MAP (
    i0 => aux112,
    i1 => ab_data_idx_15(2),
    i2 => b(0),
    i3 => aux110,
    q => ao2o22_x2_60_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_15_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_59_sig,
    q => ab_data_idx_15(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_59_ins : ao2o22_x2
  PORT MAP (
    i0 => aux112,
    i1 => ab_data_idx_15(1),
    i2 => b(0),
    i3 => aux109,
    q => ao2o22_x2_59_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_15_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_58_sig,
    q => ab_data_idx_15(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_58_ins : ao2o22_x2
  PORT MAP (
    i0 => aux112,
    i1 => ab_data_idx_15(0),
    i2 => b(0),
    i3 => aux144,
    q => ao2o22_x2_58_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_14_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_57_sig,
    q => ab_data_idx_14(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_57_ins : ao2o22_x2
  PORT MAP (
    i0 => aux111,
    i1 => inv_x2_47_sig,
    i2 => ab_data_idx_14(3),
    i3 => aux108,
    q => ao2o22_x2_57_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_47_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_47_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_14_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_56_sig,
    q => ab_data_idx_14(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_56_ins : ao2o22_x2
  PORT MAP (
    i0 => aux110,
    i1 => inv_x2_46_sig,
    i2 => ab_data_idx_14(2),
    i3 => aux108,
    q => ao2o22_x2_56_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_46_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_46_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_14_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => nao2o22_x1_sig,
    q => ab_data_idx_14(1),
    vdd => vdd,
    vss => vss
  );
  nao2o22_x1_ins : nao2o22_x1
  PORT MAP (
    i0 => na2_x1_7_sig,
    i1 => a2_x2_sig,
    i2 => b(0),
    i3 => not_ab_data_idx_14(1),
    nq => nao2o22_x1_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_7_ins : na2_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux109,
    nq => na2_x1_7_sig,
    vdd => vdd,
    vss => vss
  );
  a2_x2_ins : a2_x2
  PORT MAP (
    i0 => not_aux107,
    i1 => not_ab_data_idx_14(1),
    q => a2_x2_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_14_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_55_sig,
    q => ab_data_idx_14(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_55_ins : ao2o22_x2
  PORT MAP (
    i0 => aux144,
    i1 => inv_x2_45_sig,
    i2 => ab_data_idx_14(0),
    i3 => aux108,
    q => ao2o22_x2_55_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_45_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_45_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_13_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => oa2a22_x2_sig,
    q => ab_data_idx_13(3),
    vdd => vdd,
    vss => vss
  );
  oa2a22_x2_ins : oa2a22_x2
  PORT MAP (
    i0 => an12_x1_sig,
    i1 => na2_x1_6_sig,
    i2 => ab_data_idx_13(3),
    i3 => aux105,
    q => oa2a22_x2_sig,
    vdd => vdd,
    vss => vss
  );
  an12_x1_ins : an12_x1
  PORT MAP (
    i0 => aux105,
    i1 => aux68,
    q => an12_x1_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_6_ins : na2_x1
  PORT MAP (
    i0 => not_aux58,
    i1 => not_ab_data_idx_13(3),
    nq => na2_x1_6_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_13_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_54_sig,
    q => ab_data_idx_13(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_54_ins : ao2o22_x2
  PORT MAP (
    i0 => aux103,
    i1 => ab_data_idx_13(2),
    i2 => b(0),
    i3 => aux102,
    q => ao2o22_x2_54_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_13_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_53_sig,
    q => ab_data_idx_13(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_53_ins : ao2o22_x2
  PORT MAP (
    i0 => aux103,
    i1 => ab_data_idx_13(1),
    i2 => b(0),
    i3 => aux101,
    q => ao2o22_x2_53_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_13_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_52_sig,
    q => ab_data_idx_13(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_52_ins : ao2o22_x2
  PORT MAP (
    i0 => aux103,
    i1 => ab_data_idx_13(0),
    i2 => b(0),
    i3 => aux143,
    q => ao2o22_x2_52_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_12_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao22_x2_sig,
    q => ab_data_idx_12(3),
    vdd => vdd,
    vss => vss
  );
  ao22_x2_ins : ao22_x2
  PORT MAP (
    i0 => aux100,
    i1 => ab_data_idx_12(3),
    i2 => na3_x1_sig,
    q => ao22_x2_sig,
    vdd => vdd,
    vss => vss
  );
  na3_x1_ins : na3_x1
  PORT MAP (
    i0 => not_aux69,
    i1 => b(0),
    i2 => not_b(3),
    nq => na3_x1_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_12_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_51_sig,
    q => ab_data_idx_12(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_51_ins : ao2o22_x2
  PORT MAP (
    i0 => aux102,
    i1 => inv_x2_44_sig,
    i2 => ab_data_idx_12(2),
    i3 => aux100,
    q => ao2o22_x2_51_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_44_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_44_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_12_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_50_sig,
    q => ab_data_idx_12(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_50_ins : ao2o22_x2
  PORT MAP (
    i0 => aux101,
    i1 => inv_x2_43_sig,
    i2 => ab_data_idx_12(1),
    i3 => aux100,
    q => ao2o22_x2_50_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_43_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_43_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_12_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_49_sig,
    q => ab_data_idx_12(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_49_ins : ao2o22_x2
  PORT MAP (
    i0 => aux143,
    i1 => inv_x2_42_sig,
    i2 => ab_data_idx_12(0),
    i3 => aux100,
    q => ao2o22_x2_49_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_42_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_42_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_11_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_48_sig,
    q => ab_data_idx_11(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_48_ins : ao2o22_x2
  PORT MAP (
    i0 => aux97,
    i1 => ab_data_idx_11(3),
    i2 => b(0),
    i3 => aux96,
    q => ao2o22_x2_48_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_11_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_47_sig,
    q => ab_data_idx_11(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_47_ins : ao2o22_x2
  PORT MAP (
    i0 => aux97,
    i1 => ab_data_idx_11(2),
    i2 => b(0),
    i3 => aux95,
    q => ao2o22_x2_47_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_11_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_46_sig,
    q => ab_data_idx_11(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_46_ins : ao2o22_x2
  PORT MAP (
    i0 => aux97,
    i1 => ab_data_idx_11(1),
    i2 => b(0),
    i3 => aux94,
    q => ao2o22_x2_46_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_11_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_45_sig,
    q => ab_data_idx_11(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_45_ins : ao2o22_x2
  PORT MAP (
    i0 => aux97,
    i1 => ab_data_idx_11(0),
    i2 => b(0),
    i3 => aux142,
    q => ao2o22_x2_45_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_10_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_44_sig,
    q => ab_data_idx_10(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_44_ins : ao2o22_x2
  PORT MAP (
    i0 => aux96,
    i1 => inv_x2_41_sig,
    i2 => ab_data_idx_10(3),
    i3 => aux93,
    q => ao2o22_x2_44_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_41_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_41_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_10_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_43_sig,
    q => ab_data_idx_10(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_43_ins : ao2o22_x2
  PORT MAP (
    i0 => aux95,
    i1 => inv_x2_40_sig,
    i2 => ab_data_idx_10(2),
    i3 => aux93,
    q => ao2o22_x2_43_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_40_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_40_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_10_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_42_sig,
    q => ab_data_idx_10(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_42_ins : ao2o22_x2
  PORT MAP (
    i0 => aux94,
    i1 => inv_x2_39_sig,
    i2 => ab_data_idx_10(1),
    i3 => aux93,
    q => ao2o22_x2_42_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_39_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_39_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_10_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_41_sig,
    q => ab_data_idx_10(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_41_ins : ao2o22_x2
  PORT MAP (
    i0 => aux142,
    i1 => inv_x2_38_sig,
    i2 => ab_data_idx_10(0),
    i3 => aux93,
    q => ao2o22_x2_41_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_38_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_38_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_9_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_40_sig,
    q => ab_data_idx_9(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_40_ins : ao2o22_x2
  PORT MAP (
    i0 => aux90,
    i1 => ab_data_idx_9(3),
    i2 => b(0),
    i3 => aux89,
    q => ao2o22_x2_40_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_9_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_39_sig,
    q => ab_data_idx_9(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_39_ins : ao2o22_x2
  PORT MAP (
    i0 => aux90,
    i1 => ab_data_idx_9(2),
    i2 => b(0),
    i3 => aux88,
    q => ao2o22_x2_39_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_9_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_38_sig,
    q => ab_data_idx_9(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_38_ins : ao2o22_x2
  PORT MAP (
    i0 => aux90,
    i1 => ab_data_idx_9(1),
    i2 => b(0),
    i3 => aux87,
    q => ao2o22_x2_38_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_9_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_37_sig,
    q => ab_data_idx_9(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_37_ins : ao2o22_x2
  PORT MAP (
    i0 => aux90,
    i1 => ab_data_idx_9(0),
    i2 => b(0),
    i3 => aux141,
    q => ao2o22_x2_37_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_8_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_36_sig,
    q => ab_data_idx_8(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_36_ins : ao2o22_x2
  PORT MAP (
    i0 => aux89,
    i1 => inv_x2_37_sig,
    i2 => ab_data_idx_8(3),
    i3 => aux86,
    q => ao2o22_x2_36_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_37_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_37_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_8_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_35_sig,
    q => ab_data_idx_8(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_35_ins : ao2o22_x2
  PORT MAP (
    i0 => aux88,
    i1 => inv_x2_36_sig,
    i2 => ab_data_idx_8(2),
    i3 => aux86,
    q => ao2o22_x2_35_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_36_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_36_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_8_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_34_sig,
    q => ab_data_idx_8(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_34_ins : ao2o22_x2
  PORT MAP (
    i0 => aux87,
    i1 => inv_x2_35_sig,
    i2 => ab_data_idx_8(1),
    i3 => aux86,
    q => ao2o22_x2_34_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_35_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_35_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_8_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_33_sig,
    q => ab_data_idx_8(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_33_ins : ao2o22_x2
  PORT MAP (
    i0 => aux141,
    i1 => inv_x2_34_sig,
    i2 => ab_data_idx_8(0),
    i3 => aux86,
    q => ao2o22_x2_33_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_34_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_34_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_7_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_32_sig,
    q => ab_data_idx_7(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_32_ins : ao2o22_x2
  PORT MAP (
    i0 => aux83,
    i1 => ab_data_idx_7(3),
    i2 => b(0),
    i3 => aux82,
    q => ao2o22_x2_32_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_7_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_31_sig,
    q => ab_data_idx_7(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_31_ins : ao2o22_x2
  PORT MAP (
    i0 => aux83,
    i1 => ab_data_idx_7(2),
    i2 => b(0),
    i3 => aux80,
    q => ao2o22_x2_31_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_7_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_30_sig,
    q => ab_data_idx_7(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_30_ins : ao2o22_x2
  PORT MAP (
    i0 => aux83,
    i1 => ab_data_idx_7(1),
    i2 => b(0),
    i3 => aux78,
    q => ao2o22_x2_30_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_7_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_29_sig,
    q => ab_data_idx_7(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_29_ins : ao2o22_x2
  PORT MAP (
    i0 => aux83,
    i1 => ab_data_idx_7(0),
    i2 => b(0),
    i3 => aux140,
    q => ao2o22_x2_29_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_6_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_28_sig,
    q => ab_data_idx_6(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_28_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_33_sig,
    i1 => ab_data_idx_6(3),
    i2 => inv_x2_32_sig,
    i3 => aux82,
    q => ao2o22_x2_28_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_33_ins : inv_x2
  PORT MAP (
    i => not_aux76,
    nq => inv_x2_33_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_32_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_32_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_6_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_27_sig,
    q => ab_data_idx_6(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_27_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_31_sig,
    i1 => ab_data_idx_6(2),
    i2 => inv_x2_30_sig,
    i3 => aux80,
    q => ao2o22_x2_27_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_31_ins : inv_x2
  PORT MAP (
    i => not_aux76,
    nq => inv_x2_31_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_30_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_30_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_6_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_26_sig,
    q => ab_data_idx_6(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_26_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_29_sig,
    i1 => ab_data_idx_6(1),
    i2 => inv_x2_28_sig,
    i3 => aux78,
    q => ao2o22_x2_26_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_29_ins : inv_x2
  PORT MAP (
    i => not_aux76,
    nq => inv_x2_29_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_28_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_28_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_6_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_25_sig,
    q => ab_data_idx_6(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_25_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_27_sig,
    i1 => ab_data_idx_6(0),
    i2 => inv_x2_26_sig,
    i3 => aux140,
    q => ao2o22_x2_25_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_27_ins : inv_x2
  PORT MAP (
    i => not_aux76,
    nq => inv_x2_27_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_26_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_26_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_5_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_24_sig,
    q => ab_data_idx_5(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_24_ins : ao2o22_x2
  PORT MAP (
    i0 => aux71,
    i1 => ab_data_idx_5(3),
    i2 => b(0),
    i3 => aux70,
    q => ao2o22_x2_24_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_5_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_23_sig,
    q => ab_data_idx_5(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_23_ins : ao2o22_x2
  PORT MAP (
    i0 => aux71,
    i1 => ab_data_idx_5(2),
    i2 => b(0),
    i3 => aux67,
    q => ao2o22_x2_23_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_5_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_22_sig,
    q => ab_data_idx_5(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_22_ins : ao2o22_x2
  PORT MAP (
    i0 => aux71,
    i1 => ab_data_idx_5(1),
    i2 => b(0),
    i3 => aux64,
    q => ao2o22_x2_22_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_5_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_21_sig,
    q => ab_data_idx_5(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_21_ins : ao2o22_x2
  PORT MAP (
    i0 => aux71,
    i1 => ab_data_idx_5(0),
    i2 => b(0),
    i3 => aux139,
    q => ao2o22_x2_21_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_4_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_20_sig,
    q => ab_data_idx_4(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_20_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_25_sig,
    i1 => ab_data_idx_4(3),
    i2 => inv_x2_24_sig,
    i3 => aux70,
    q => ao2o22_x2_20_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_25_ins : inv_x2
  PORT MAP (
    i => not_aux61,
    nq => inv_x2_25_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_24_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_24_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_4_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_19_sig,
    q => ab_data_idx_4(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_19_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_23_sig,
    i1 => ab_data_idx_4(2),
    i2 => inv_x2_22_sig,
    i3 => aux67,
    q => ao2o22_x2_19_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_23_ins : inv_x2
  PORT MAP (
    i => not_aux61,
    nq => inv_x2_23_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_22_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_22_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_4_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_18_sig,
    q => ab_data_idx_4(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_18_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_21_sig,
    i1 => ab_data_idx_4(1),
    i2 => inv_x2_20_sig,
    i3 => aux64,
    q => ao2o22_x2_18_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_21_ins : inv_x2
  PORT MAP (
    i => not_aux61,
    nq => inv_x2_21_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_20_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_20_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_4_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_17_sig,
    q => ab_data_idx_4(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_17_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_19_sig,
    i1 => ab_data_idx_4(0),
    i2 => inv_x2_18_sig,
    i3 => aux139,
    q => ao2o22_x2_17_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_19_ins : inv_x2
  PORT MAP (
    i => not_aux61,
    nq => inv_x2_19_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_18_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_18_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_3_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_16_sig,
    q => ab_data_idx_3(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_16_ins : ao2o22_x2
  PORT MAP (
    i0 => aux54,
    i1 => ab_data_idx_3(3),
    i2 => b(0),
    i3 => aux53,
    q => ao2o22_x2_16_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_3_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_15_sig,
    q => ab_data_idx_3(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_15_ins : ao2o22_x2
  PORT MAP (
    i0 => aux54,
    i1 => ab_data_idx_3(2),
    i2 => b(0),
    i3 => aux51,
    q => ao2o22_x2_15_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_3_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_14_sig,
    q => ab_data_idx_3(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_14_ins : ao2o22_x2
  PORT MAP (
    i0 => aux54,
    i1 => ab_data_idx_3(1),
    i2 => b(0),
    i3 => aux49,
    q => ao2o22_x2_14_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_3_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_13_sig,
    q => ab_data_idx_3(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_13_ins : ao2o22_x2
  PORT MAP (
    i0 => aux54,
    i1 => ab_data_idx_3(0),
    i2 => b(0),
    i3 => aux138,
    q => ao2o22_x2_13_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_2_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_12_sig,
    q => ab_data_idx_2(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_12_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_17_sig,
    i1 => ab_data_idx_2(3),
    i2 => inv_x2_16_sig,
    i3 => aux53,
    q => ao2o22_x2_12_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_17_ins : inv_x2
  PORT MAP (
    i => not_aux47,
    nq => inv_x2_17_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_16_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_16_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_2_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_11_sig,
    q => ab_data_idx_2(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_11_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_15_sig,
    i1 => ab_data_idx_2(2),
    i2 => inv_x2_14_sig,
    i3 => aux51,
    q => ao2o22_x2_11_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_15_ins : inv_x2
  PORT MAP (
    i => not_aux47,
    nq => inv_x2_15_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_14_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_14_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_2_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_10_sig,
    q => ab_data_idx_2(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_10_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_13_sig,
    i1 => ab_data_idx_2(1),
    i2 => inv_x2_12_sig,
    i3 => aux49,
    q => ao2o22_x2_10_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_13_ins : inv_x2
  PORT MAP (
    i => not_aux47,
    nq => inv_x2_13_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_12_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_12_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_2_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_9_sig,
    q => ab_data_idx_2(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_9_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_11_sig,
    i1 => ab_data_idx_2(0),
    i2 => inv_x2_10_sig,
    i3 => aux138,
    q => ao2o22_x2_9_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_11_ins : inv_x2
  PORT MAP (
    i => not_aux47,
    nq => inv_x2_11_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_10_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_10_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_1_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_8_sig,
    q => ab_data_idx_1(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_8_ins : ao2o22_x2
  PORT MAP (
    i0 => aux42,
    i1 => ab_data_idx_1(3),
    i2 => b(0),
    i3 => aux41,
    q => ao2o22_x2_8_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_1_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_7_sig,
    q => ab_data_idx_1(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_7_ins : ao2o22_x2
  PORT MAP (
    i0 => aux42,
    i1 => ab_data_idx_1(2),
    i2 => b(0),
    i3 => aux32,
    q => ao2o22_x2_7_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_1_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_6_sig,
    q => ab_data_idx_1(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_6_ins : ao2o22_x2
  PORT MAP (
    i0 => aux42,
    i1 => ab_data_idx_1(1),
    i2 => b(0),
    i3 => aux23,
    q => ao2o22_x2_6_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_1_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_5_sig,
    q => ab_data_idx_1(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_5_ins : ao2o22_x2
  PORT MAP (
    i0 => aux42,
    i1 => ab_data_idx_1(0),
    i2 => b(0),
    i3 => aux137,
    q => ao2o22_x2_5_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_0_3_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_4_sig,
    q => ab_data_idx_0(3),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_4_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_9_sig,
    i1 => ab_data_idx_0(3),
    i2 => inv_x2_8_sig,
    i3 => aux41,
    q => ao2o22_x2_4_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_9_ins : inv_x2
  PORT MAP (
    i => not_aux13,
    nq => inv_x2_9_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_8_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_8_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_0_2_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_3_sig,
    q => ab_data_idx_0(2),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_3_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_7_sig,
    i1 => ab_data_idx_0(2),
    i2 => inv_x2_6_sig,
    i3 => aux32,
    q => ao2o22_x2_3_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_7_ins : inv_x2
  PORT MAP (
    i => not_aux13,
    nq => inv_x2_7_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_6_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_6_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_0_1_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_2_sig,
    q => ab_data_idx_0(1),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_2_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_5_sig,
    i1 => ab_data_idx_0(1),
    i2 => inv_x2_4_sig,
    i3 => aux23,
    q => ao2o22_x2_2_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_5_ins : inv_x2
  PORT MAP (
    i => not_aux13,
    nq => inv_x2_5_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_4_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_4_sig,
    vdd => vdd,
    vss => vss
  );
  ab_data_idx_0_0_ins : sff1_x4
  PORT MAP (
    ck => cke,
    i => ao2o22_x2_sig,
    q => ab_data_idx_0(0),
    vdd => vdd,
    vss => vss
  );
  ao2o22_x2_ins : ao2o22_x2
  PORT MAP (
    i0 => inv_x2_3_sig,
    i1 => ab_data_idx_0(0),
    i2 => inv_x2_2_sig,
    i3 => aux137,
    q => ao2o22_x2_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_3_ins : inv_x2
  PORT MAP (
    i => not_aux13,
    nq => inv_x2_3_sig,
    vdd => vdd,
    vss => vss
  );
  inv_x2_2_ins : inv_x2
  PORT MAP (
    i => b(0),
    nq => inv_x2_2_sig,
    vdd => vdd,
    vss => vss
  );
  aux0_ins : na2_x1
  PORT MAP (
    i0 => i(2),
    i1 => not_alu_out(1),
    nq => aux0,
    vdd => vdd,
    vss => vss
  );
  aux12_ins : no2_x1
  PORT MAP (
    i0 => not_aux11,
    i1 => not_b(3),
    nq => aux12,
    vdd => vdd,
    vss => vss
  );
  aux14_ins : na2_x1
  PORT MAP (
    i0 => i(2),
    i1 => not_alu_out(2),
    nq => aux14,
    vdd => vdd,
    vss => vss
  );
  aux23_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux22,
    nq => aux23,
    vdd => vdd,
    vss => vss
  );
  aux32_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux31,
    nq => aux32,
    vdd => vdd,
    vss => vss
  );
  aux41_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux40,
    nq => aux41,
    vdd => vdd,
    vss => vss
  );
  aux42_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux12,
    q => aux42,
    vdd => vdd,
    vss => vss
  );
  aux46_ins : no2_x1
  PORT MAP (
    i0 => not_aux45,
    i1 => not_b(3),
    nq => aux46,
    vdd => vdd,
    vss => vss
  );
  aux49_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux48,
    nq => aux49,
    vdd => vdd,
    vss => vss
  );
  aux51_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux50,
    nq => aux51,
    vdd => vdd,
    vss => vss
  );
  aux53_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux52,
    nq => aux53,
    vdd => vdd,
    vss => vss
  );
  aux54_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux46,
    q => aux54,
    vdd => vdd,
    vss => vss
  );
  aux60_ins : no2_x1
  PORT MAP (
    i0 => not_aux59,
    i1 => not_b(3),
    nq => aux60,
    vdd => vdd,
    vss => vss
  );
  aux64_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux63,
    nq => aux64,
    vdd => vdd,
    vss => vss
  );
  aux67_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux66,
    nq => aux67,
    vdd => vdd,
    vss => vss
  );
  aux68_ins : na2_x1
  PORT MAP (
    i0 => not_b(2),
    i1 => not_aux38,
    nq => aux68,
    vdd => vdd,
    vss => vss
  );
  aux70_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux69,
    nq => aux70,
    vdd => vdd,
    vss => vss
  );
  aux71_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux60,
    q => aux71,
    vdd => vdd,
    vss => vss
  );
  aux75_ins : no2_x1
  PORT MAP (
    i0 => not_aux74,
    i1 => not_b(3),
    nq => aux75,
    vdd => vdd,
    vss => vss
  );
  aux78_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux77,
    nq => aux78,
    vdd => vdd,
    vss => vss
  );
  aux80_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux79,
    nq => aux80,
    vdd => vdd,
    vss => vss
  );
  aux82_ins : na2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux81,
    nq => aux82,
    vdd => vdd,
    vss => vss
  );
  aux83_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux75,
    q => aux83,
    vdd => vdd,
    vss => vss
  );
  aux85_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux11,
    nq => aux85,
    vdd => vdd,
    vss => vss
  );
  aux86_ins : a2_x2
  PORT MAP (
    i0 => b(0),
    i1 => aux85,
    q => aux86,
    vdd => vdd,
    vss => vss
  );
  aux87_ins : na2_x1
  PORT MAP (
    i0 => not_aux22,
    i1 => not_b(3),
    nq => aux87,
    vdd => vdd,
    vss => vss
  );
  aux88_ins : na2_x1
  PORT MAP (
    i0 => not_aux31,
    i1 => not_b(3),
    nq => aux88,
    vdd => vdd,
    vss => vss
  );
  aux89_ins : na2_x1
  PORT MAP (
    i0 => not_aux40,
    i1 => not_b(3),
    nq => aux89,
    vdd => vdd,
    vss => vss
  );
  aux90_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux85,
    q => aux90,
    vdd => vdd,
    vss => vss
  );
  aux92_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux45,
    nq => aux92,
    vdd => vdd,
    vss => vss
  );
  aux93_ins : a2_x2
  PORT MAP (
    i0 => b(0),
    i1 => aux92,
    q => aux93,
    vdd => vdd,
    vss => vss
  );
  aux94_ins : na2_x1
  PORT MAP (
    i0 => not_aux48,
    i1 => not_b(3),
    nq => aux94,
    vdd => vdd,
    vss => vss
  );
  aux95_ins : na2_x1
  PORT MAP (
    i0 => not_aux50,
    i1 => not_b(3),
    nq => aux95,
    vdd => vdd,
    vss => vss
  );
  aux96_ins : na2_x1
  PORT MAP (
    i0 => not_aux52,
    i1 => not_b(3),
    nq => aux96,
    vdd => vdd,
    vss => vss
  );
  aux97_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux92,
    q => aux97,
    vdd => vdd,
    vss => vss
  );
  aux99_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux59,
    nq => aux99,
    vdd => vdd,
    vss => vss
  );
  aux100_ins : a2_x2
  PORT MAP (
    i0 => b(0),
    i1 => aux99,
    q => aux100,
    vdd => vdd,
    vss => vss
  );
  aux101_ins : na2_x1
  PORT MAP (
    i0 => not_aux63,
    i1 => not_b(3),
    nq => aux101,
    vdd => vdd,
    vss => vss
  );
  aux102_ins : na2_x1
  PORT MAP (
    i0 => not_aux66,
    i1 => not_b(3),
    nq => aux102,
    vdd => vdd,
    vss => vss
  );
  aux103_ins : an12_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux99,
    q => aux103,
    vdd => vdd,
    vss => vss
  );
  aux105_ins : o3_x2
  PORT MAP (
    i0 => b(3),
    i1 => b(0),
    i2 => not_b(1),
    q => aux105,
    vdd => vdd,
    vss => vss
  );
  aux107_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux74,
    nq => aux107,
    vdd => vdd,
    vss => vss
  );
  aux108_ins : a2_x2
  PORT MAP (
    i0 => b(0),
    i1 => aux107,
    q => aux108,
    vdd => vdd,
    vss => vss
  );
  aux109_ins : na2_x1
  PORT MAP (
    i0 => not_aux77,
    i1 => not_b(3),
    nq => aux109,
    vdd => vdd,
    vss => vss
  );
  aux110_ins : na2_x1
  PORT MAP (
    i0 => not_aux79,
    i1 => not_b(3),
    nq => aux110,
    vdd => vdd,
    vss => vss
  );
  aux111_ins : na2_x1
  PORT MAP (
    i0 => not_aux81,
    i1 => not_b(3),
    nq => aux111,
    vdd => vdd,
    vss => vss
  );
  aux112_ins : no2_x1
  PORT MAP (
    i0 => b(0),
    i1 => not_aux107,
    nq => aux112,
    vdd => vdd,
    vss => vss
  );
  aux114_ins : no2_x1
  PORT MAP (
    i0 => a(0),
    i1 => not_aux113,
    nq => aux114,
    vdd => vdd,
    vss => vss
  );
  aux115_ins : no2_x1
  PORT MAP (
    i0 => not_a(0),
    i1 => not_aux113,
    nq => aux115,
    vdd => vdd,
    vss => vss
  );
  aux117_ins : no2_x1
  PORT MAP (
    i0 => a(0),
    i1 => not_aux116,
    nq => aux117,
    vdd => vdd,
    vss => vss
  );
  aux118_ins : no2_x1
  PORT MAP (
    i0 => not_a(0),
    i1 => not_aux116,
    nq => aux118,
    vdd => vdd,
    vss => vss
  );
  aux120_ins : no2_x1
  PORT MAP (
    i0 => a(0),
    i1 => not_aux119,
    nq => aux120,
    vdd => vdd,
    vss => vss
  );
  aux121_ins : no2_x1
  PORT MAP (
    i0 => not_a(0),
    i1 => not_aux119,
    nq => aux121,
    vdd => vdd,
    vss => vss
  );
  aux123_ins : no2_x1
  PORT MAP (
    i0 => a(0),
    i1 => not_aux122,
    nq => aux123,
    vdd => vdd,
    vss => vss
  );
  aux124_ins : no2_x1
  PORT MAP (
    i0 => not_a(0),
    i1 => not_aux122,
    nq => aux124,
    vdd => vdd,
    vss => vss
  );
  aux126_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux125,
    nq => aux126,
    vdd => vdd,
    vss => vss
  );
  aux128_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux127,
    nq => aux128,
    vdd => vdd,
    vss => vss
  );
  aux130_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux129,
    nq => aux130,
    vdd => vdd,
    vss => vss
  );
  aux132_ins : no2_x1
  PORT MAP (
    i0 => b(3),
    i1 => not_aux131,
    nq => aux132,
    vdd => vdd,
    vss => vss
  );
  aux133_ins : no2_x1
  PORT MAP (
    i0 => not_aux125,
    i1 => not_b(3),
    nq => aux133,
    vdd => vdd,
    vss => vss
  );
  aux134_ins : no2_x1
  PORT MAP (
    i0 => not_aux127,
    i1 => not_b(3),
    nq => aux134,
    vdd => vdd,
    vss => vss
  );
  aux135_ins : no2_x1
  PORT MAP (
    i0 => not_aux129,
    i1 => not_b(3),
    nq => aux135,
    vdd => vdd,
    vss => vss
  );
  aux136_ins : no2_x1
  PORT MAP (
    i0 => not_aux131,
    i1 => not_b(3),
    nq => aux136,
    vdd => vdd,
    vss => vss
  );
  aux137_ins : na3_x1
  PORT MAP (
    i0 => not_aux5,
    i1 => b(3),
    i2 => not_aux8,
    nq => aux137,
    vdd => vdd,
    vss => vss
  );
  aux138_ins : na3_x1
  PORT MAP (
    i0 => not_aux43,
    i1 => b(3),
    i2 => not_aux8,
    nq => aux138,
    vdd => vdd,
    vss => vss
  );
  aux139_ins : na3_x1
  PORT MAP (
    i0 => not_aux56,
    i1 => b(3),
    i2 => not_aux8,
    nq => aux139,
    vdd => vdd,
    vss => vss
  );
  aux140_ins : na3_x1
  PORT MAP (
    i0 => not_aux72,
    i1 => b(3),
    i2 => not_aux8,
    nq => aux140,
    vdd => vdd,
    vss => vss
  );
  aux141_ins : na3_x1
  PORT MAP (
    i0 => not_aux5,
    i1 => not_aux8,
    i2 => not_b(3),
    nq => aux141,
    vdd => vdd,
    vss => vss
  );
  aux142_ins : na3_x1
  PORT MAP (
    i0 => not_aux43,
    i1 => not_aux8,
    i2 => not_b(3),
    nq => aux142,
    vdd => vdd,
    vss => vss
  );
  aux143_ins : na3_x1
  PORT MAP (
    i0 => not_aux56,
    i1 => not_aux8,
    i2 => not_b(3),
    nq => aux143,
    vdd => vdd,
    vss => vss
  );
  aux144_ins : na3_x1
  PORT MAP (
    i0 => not_aux72,
    i1 => not_aux8,
    i2 => not_b(3),
    nq => aux144,
    vdd => vdd,
    vss => vss
  );
  not_i_1_ins : inv_x2
  PORT MAP (
    i => i(1),
    nq => not_i(1),
    vdd => vdd,
    vss => vss
  );
  not_i_2_ins : inv_x2
  PORT MAP (
    i => i(2),
    nq => not_i(2),
    vdd => vdd,
    vss => vss
  );
  not_b_1_ins : inv_x2
  PORT MAP (
    i => b(1),
    nq => not_b(1),
    vdd => vdd,
    vss => vss
  );
  not_b_2_ins : inv_x2
  PORT MAP (
    i => b(2),
    nq => not_b(2),
    vdd => vdd,
    vss => vss
  );
  not_b_3_ins : inv_x2
  PORT MAP (
    i => b(3),
    nq => not_b(3),
    vdd => vdd,
    vss => vss
  );
  not_alu_out_0_ins : inv_x2
  PORT MAP (
    i => alu_out(0),
    nq => not_alu_out(0),
    vdd => vdd,
    vss => vss
  );
  not_alu_out_1_ins : inv_x2
  PORT MAP (
    i => alu_out(1),
    nq => not_alu_out(1),
    vdd => vdd,
    vss => vss
  );
  not_alu_out_2_ins : inv_x2
  PORT MAP (
    i => alu_out(2),
    nq => not_alu_out(2),
    vdd => vdd,
    vss => vss
  );
  not_alu_out_3_ins : inv_x2
  PORT MAP (
    i => alu_out(3),
    nq => not_alu_out(3),
    vdd => vdd,
    vss => vss
  );
  not_a_0_ins : inv_x2
  PORT MAP (
    i => a(0),
    nq => not_a(0),
    vdd => vdd,
    vss => vss
  );
  not_aux9_ins : a2_x2
  PORT MAP (
    i0 => not_i(2),
    i1 => not_i(1),
    q => not_aux9,
    vdd => vdd,
    vss => vss
  );
  not_aux10_ins : o2_x2
  PORT MAP (
    i0 => not_b(2),
    i1 => not_aux9,
    q => not_aux10,
    vdd => vdd,
    vss => vss
  );
  not_aux11_ins : o2_x2
  PORT MAP (
    i0 => not_aux10,
    i1 => not_b(1),
    q => not_aux11,
    vdd => vdd,
    vss => vss
  );
  not_aux13_ins : na2_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux12,
    nq => not_aux13,
    vdd => vdd,
    vss => vss
  );
  not_aux3_ins : nao22_x1
  PORT MAP (
    i0 => no2_x1_sig,
    i1 => not_i(1),
    i2 => aux0,
    nq => not_aux3,
    vdd => vdd,
    vss => vss
  );
  no2_x1_ins : no2_x1
  PORT MAP (
    i0 => i(2),
    i1 => not_alu_out(0),
    nq => no2_x1_sig,
    vdd => vdd,
    vss => vss
  );
  not_aux4_ins : a2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_aux3,
    q => not_aux4,
    vdd => vdd,
    vss => vss
  );
  not_aux5_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux4,
    q => not_aux5,
    vdd => vdd,
    vss => vss
  );
  not_aux8_ins : o3_x2
  PORT MAP (
    i0 => not_i(1),
    i1 => not_i(2),
    i2 => inv_x2_sig,
    q => not_aux8,
    vdd => vdd,
    vss => vss
  );
  inv_x2_ins : inv_x2
  PORT MAP (
    i => r0_from,
    nq => inv_x2_sig,
    vdd => vdd,
    vss => vss
  );
  not_aux20_ins : noa22_x1
  PORT MAP (
    i0 => aux14,
    i1 => not_i(1),
    i2 => a3_x2_3_sig,
    nq => not_aux20,
    vdd => vdd,
    vss => vss
  );
  a3_x2_3_ins : a3_x2
  PORT MAP (
    i0 => i(1),
    i1 => na2_x1_5_sig,
    i2 => na2_x1_4_sig,
    q => a3_x2_3_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_5_ins : na2_x1
  PORT MAP (
    i0 => i(2),
    i1 => not_alu_out(0),
    nq => na2_x1_5_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_4_ins : na2_x1
  PORT MAP (
    i0 => not_alu_out(1),
    i1 => not_i(2),
    nq => na2_x1_4_sig,
    vdd => vdd,
    vss => vss
  );
  not_aux21_ins : a2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_aux20,
    q => not_aux21,
    vdd => vdd,
    vss => vss
  );
  not_aux22_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux21,
    q => not_aux22,
    vdd => vdd,
    vss => vss
  );
  not_aux29_ins : noa22_x1
  PORT MAP (
    i0 => na2_x1_3_sig,
    i1 => not_i(1),
    i2 => a3_x2_2_sig,
    nq => not_aux29,
    vdd => vdd,
    vss => vss
  );
  na2_x1_3_ins : na2_x1
  PORT MAP (
    i0 => i(2),
    i1 => not_alu_out(3),
    nq => na2_x1_3_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_2_ins : a3_x2
  PORT MAP (
    i0 => i(1),
    i1 => na2_x1_2_sig,
    i2 => aux0,
    q => a3_x2_2_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_2_ins : na2_x1
  PORT MAP (
    i0 => not_alu_out(2),
    i1 => not_i(2),
    nq => na2_x1_2_sig,
    vdd => vdd,
    vss => vss
  );
  not_aux30_ins : a2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_aux29,
    q => not_aux30,
    vdd => vdd,
    vss => vss
  );
  not_aux31_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux30,
    q => not_aux31,
    vdd => vdd,
    vss => vss
  );
  not_aux38_ins : noa22_x1
  PORT MAP (
    i0 => on12_x1_sig,
    i1 => not_i(1),
    i2 => a3_x2_sig,
    nq => not_aux38,
    vdd => vdd,
    vss => vss
  );
  on12_x1_ins : on12_x1
  PORT MAP (
    i0 => i(2),
    i1 => r3_from,
    q => on12_x1_sig,
    vdd => vdd,
    vss => vss
  );
  a3_x2_ins : a3_x2
  PORT MAP (
    i0 => i(1),
    i1 => na2_x1_sig,
    i2 => aux14,
    q => a3_x2_sig,
    vdd => vdd,
    vss => vss
  );
  na2_x1_ins : na2_x1
  PORT MAP (
    i0 => not_alu_out(3),
    i1 => not_i(2),
    nq => na2_x1_sig,
    vdd => vdd,
    vss => vss
  );
  not_aux39_ins : a2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_aux38,
    q => not_aux39,
    vdd => vdd,
    vss => vss
  );
  not_aux40_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux39,
    q => not_aux40,
    vdd => vdd,
    vss => vss
  );
  not_aux45_ins : o2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux10,
    q => not_aux45,
    vdd => vdd,
    vss => vss
  );
  not_aux47_ins : na2_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux46,
    nq => not_aux47,
    vdd => vdd,
    vss => vss
  );
  not_aux43_ins : a2_x2
  PORT MAP (
    i0 => not_aux4,
    i1 => not_b(1),
    q => not_aux43,
    vdd => vdd,
    vss => vss
  );
  not_aux48_ins : a2_x2
  PORT MAP (
    i0 => not_aux21,
    i1 => not_b(1),
    q => not_aux48,
    vdd => vdd,
    vss => vss
  );
  not_aux50_ins : a2_x2
  PORT MAP (
    i0 => not_aux30,
    i1 => not_b(1),
    q => not_aux50,
    vdd => vdd,
    vss => vss
  );
  not_aux52_ins : a2_x2
  PORT MAP (
    i0 => not_aux39,
    i1 => not_b(1),
    q => not_aux52,
    vdd => vdd,
    vss => vss
  );
  not_aux58_ins : o2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_aux9,
    q => not_aux58,
    vdd => vdd,
    vss => vss
  );
  not_aux59_ins : o2_x2
  PORT MAP (
    i0 => not_aux58,
    i1 => not_b(1),
    q => not_aux59,
    vdd => vdd,
    vss => vss
  );
  not_aux61_ins : na2_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux60,
    nq => not_aux61,
    vdd => vdd,
    vss => vss
  );
  not_aux55_ins : a2_x2
  PORT MAP (
    i0 => not_b(2),
    i1 => not_aux3,
    q => not_aux55,
    vdd => vdd,
    vss => vss
  );
  not_aux56_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux55,
    q => not_aux56,
    vdd => vdd,
    vss => vss
  );
  not_aux62_ins : a2_x2
  PORT MAP (
    i0 => not_b(2),
    i1 => not_aux20,
    q => not_aux62,
    vdd => vdd,
    vss => vss
  );
  not_aux63_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux62,
    q => not_aux63,
    vdd => vdd,
    vss => vss
  );
  not_aux65_ins : a2_x2
  PORT MAP (
    i0 => not_b(2),
    i1 => not_aux29,
    q => not_aux65,
    vdd => vdd,
    vss => vss
  );
  not_aux66_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux65,
    q => not_aux66,
    vdd => vdd,
    vss => vss
  );
  not_aux68_ins : inv_x2
  PORT MAP (
    i => aux68,
    nq => not_aux68,
    vdd => vdd,
    vss => vss
  );
  not_aux69_ins : a2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux68,
    q => not_aux69,
    vdd => vdd,
    vss => vss
  );
  not_aux74_ins : o2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_aux58,
    q => not_aux74,
    vdd => vdd,
    vss => vss
  );
  not_aux76_ins : na2_x1
  PORT MAP (
    i0 => b(0),
    i1 => aux75,
    nq => not_aux76,
    vdd => vdd,
    vss => vss
  );
  not_aux72_ins : a2_x2
  PORT MAP (
    i0 => not_aux55,
    i1 => not_b(1),
    q => not_aux72,
    vdd => vdd,
    vss => vss
  );
  not_aux77_ins : a2_x2
  PORT MAP (
    i0 => not_aux62,
    i1 => not_b(1),
    q => not_aux77,
    vdd => vdd,
    vss => vss
  );
  not_aux79_ins : a2_x2
  PORT MAP (
    i0 => not_aux65,
    i1 => not_b(1),
    q => not_aux79,
    vdd => vdd,
    vss => vss
  );
  not_aux81_ins : a2_x2
  PORT MAP (
    i0 => not_b(1),
    i1 => not_aux68,
    q => not_aux81,
    vdd => vdd,
    vss => vss
  );
  not_ab_data_idx_13_3_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_13(3),
    nq => not_ab_data_idx_13(3),
    vdd => vdd,
    vss => vss
  );
  not_aux107_ins : inv_x2
  PORT MAP (
    i => aux107,
    nq => not_aux107,
    vdd => vdd,
    vss => vss
  );
  not_ab_data_idx_14_1_ins : inv_x2
  PORT MAP (
    i => ab_data_idx_14(1),
    nq => not_ab_data_idx_14(1),
    vdd => vdd,
    vss => vss
  );
  not_aux125_ins : o2_x2
  PORT MAP (
    i0 => b(2),
    i1 => b(1),
    q => not_aux125,
    vdd => vdd,
    vss => vss
  );
  not_aux126_ins : inv_x2
  PORT MAP (
    i => aux126,
    nq => not_aux126,
    vdd => vdd,
    vss => vss
  );
  not_aux127_ins : o2_x2
  PORT MAP (
    i0 => b(2),
    i1 => not_b(1),
    q => not_aux127,
    vdd => vdd,
    vss => vss
  );
  not_aux128_ins : inv_x2
  PORT MAP (
    i => aux128,
    nq => not_aux128,
    vdd => vdd,
    vss => vss
  );
  not_aux129_ins : o2_x2
  PORT MAP (
    i0 => b(1),
    i1 => not_b(2),
    q => not_aux129,
    vdd => vdd,
    vss => vss
  );
  not_aux130_ins : inv_x2
  PORT MAP (
    i => aux130,
    nq => not_aux130,
    vdd => vdd,
    vss => vss
  );
  not_aux131_ins : na2_x1
  PORT MAP (
    i0 => b(2),
    i1 => b(1),
    nq => not_aux131,
    vdd => vdd,
    vss => vss
  );
  not_aux132_ins : inv_x2
  PORT MAP (
    i => aux132,
    nq => not_aux132,
    vdd => vdd,
    vss => vss
  );
  not_aux133_ins : inv_x2
  PORT MAP (
    i => aux133,
    nq => not_aux133,
    vdd => vdd,
    vss => vss
  );
  not_aux134_ins : inv_x2
  PORT MAP (
    i => aux134,
    nq => not_aux134,
    vdd => vdd,
    vss => vss
  );
  not_aux135_ins : inv_x2
  PORT MAP (
    i => aux135,
    nq => not_aux135,
    vdd => vdd,
    vss => vss
  );
  not_aux136_ins : inv_x2
  PORT MAP (
    i => aux136,
    nq => not_aux136,
    vdd => vdd,
    vss => vss
  );
  not_aux113_ins : o2_x2
  PORT MAP (
    i0 => a(1),
    i1 => a(3),
    q => not_aux113,
    vdd => vdd,
    vss => vss
  );
  not_aux114_ins : inv_x2
  PORT MAP (
    i => aux114,
    nq => not_aux114,
    vdd => vdd,
    vss => vss
  );
  not_aux115_ins : inv_x2
  PORT MAP (
    i => aux115,
    nq => not_aux115,
    vdd => vdd,
    vss => vss
  );
  not_aux116_ins : on12_x1
  PORT MAP (
    i0 => a(1),
    i1 => a(3),
    q => not_aux116,
    vdd => vdd,
    vss => vss
  );
  not_aux117_ins : inv_x2
  PORT MAP (
    i => aux117,
    nq => not_aux117,
    vdd => vdd,
    vss => vss
  );
  not_aux118_ins : inv_x2
  PORT MAP (
    i => aux118,
    nq => not_aux118,
    vdd => vdd,
    vss => vss
  );
  not_aux119_ins : on12_x1
  PORT MAP (
    i0 => a(3),
    i1 => a(1),
    q => not_aux119,
    vdd => vdd,
    vss => vss
  );
  not_aux120_ins : inv_x2
  PORT MAP (
    i => aux120,
    nq => not_aux120,
    vdd => vdd,
    vss => vss
  );
  not_aux121_ins : inv_x2
  PORT MAP (
    i => aux121,
    nq => not_aux121,
    vdd => vdd,
    vss => vss
  );
  not_aux122_ins : na2_x1
  PORT MAP (
    i0 => a(1),
    i1 => a(3),
    nq => not_aux122,
    vdd => vdd,
    vss => vss
  );
  not_aux123_ins : inv_x2
  PORT MAP (
    i => aux123,
    nq => not_aux123,
    vdd => vdd,
    vss => vss
  );
  not_aux124_ins : inv_x2
  PORT MAP (
    i => aux124,
    nq => not_aux124,
    vdd => vdd,
    vss => vss
  );
END RTL;
