Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Nov  3 15:38:50 2023
| Host              : EDGPC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation
| Design            : top_v2
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   20          
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (20)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: dnn_in_valid_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: dnn_inst/f_layer0/out_ready_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.671        0.000                      0                16387        0.010        0.000                      0                16387        4.718        0.000                       0                  7322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.250}      10.500          95.238          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.671        0.000                      0                16387        0.010        0.000                      0                16387        4.718        0.000                       0                  7322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][7]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 2.923ns (63.561%)  route 1.676ns (36.439%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.234     3.509    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X98Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.599 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2/O
                         net (fo=54, routed)          0.257     3.856    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2_n_0
    SLICE_X95Y321        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     3.954 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][5]_i_2__2/O
                         net (fo=3, routed)           0.094     4.047    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][5]_i_2__2_n_0
    SLICE_X95Y322        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.082 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][7]_i_2__2/O
                         net (fo=3, routed)           0.140     4.222    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][7]_i_2__2_n_0
    SLICE_X96Y321        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.273 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][7]_i_1__2/O
                         net (fo=2, routed)           0.287     4.560    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data0[7]
    SLICE_X98Y317        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.657 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.046     4.703    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][7]_INST_0_i_4_n_0
    SLICE_X98Y317        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     4.802 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.619     5.421    out_data[0]_OBUF[7]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     7.793 r  out_data[0][7]_INST_0/O
                         net (fo=0)                   0.000     7.793    out_data[0][7]
    A3                                                                r  out_data[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][6]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.922ns (65.507%)  route 1.539ns (34.493%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.234     3.509    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X98Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.599 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2/O
                         net (fo=54, routed)          0.257     3.856    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2_n_0
    SLICE_X95Y321        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     3.954 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][5]_i_2__2/O
                         net (fo=3, routed)           0.094     4.047    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][5]_i_2__2_n_0
    SLICE_X95Y322        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.082 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][7]_i_2__2/O
                         net (fo=3, routed)           0.139     4.221    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[7][7]_i_2__2_n_0
    SLICE_X96Y321        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.272 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_11/O
                         net (fo=1, routed)           0.086     4.358    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_11_n_0
    SLICE_X97Y321        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.393 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_8/O
                         net (fo=1, routed)           0.057     4.450    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_8_n_0
    SLICE_X97Y321        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.598 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_5/O
                         net (fo=1, routed)           0.086     4.684    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_5_n_0
    SLICE_X96Y321        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.723 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.587     5.310    out_data[0]_OBUF[6]
    E2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     7.655 r  out_data[0][6]_INST_0/O
                         net (fo=0)                   0.000     7.655    out_data[0][6]
    E2                                                                r  out_data[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][5]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 2.843ns (64.469%)  route 1.567ns (35.531%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.234     3.509    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X98Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.599 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2/O
                         net (fo=54, routed)          0.291     3.891    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2_n_0
    SLICE_X97Y326        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     3.989 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][5]_i_2__2/O
                         net (fo=3, routed)           0.101     4.090    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][5]_i_2__2_n_0
    SLICE_X97Y325        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     4.187 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][5]_i_1__2/O
                         net (fo=2, routed)           0.142     4.329    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data2[5]
    SLICE_X97Y322        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.426 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.184     4.610    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][5]_INST_0_i_2_n_0
    SLICE_X98Y320        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.645 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.614     5.259    out_data[0]_OBUF[5]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     7.604 r  out_data[0][5]_INST_0/O
                         net (fo=0)                   0.000     7.604    out_data[0][5]
    E3                                                                r  out_data[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][0]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 2.693ns (62.470%)  route 1.618ns (37.530%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.416     3.691    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X99Y322        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.789 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_4/O
                         net (fo=16, routed)          0.276     4.065    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][6]_INST_0_i_4_n_0
    SLICE_X97Y321        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.070     4.135 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.306     4.441    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][0]_INST_0_i_4_n_0
    SLICE_X98Y323        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.540 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.620     5.160    out_data[0]_OBUF[0]
    C4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     7.505 r  out_data[0][0]_INST_0/O
                         net (fo=0)                   0.000     7.505    out_data[0][0]
    C4                                                                r  out_data[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][3]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 2.747ns (64.275%)  route 1.527ns (35.725%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.234     3.509    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X98Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.599 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2/O
                         net (fo=54, routed)          0.298     3.897    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2_n_0
    SLICE_X95Y319        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     4.043 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[3][3]_i_1__2/O
                         net (fo=2, routed)           0.225     4.268    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data4[3]
    SLICE_X97Y323        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.318 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.139     4.457    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][3]_INST_0_i_3_n_0
    SLICE_X97Y320        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     4.492 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.631     5.123    out_data[0]_OBUF[3]
    D2                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     7.468 r  out_data[0][3]_INST_0/O
                         net (fo=0)                   0.000     7.468    out_data[0][3]
    D2                                                                r  out_data[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][4]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 2.869ns (67.657%)  route 1.371ns (32.343%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y320        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.275 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r_reg[3]/Q
                         net (fo=65, routed)          0.234     3.509    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/row_counter_r[3]
    SLICE_X98Y321        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.599 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2/O
                         net (fo=54, routed)          0.291     3.891    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/pos_counter_r[2]_i_2__2_n_0
    SLICE_X97Y326        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     3.989 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][5]_i_2__2/O
                         net (fo=3, routed)           0.098     4.087    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][5]_i_2__2_n_0
    SLICE_X97Y325        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.122 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[5][4]_i_1__2/O
                         net (fo=2, routed)           0.154     4.276    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data2[4]
    SLICE_X97Y322        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.400 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.130     4.530    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][4]_INST_0_i_2_n_0
    SLICE_X98Y322        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.627 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.464     5.091    out_data[0]_OBUF[4]
    C2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.344     7.434 r  out_data[0][4]_INST_0/O
                         net (fo=0)                   0.000     7.434    out_data[0][4]
    C2                                                                r  out_data[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][2]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 2.800ns (66.014%)  route 1.442ns (33.986%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.767ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.898     3.193    dnn_inst/dense_layer[3].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X99Y322        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y322        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.272 r  dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/Q
                         net (fo=65, routed)          0.295     3.567    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/in_start_sum
    SLICE_X98Y320        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     3.715 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[2][3]_i_2__2/O
                         net (fo=3, routed)           0.179     3.894    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[2][3]_i_2__2_n_0
    SLICE_X99Y319        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.945 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[2][2]_i_1__2/O
                         net (fo=2, routed)           0.279     4.224    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data5[2]
    SLICE_X97Y322        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.348 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.093     4.441    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][2]_INST_0_i_3_n_0
    SLICE_X97Y322        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     4.491 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.595     5.086    out_data[0]_OBUF[2]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.348     7.434 r  out_data[0][2]_INST_0/O
                         net (fo=0)                   0.000     7.434    out_data[0][2]
    B3                                                                r  out_data[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_data[0][1]
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 2.759ns (66.881%)  route 1.366ns (33.119%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.767ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.898     3.193    dnn_inst/dense_layer[3].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X99Y322        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y322        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.272 r  dnn_inst/dense_layer[3].fully_connected_layer/in_start_sum_reg/Q
                         net (fo=65, routed)          0.298     3.570    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/in_start_sum
    SLICE_X98Y320        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.719 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/totals_r[2][1]_i_1__2/O
                         net (fo=2, routed)           0.303     4.022    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/data5[1]
    SLICE_X97Y321        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.172 f  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.085     4.257    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][1]_INST_0_i_4_n_0
    SLICE_X97Y323        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.293 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_data[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.680     4.973    out_data[0]_OBUF[1]
    B4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     7.318 r  out_data[0][1]_INST_0/O
                         net (fo=0)                   0.000     7.318    out_data[0][1]
    B4                                                                r  out_data[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 conv_p/C1/conv_buffer/image_pos_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_ready
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 2.791ns (69.204%)  route 1.242ns (30.796%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.767ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.893     3.187    conv_p/C1/conv_buffer/clk_IBUF_BUFG
    SLICE_X91Y309        FDSE                                         r  conv_p/C1/conv_buffer/image_pos_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y309        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.266 r  conv_p/C1/conv_buffer/image_pos_r_reg[2]/Q
                         net (fo=4, routed)           0.250     3.516    conv_p/C1/conv_buffer/image_pos_r_reg[2]
    SLICE_X94Y310        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.605 r  conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_75/O
                         net (fo=1, routed)           0.016     3.621    conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_75_n_0
    SLICE_X94Y310        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.811 f  conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_24/CO[7]
                         net (fo=1, routed)           0.026     3.837    conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_24_n_0
    SLICE_X94Y311        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.859 f  conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_5/CO[7]
                         net (fo=1, routed)           0.326     4.185    conv_p/C1/conv_buffer/out_ready3
    SLICE_X96Y304        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.238 r  conv_p/C1/conv_buffer/out_ready_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.624     4.862    out_ready_OBUF
    C1                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.358     7.220 r  out_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.220    out_ready
    C1                                                                r  out_ready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/in_valid_sum_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            out_valid
                            (output port clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 2.529ns (67.321%)  route 1.228ns (32.679%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.500 - 10.500 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.767ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.934     3.229    dnn_inst/dense_layer[3].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X100Y321       FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_valid_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y321       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.308 r  dnn_inst/dense_layer[3].fully_connected_layer/in_valid_sum_reg/Q
                         net (fo=74, routed)          0.657     3.964    dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/in_valid_sum
    SLICE_X97Y319        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     4.052 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_sum/out_valid_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.571     4.623    out_valid_OBUF
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.362     6.986 r  out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     6.986    out_valid
    B1                                                                r  out_valid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500 r  
                         clock pessimism              0.000    10.500    
                         clock uncertainty           -0.035    10.465    
                         output delay                -2.000     8.465    
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.060ns (21.060%)  route 0.225ns (78.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Net Delay (Source):      1.616ns (routing 0.696ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.767ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.616     2.364    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/clk_IBUF_BUFG
    SLICE_X91Y299        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y299        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.424 r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/Q
                         net (fo=15, routed)          0.225     2.648    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/D[1]
    SLICE_X91Y301        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.900     3.194    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/clk_IBUF_BUFG
    SLICE_X91Y301        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/C
                         clock pessimism             -0.617     2.577    
    SLICE_X91Y301        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.639    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[0].s_block/out_partial_sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.059ns (39.597%)  route 0.090ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      1.665ns (routing 0.696ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.767ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.665     2.412    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[0].s_block/clk_IBUF_BUFG
    SLICE_X91Y307        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[0].s_block/out_partial_sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y307        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.471 r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[0].s_block/out_partial_sum_reg[4]/Q
                         net (fo=1, routed)           0.090     2.561    dnn_inst/dense_layer[2].fully_connected_layer/out_partial_sum[4]
    SLICE_X93Y307        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.873     3.167    dnn_inst/dense_layer[2].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X93Y307        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[7][4]/C
                         clock pessimism             -0.677     2.490    
    SLICE_X93Y307        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.550    dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/out_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.682%)  route 0.118ns (66.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.611ns (routing 0.696ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.767ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.611     2.359    dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/clk_IBUF_BUFG
    SLICE_X90Y288        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y288        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.419 r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[2]/Q
                         net (fo=11, routed)          0.118     2.537    dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/out_a_reg[6]_0[2]
    SLICE_X92Y290        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/out_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.841     3.135    dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/clk_IBUF_BUFG
    SLICE_X92Y290        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/out_a_reg[2]/C
                         clock pessimism             -0.673     2.462    
    SLICE_X92Y290        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.524    dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[0].sj[5].s_block/out_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Net Delay (Source):      1.615ns (routing 0.696ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.615     2.363    conv_p/C2/genblk1[5].pooling_layer/clk_IBUF_BUFG
    SLICE_X92Y243        FDRE                                         r  conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.421 r  conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[3][3]/Q
                         net (fo=1, routed)           0.069     2.490    conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[3]_10[3]
    SLICE_X92Y244        FDRE                                         r  conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    conv_p/C2/genblk1[5].pooling_layer/clk_IBUF_BUFG
    SLICE_X92Y244        FDRE                                         r  conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[4][3]/C
                         clock pessimism             -0.722     2.414    
    SLICE_X92Y244        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.476    conv_p/C2/genblk1[5].pooling_layer/data_stream_r_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[3].sj[5].s_block/out_partial_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[0].fully_connected_layer/in_data_sum_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Net Delay (Source):      1.636ns (routing 0.696ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.767ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.636     2.384    dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[3].sj[5].s_block/clk_IBUF_BUFG
    SLICE_X98Y284        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[3].sj[5].s_block/out_partial_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.443 r  dnn_inst/dense_layer[0].fully_connected_layer/systolic_array_multiplier/si[3].sj[5].s_block/out_partial_sum_reg[3]/Q
                         net (fo=1, routed)           0.105     2.548    dnn_inst/dense_layer[0].fully_connected_layer/out_data_sys[2]_245[3]
    SLICE_X99Y285        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/in_data_sum_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.849     3.143    dnn_inst/dense_layer[0].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X99Y285        FDRE                                         r  dnn_inst/dense_layer[0].fully_connected_layer/in_data_sum_reg[2][3]/C
                         clock pessimism             -0.673     2.471    
    SLICE_X99Y285        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.533    dnn_inst/dense_layer[0].fully_connected_layer/in_data_sum_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.951%)  route 0.122ns (67.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      1.661ns (routing 0.696ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.767ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.661     2.408    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/clk_IBUF_BUFG
    SLICE_X90Y315        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y315        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.468 r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_a_reg[1]/Q
                         net (fo=15, routed)          0.122     2.591    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/D[1]
    SLICE_X92Y314        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.895     3.189    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/clk_IBUF_BUFG
    SLICE_X92Y314        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]/C
                         clock pessimism             -0.677     2.513    
    SLICE_X92Y314        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.575    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_partial_sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Net Delay (Source):      1.675ns (routing 0.696ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.767ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.675     2.423    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/clk_IBUF_BUFG
    SLICE_X95Y316        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_partial_sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y316        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.482 r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[4].s_block/out_partial_sum_reg[7]/Q
                         net (fo=1, routed)           0.068     2.550    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier_n_35
    SLICE_X95Y315        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.904     3.198    dnn_inst/dense_layer[2].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X95Y315        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[3][7]/C
                         clock pessimism             -0.727     2.472    
    SLICE_X95Y315        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.534    dnn_inst/dense_layer[2].fully_connected_layer/in_data_sum_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.892%)  route 0.126ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      1.666ns (routing 0.696ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.767ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.666     2.414    dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/clk_IBUF_BUFG
    SLICE_X95Y323        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.473 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[7]/Q
                         net (fo=1, routed)           0.126     2.599    dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier_n_27
    SLICE_X96Y324        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.905     3.199    dnn_inst/dense_layer[3].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X96Y324        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[4][7]/C
                         clock pessimism             -0.677     2.523    
    SLICE_X96Y324        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.583    dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[1].fully_connected_layer/in_data_sum_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Net Delay (Source):      1.670ns (routing 0.696ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.767ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.670     2.418    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/clk_IBUF_BUFG
    SLICE_X91Y300        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.476 r  dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier/si[0].sj[3].s_block/out_partial_sum_reg[3]/Q
                         net (fo=1, routed)           0.068     2.544    dnn_inst/dense_layer[1].fully_connected_layer/systolic_array_multiplier_n_31
    SLICE_X91Y301        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/in_data_sum_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.895     3.189    dnn_inst/dense_layer[1].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X91Y301        FDRE                                         r  dnn_inst/dense_layer[1].fully_connected_layer/in_data_sum_reg[4][3]/C
                         clock pessimism             -0.725     2.464    
    SLICE_X91Y301        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.526    dnn_inst/dense_layer[1].fully_connected_layer/in_data_sum_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[1].s_block/out_partial_sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      1.672ns (routing 0.696ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.767ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.672     2.420    dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[1].s_block/clk_IBUF_BUFG
    SLICE_X99Y324        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[1].s_block/out_partial_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y324        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.478 r  dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier/si[0].sj[1].s_block/out_partial_sum_reg[0]/Q
                         net (fo=1, routed)           0.112     2.590    dnn_inst/dense_layer[3].fully_connected_layer/systolic_array_multiplier_n_18
    SLICE_X98Y323        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.893     3.188    dnn_inst/dense_layer[3].fully_connected_layer/clk_IBUF_BUFG
    SLICE_X98Y323        FDRE                                         r  dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[6][0]/C
                         clock pessimism             -0.677     2.511    
    SLICE_X98Y323        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.571    dnn_inst/dense_layer[3].fully_connected_layer/in_data_sum_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.250 }
Period(ns):         10.500
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.500      9.210      BUFGCE_HDIO_X2Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[0]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[1]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[2]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[3]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[4]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[5]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[6]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y261    dnn_inst/f_layer0/gen_PEs[4].flat_pe/s_del[2].buffer_reg[0]_srl3___dnn_inst_f_layer0_gen_PEs_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.500      9.436      SLICE_X104Y261    dnn_inst/f_layer0/gen_PEs[4].flat_pe/s_del[2].buffer_reg[1]_srl3___dnn_inst_f_layer0_gen_PEs_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[0]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[0]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[1]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[1]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[2]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[2]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[3]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[3]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[4]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[4]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[0]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[0]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[1]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[1]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[2]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[2]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[3]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[3]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[4]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.250       4.718      SLICE_X104Y257    dnn_inst/f_layer0/gen_PEs[3].flat_pe/s_del[1].buffer_reg[4]_srl2___dnn_inst_f_layer0_gen_PEs_r_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dnn_in_data_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.760ns  (logic 0.176ns (23.158%)  route 0.584ns (76.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.767ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.857     3.152    clk_IBUF_BUFG
    SLICE_X98Y250        FDRE                                         r  dnn_in_data_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.231 r  dnn_in_data_reg[7][0]/Q
                         net (fo=1, routed)           0.250     3.481    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[0]
    SLICE_X99Y256        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.578 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]_i_1/O
                         net (fo=1, routed)           0.334     3.912    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.721ns  (logic 0.147ns (20.394%)  route 0.574ns (79.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.208     3.423    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X98Y254        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.491 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]_i_1/O
                         net (fo=1, routed)           0.366     3.857    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]_i_1_n_0
    SLICE_X98Y262        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.237ns (33.680%)  route 0.467ns (66.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.120     3.335    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X99Y256        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     3.493 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]_i_1/O
                         net (fo=1, routed)           0.347     3.840    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]_i_1_n_0
    SLICE_X98Y260        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.644ns  (logic 0.183ns (28.425%)  route 0.461ns (71.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.163     3.378    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X98Y254        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.482 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]_i_1/O
                         net (fo=1, routed)           0.298     3.780    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]_i_1_n_0
    SLICE_X98Y262        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.625ns  (logic 0.129ns (20.646%)  route 0.496ns (79.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.208     3.423    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X98Y254        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.473 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]_i_1/O
                         net (fo=1, routed)           0.288     3.761    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.601ns  (logic 0.169ns (28.129%)  route 0.432ns (71.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.163     3.378    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X98Y254        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.468 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]_i_1/O
                         net (fo=1, routed)           0.269     3.737    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.542ns  (logic 0.229ns (42.276%)  route 0.313ns (57.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.767ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.842     3.136    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.215 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.120     3.335    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X99Y256        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.485 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_i_1/O
                         net (fo=1, routed)           0.193     3.678    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_i_1_n_0
    SLICE_X99Y256        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dnn_in_data_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.062ns (27.556%)  route 0.163ns (72.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.424ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.025     1.528    clk_IBUF_BUFG
    SLICE_X98Y253        FDRE                                         r  dnn_in_data_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y253        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.567 r  dnn_in_data_reg[7][2]/Q
                         net (fo=1, routed)           0.047     1.614    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[2]
    SLICE_X98Y254        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.637 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]_i_1/O
                         net (fo=1, routed)           0.116     1.753    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_in_data_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.024ns (routing 0.424ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.024     1.527    clk_IBUF_BUFG
    SLICE_X99Y252        FDRE                                         r  dnn_in_data_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y252        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.566 r  dnn_in_data_reg[7][6]/Q
                         net (fo=1, routed)           0.078     1.644    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[6]
    SLICE_X99Y256        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.685 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_i_1/O
                         net (fo=1, routed)           0.080     1.765    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_i_1_n_0
    SLICE_X99Y256        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_in_data_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.098ns (38.281%)  route 0.158ns (61.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.424ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.022     1.525    clk_IBUF_BUFG
    SLICE_X98Y254        FDRE                                         r  dnn_in_data_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y254        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.564 r  dnn_in_data_reg[7][4]/Q
                         net (fo=1, routed)           0.032     1.596    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[4]
    SLICE_X98Y254        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.655 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]_i_1/O
                         net (fo=1, routed)           0.126     1.781    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_in_data_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.072ns (25.352%)  route 0.212ns (74.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.424ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.022     1.525    clk_IBUF_BUFG
    SLICE_X98Y253        FDRE                                         r  dnn_in_data_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y253        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.564 r  dnn_in_data_reg[7][3]/Q
                         net (fo=1, routed)           0.048     1.612    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[3]
    SLICE_X98Y254        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.645 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]_i_1/O
                         net (fo=1, routed)           0.164     1.809    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]_i_1_n_0
    SLICE_X98Y262        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_in_data_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.078ns (27.083%)  route 0.210ns (72.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.023ns (routing 0.424ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.023     1.526    clk_IBUF_BUFG
    SLICE_X98Y251        FDRE                                         r  dnn_in_data_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y251        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.565 r  dnn_in_data_reg[7][1]/Q
                         net (fo=1, routed)           0.075     1.640    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[1]
    SLICE_X98Y254        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.039     1.679 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]_i_1/O
                         net (fo=1, routed)           0.135     1.814    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]_i_1_n_0
    SLICE_X98Y262        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_in_data_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.059ns (20.415%)  route 0.230ns (79.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.025ns (routing 0.424ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.025     1.528    clk_IBUF_BUFG
    SLICE_X98Y254        FDRE                                         r  dnn_in_data_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y254        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.567 r  dnn_in_data_reg[7][5]/Q
                         net (fo=1, routed)           0.073     1.640    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111105]_0[5]
    SLICE_X99Y256        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.660 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]_i_1/O
                         net (fo=1, routed)           0.157     1.817    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]_i_1_n_0
    SLICE_X98Y260        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dnn_inst/f_layer0/out_ready_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.074ns (22.893%)  route 0.249ns (77.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.424ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.019     1.523    dnn_inst/f_layer0/clk_IBUF_BUFG
    SLICE_X99Y255        FDSE                                         r  dnn_inst/f_layer0/out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y255        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.562 r  dnn_inst/f_layer0/out_ready_reg/Q
                         net (fo=67, routed)          0.104     1.666    dnn_inst/f_layer0/gen_PEs[0].flat_pe/counter_r_reg[2]_0
    SLICE_X99Y256        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.701 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]_i_1/O
                         net (fo=1, routed)           0.145     1.846    dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]_i_1_n_0
    SLICE_X98Y261        LDCE                                         r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3692 Endpoints
Min Delay          3692 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.570ns (13.975%)  route 3.510ns (86.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.696ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.510     4.080    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.691     2.439    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][4]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.570ns (13.975%)  route 3.510ns (86.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.696ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.510     4.080    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.691     2.439    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[2][5]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.570ns (13.975%)  route 3.510ns (86.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.696ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.510     4.080    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.691     2.439    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][4]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.570ns (13.975%)  route 3.510ns (86.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.696ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.510     4.080    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.691     2.439    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[3][5]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.570ns (13.975%)  route 3.510ns (86.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.696ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.510     4.080    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.691     2.439    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y304        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][5]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 0.570ns (14.006%)  route 3.501ns (85.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.696ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.501     4.071    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.690     2.438    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[4][4]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 0.570ns (14.006%)  route 3.501ns (85.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.696ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.501     4.071    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.690     2.438    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[7][5]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 0.570ns (14.009%)  route 3.500ns (85.991%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.696ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.500     4.070    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.690     2.438    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][5]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 0.570ns (14.009%)  route 3.500ns (85.991%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.696ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.500     4.070    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.690     2.438    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X96Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[5][4]/C

Slack:                    inf
  Source:                 in_load_weights[1]
                            (input port)
  Destination:            dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.067ns  (logic 0.570ns (14.020%)  route 3.497ns (85.980%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.686ns (routing 0.696ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  in_load_weights[1] (IN)
                         net (fo=0)                   0.000     0.000    in_load_weights_IBUF[1]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 r  in_load_weights_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    in_load_weights_IBUF[1]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 r  in_load_weights_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=512, routed)         3.497     4.067    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/in_load_weights[0]
    SLICE_X97Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.686     2.434    dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/clk_IBUF_BUFG
    SLICE_X97Y303        FDRE                                         r  dnn_inst/dense_layer[2].fully_connected_layer/systolic_array_multiplier/si[0].sj[6].s_block/stored_b_reg[1][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.076ns (52.751%)  route 0.068ns (47.249%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.148ns (routing 0.476ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
    SLICE_X98Y261        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/Q
                         net (fo=4, routed)           0.053     0.114    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][2]
    SLICE_X98Y262        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.129 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[2][2]_i_1/O
                         net (fo=1, routed)           0.015     0.144    dnn_inst/fl_out_data[2]_355[2]
    SLICE_X98Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.148     1.964    dnn_inst/clk_IBUF_BUFG
    SLICE_X98Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[2][2]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.074ns (51.146%)  route 0.071ns (48.854%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.476ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y260        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
    SLICE_X98Y260        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/Q
                         net (fo=4, routed)           0.055     0.115    dnn_inst/f_layer0/gen_PEs[0].flat_pe/out_ready_reg[5]
    SLICE_X98Y260        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.129 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/fl_out_data_p[3][5]_i_1/O
                         net (fo=1, routed)           0.016     0.145    dnn_inst/fl_out_data[3]_356[5]
    SLICE_X98Y260        FDRE                                         r  dnn_inst/fl_out_data_p_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.149     1.965    dnn_inst/clk_IBUF_BUFG
    SLICE_X98Y260        FDRE                                         r  dnn_inst/fl_out_data_p_reg[3][5]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.096ns (57.936%)  route 0.070ns (42.064%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.155ns (routing 0.476ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
    SLICE_X98Y261        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/Q
                         net (fo=4, routed)           0.054     0.115    dnn_inst/f_layer0/gen_PEs[0].flat_pe/out_ready_reg[2]
    SLICE_X99Y261        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.150 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/fl_out_data_p[1][2]_i_1/O
                         net (fo=1, routed)           0.016     0.166    dnn_inst/fl_out_data[1]_357[2]
    SLICE_X99Y261        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.155     1.972    dnn_inst/clk_IBUF_BUFG
    SLICE_X99Y261        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][2]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.096ns (57.589%)  route 0.071ns (42.411%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.155ns (routing 0.476ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/G
    SLICE_X98Y261        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111109]/Q
                         net (fo=4, routed)           0.054     0.115    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][2]
    SLICE_X99Y261        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     0.150 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[0][2]_i_1/O
                         net (fo=1, routed)           0.017     0.167    dnn_inst/fl_out_data[0]_358[2]
    SLICE_X99Y261        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.155     1.972    dnn_inst/clk_IBUF_BUFG
    SLICE_X99Y261        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][2]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.074ns (40.723%)  route 0.108ns (59.277%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.476ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y260        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
    SLICE_X98Y260        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/Q
                         net (fo=4, routed)           0.092     0.152    dnn_inst/f_layer0/gen_PEs[0].flat_pe/out_ready_reg[5]
    SLICE_X98Y266        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.166 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/fl_out_data_p[1][5]_i_1/O
                         net (fo=1, routed)           0.016     0.182    dnn_inst/fl_out_data[1]_357[5]
    SLICE_X98Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.149     1.966    dnn_inst/clk_IBUF_BUFG
    SLICE_X98Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][5]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.074ns (40.280%)  route 0.110ns (59.720%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.476ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y260        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/G
    SLICE_X98Y260        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111106]/Q
                         net (fo=4, routed)           0.093     0.153    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][5]
    SLICE_X98Y266        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.167 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[0][5]_i_1/O
                         net (fo=1, routed)           0.017     0.184    dnn_inst/fl_out_data[0]_358[5]
    SLICE_X98Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.149     1.966    dnn_inst/clk_IBUF_BUFG
    SLICE_X98Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][5]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.234%)  route 0.102ns (54.766%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.148ns (routing 0.476ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y262        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/G
    SLICE_X98Y262        LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111110]/Q
                         net (fo=4, routed)           0.087     0.148    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][1]
    SLICE_X99Y266        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.171 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[2][1]_i_1/O
                         net (fo=1, routed)           0.015     0.186    dnn_inst/fl_out_data[2]_355[1]
    SLICE_X99Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.148     1.964    dnn_inst/clk_IBUF_BUFG
    SLICE_X99Y266        FDRE                                         r  dnn_inst/fl_out_data_p_reg[2][1]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.073ns (38.299%)  route 0.118ns (61.701%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.476ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/G
    SLICE_X98Y261        LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111111]/Q
                         net (fo=4, routed)           0.102     0.161    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][0]
    SLICE_X98Y265        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.175 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[0][0]_i_1/O
                         net (fo=1, routed)           0.016     0.191    dnn_inst/fl_out_data[0]_358[0]
    SLICE_X98Y265        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.149     1.966    dnn_inst/clk_IBUF_BUFG
    SLICE_X98Y265        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][0]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.074ns (38.402%)  route 0.119ns (61.598%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.476ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y262        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/G
    SLICE_X98Y262        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/Q
                         net (fo=4, routed)           0.103     0.163    dnn_inst/f_layer0/gen_PEs[0].flat_pe/out_ready_reg[3]
    SLICE_X97Y262        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.177 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/fl_out_data_p[1][3]_i_1/O
                         net (fo=1, routed)           0.016     0.193    dnn_inst/fl_out_data[1]_357[3]
    SLICE_X97Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.157     1.973    dnn_inst/clk_IBUF_BUFG
    SLICE_X97Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[1][3]/C

Slack:                    inf
  Source:                 dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/G
                            (positive level-sensitive latch)
  Destination:            dnn_inst/fl_out_data_p_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.074ns (38.204%)  route 0.120ns (61.796%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.476ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y262        LDCE                         0.000     0.000 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/G
    SLICE_X98Y262        LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  dnn_inst/f_layer0/gen_PEs[0].flat_pe/in_data_c[-1111111108]/Q
                         net (fo=4, routed)           0.103     0.163    dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p_reg[2][6][3]
    SLICE_X97Y262        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.177 r  dnn_inst/f_layer0/gen_PEs[1].flat_pe/fl_out_data_p[0][3]_i_1/O
                         net (fo=1, routed)           0.017     0.194    dnn_inst/fl_out_data[0]_358[3]
    SLICE_X97Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=7321, routed)        1.157     1.973    dnn_inst/clk_IBUF_BUFG
    SLICE_X97Y262        FDRE                                         r  dnn_inst/fl_out_data_p_reg[0][3]/C





