# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/Downloads/delay_module.v" \
"../../../../lab4.srcs/sources_1/new/simple_arithmetic.v" \
"../../../../lab4.srcs/sim_1/new/tb_simple_arithmetic.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
