"VCXO_In",19.608,"CLK0_PAD","CLK0_PAD"
"uart0clk",19.608,"DMMainPorts_1/Uart0BitClockDiv/clko_i:Q","DMMainPorts_1/Uart0BitClockDiv/clko_i:Q"
"uart0txclk",19.608,"DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q"
"uart1clk",19.608,"DMMainPorts_1/Uart1BitClockDiv/clko_i:Q","DMMainPorts_1/Uart1BitClockDiv/clko_i:Q"
"uart1txclk",19.608,"DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q"
"uart2clk",19.608,"DMMainPorts_1/Uart2BitClockDiv/clko_i:Q","DMMainPorts_1/Uart2BitClockDiv/clko_i:Q"
"uart2txclk",19.608,"DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q"
"uart3clk",19.608,"DMMainPorts_1/Uart3BitClockDiv/clko_i:Q","DMMainPorts_1/Uart3BitClockDiv/clko_i:Q"
"uart3txclk",19.608,"DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q","DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q"
"uC_Internal",,"EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
"MasterClk",9.804,"FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0","FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0"
