#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24074e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24554d0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2405810 .functor NOT 1, L_0x247fb20, C4<0>, C4<0>, C4<0>;
L_0x24568f0 .functor XOR 8, L_0x247f690, L_0x247f850, C4<00000000>, C4<00000000>;
L_0x247fa10 .functor XOR 8, L_0x24568f0, L_0x247f940, C4<00000000>, C4<00000000>;
v0x247d220_0 .net *"_ivl_10", 7 0, L_0x247f940;  1 drivers
v0x247d320_0 .net *"_ivl_12", 7 0, L_0x247fa10;  1 drivers
v0x247d400_0 .net *"_ivl_2", 7 0, L_0x247f5f0;  1 drivers
v0x247d4c0_0 .net *"_ivl_4", 7 0, L_0x247f690;  1 drivers
v0x247d5a0_0 .net *"_ivl_6", 7 0, L_0x247f850;  1 drivers
v0x247d6d0_0 .net *"_ivl_8", 7 0, L_0x24568f0;  1 drivers
v0x247d7b0_0 .net "areset", 0 0, L_0x2405c20;  1 drivers
v0x247d850_0 .var "clk", 0 0;
v0x247d8f0_0 .net "predict_history_dut", 6 0, v0x247c5b0_0;  1 drivers
v0x247da40_0 .net "predict_history_ref", 6 0, L_0x247f410;  1 drivers
v0x247dae0_0 .net "predict_pc", 6 0, L_0x247e6a0;  1 drivers
v0x247db80_0 .net "predict_taken_dut", 0 0, v0x247c7f0_0;  1 drivers
v0x247dc20_0 .net "predict_taken_ref", 0 0, L_0x247f250;  1 drivers
v0x247dcc0_0 .net "predict_valid", 0 0, v0x24796b0_0;  1 drivers
v0x247dd60_0 .var/2u "stats1", 223 0;
v0x247de00_0 .var/2u "strobe", 0 0;
v0x247dec0_0 .net "tb_match", 0 0, L_0x247fb20;  1 drivers
v0x247e070_0 .net "tb_mismatch", 0 0, L_0x2405810;  1 drivers
v0x247e110_0 .net "train_history", 6 0, L_0x247ec50;  1 drivers
v0x247e1d0_0 .net "train_mispredicted", 0 0, L_0x247eaf0;  1 drivers
v0x247e270_0 .net "train_pc", 6 0, L_0x247ede0;  1 drivers
v0x247e330_0 .net "train_taken", 0 0, L_0x247e8d0;  1 drivers
v0x247e3d0_0 .net "train_valid", 0 0, v0x247a030_0;  1 drivers
v0x247e470_0 .net "wavedrom_enable", 0 0, v0x247a100_0;  1 drivers
v0x247e510_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x247a1a0_0;  1 drivers
v0x247e5b0_0 .net "wavedrom_title", 511 0, v0x247a280_0;  1 drivers
L_0x247f5f0 .concat [ 7 1 0 0], L_0x247f410, L_0x247f250;
L_0x247f690 .concat [ 7 1 0 0], L_0x247f410, L_0x247f250;
L_0x247f850 .concat [ 7 1 0 0], v0x247c5b0_0, v0x247c7f0_0;
L_0x247f940 .concat [ 7 1 0 0], L_0x247f410, L_0x247f250;
L_0x247fb20 .cmp/eeq 8, L_0x247f5f0, L_0x247fa10;
S_0x244b130 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x24554d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2404b90 .param/l "LNT" 0 3 22, C4<01>;
P_0x2404bd0 .param/l "LT" 0 3 22, C4<10>;
P_0x2404c10 .param/l "SNT" 0 3 22, C4<00>;
P_0x2404c50 .param/l "ST" 0 3 22, C4<11>;
P_0x2404c90 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x2406100 .functor XOR 7, v0x2477850_0, L_0x247e6a0, C4<0000000>, C4<0000000>;
L_0x2431490 .functor XOR 7, L_0x247ec50, L_0x247ede0, C4<0000000>, C4<0000000>;
v0x2444370_0 .net *"_ivl_11", 0 0, L_0x247f160;  1 drivers
L_0x7fe611fff1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2444640_0 .net *"_ivl_12", 0 0, L_0x7fe611fff1c8;  1 drivers
L_0x7fe611fff210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2405880_0 .net *"_ivl_16", 6 0, L_0x7fe611fff210;  1 drivers
v0x2405ac0_0 .net *"_ivl_4", 1 0, L_0x247ef70;  1 drivers
v0x2405c90_0 .net *"_ivl_6", 8 0, L_0x247f070;  1 drivers
L_0x7fe611fff180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24061f0_0 .net *"_ivl_9", 1 0, L_0x7fe611fff180;  1 drivers
v0x2477530_0 .net "areset", 0 0, L_0x2405c20;  alias, 1 drivers
v0x24775f0_0 .net "clk", 0 0, v0x247d850_0;  1 drivers
v0x24776b0 .array "pht", 0 127, 1 0;
v0x2477770_0 .net "predict_history", 6 0, L_0x247f410;  alias, 1 drivers
v0x2477850_0 .var "predict_history_r", 6 0;
v0x2477930_0 .net "predict_index", 6 0, L_0x2406100;  1 drivers
v0x2477a10_0 .net "predict_pc", 6 0, L_0x247e6a0;  alias, 1 drivers
v0x2477af0_0 .net "predict_taken", 0 0, L_0x247f250;  alias, 1 drivers
v0x2477bb0_0 .net "predict_valid", 0 0, v0x24796b0_0;  alias, 1 drivers
v0x2477c70_0 .net "train_history", 6 0, L_0x247ec50;  alias, 1 drivers
v0x2477d50_0 .net "train_index", 6 0, L_0x2431490;  1 drivers
v0x2477e30_0 .net "train_mispredicted", 0 0, L_0x247eaf0;  alias, 1 drivers
v0x2477ef0_0 .net "train_pc", 6 0, L_0x247ede0;  alias, 1 drivers
v0x2477fd0_0 .net "train_taken", 0 0, L_0x247e8d0;  alias, 1 drivers
v0x2478090_0 .net "train_valid", 0 0, v0x247a030_0;  alias, 1 drivers
E_0x2416dd0 .event posedge, v0x2477530_0, v0x24775f0_0;
L_0x247ef70 .array/port v0x24776b0, L_0x247f070;
L_0x247f070 .concat [ 7 2 0 0], L_0x2406100, L_0x7fe611fff180;
L_0x247f160 .part L_0x247ef70, 1, 1;
L_0x247f250 .functor MUXZ 1, L_0x7fe611fff1c8, L_0x247f160, v0x24796b0_0, C4<>;
L_0x247f410 .functor MUXZ 7, L_0x7fe611fff210, v0x2477850_0, v0x24796b0_0, C4<>;
S_0x240af50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 30, 3 30 0, S_0x244b130;
 .timescale -12 -12;
v0x2443f50_0 .var/i "i", 31 0;
S_0x24782b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x24554d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2478460 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2405c20 .functor BUFZ 1, v0x2479780_0, C4<0>, C4<0>, C4<0>;
L_0x7fe611fff0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2478f40_0 .net *"_ivl_10", 0 0, L_0x7fe611fff0a8;  1 drivers
L_0x7fe611fff0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2479020_0 .net *"_ivl_14", 6 0, L_0x7fe611fff0f0;  1 drivers
L_0x7fe611fff138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2479100_0 .net *"_ivl_18", 6 0, L_0x7fe611fff138;  1 drivers
L_0x7fe611fff018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x24791c0_0 .net *"_ivl_2", 6 0, L_0x7fe611fff018;  1 drivers
L_0x7fe611fff060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24792a0_0 .net *"_ivl_6", 0 0, L_0x7fe611fff060;  1 drivers
v0x24793d0_0 .net "areset", 0 0, L_0x2405c20;  alias, 1 drivers
v0x2479470_0 .net "clk", 0 0, v0x247d850_0;  alias, 1 drivers
v0x2479540_0 .net "predict_pc", 6 0, L_0x247e6a0;  alias, 1 drivers
v0x2479610_0 .var "predict_pc_r", 6 0;
v0x24796b0_0 .var "predict_valid", 0 0;
v0x2479780_0 .var "reset", 0 0;
v0x2479820_0 .net "tb_match", 0 0, L_0x247fb20;  alias, 1 drivers
v0x24798e0_0 .net "train_history", 6 0, L_0x247ec50;  alias, 1 drivers
v0x24799d0_0 .var "train_history_r", 6 0;
v0x2479a90_0 .net "train_mispredicted", 0 0, L_0x247eaf0;  alias, 1 drivers
v0x2479b60_0 .var "train_mispredicted_r", 0 0;
v0x2479c00_0 .net "train_pc", 6 0, L_0x247ede0;  alias, 1 drivers
v0x2479e00_0 .var "train_pc_r", 6 0;
v0x2479ec0_0 .net "train_taken", 0 0, L_0x247e8d0;  alias, 1 drivers
v0x2479f90_0 .var "train_taken_r", 0 0;
v0x247a030_0 .var "train_valid", 0 0;
v0x247a100_0 .var "wavedrom_enable", 0 0;
v0x247a1a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x247a280_0 .var "wavedrom_title", 511 0;
E_0x2416270/0 .event negedge, v0x24775f0_0;
E_0x2416270/1 .event posedge, v0x24775f0_0;
E_0x2416270 .event/or E_0x2416270/0, E_0x2416270/1;
L_0x247e6a0 .functor MUXZ 7, L_0x7fe611fff018, v0x2479610_0, v0x24796b0_0, C4<>;
L_0x247e8d0 .functor MUXZ 1, L_0x7fe611fff060, v0x2479f90_0, v0x247a030_0, C4<>;
L_0x247eaf0 .functor MUXZ 1, L_0x7fe611fff0a8, v0x2479b60_0, v0x247a030_0, C4<>;
L_0x247ec50 .functor MUXZ 7, L_0x7fe611fff0f0, v0x24799d0_0, v0x247a030_0, C4<>;
L_0x247ede0 .functor MUXZ 7, L_0x7fe611fff138, v0x2479e00_0, v0x247a030_0, C4<>;
S_0x2478520 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x24782b0;
 .timescale -12 -12;
v0x2478780_0 .var/2u "arfail", 0 0;
v0x2478860_0 .var "async", 0 0;
v0x2478920_0 .var/2u "datafail", 0 0;
v0x24789c0_0 .var/2u "srfail", 0 0;
E_0x2416020 .event posedge, v0x24775f0_0;
E_0x23f79f0 .event negedge, v0x24775f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2416020;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x23f79f0;
    %load/vec4 v0x2479820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2478920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %wait E_0x2416020;
    %load/vec4 v0x2479820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2478780_0, 0, 1;
    %wait E_0x2416020;
    %load/vec4 v0x2479820_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x24789c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %load/vec4 v0x24789c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2478780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2478860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2478920_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2478860_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2478a80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x24782b0;
 .timescale -12 -12;
v0x2478c80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2478d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x24782b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x247a500 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x24554d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x2420150 .functor XOR 7, L_0x247e6a0, v0x247c5b0_0, C4<0000000>, C4<0000000>;
v0x247b230_0 .net "areset", 0 0, L_0x2405c20;  alias, 1 drivers
v0x247b340_0 .net "clk", 0 0, v0x247d850_0;  alias, 1 drivers
v0x247b450_0 .net "index", 6 0, L_0x2420150;  1 drivers
v0x247b4f0 .array "pht", 0 127, 1 0;
v0x247c5b0_0 .var "predict_history", 6 0;
v0x247c6e0_0 .net "predict_pc", 6 0, L_0x247e6a0;  alias, 1 drivers
v0x247c7f0_0 .var "predict_taken", 0 0;
v0x247c8b0_0 .net "predict_valid", 0 0, v0x24796b0_0;  alias, 1 drivers
v0x247c9a0_0 .net "train_history", 6 0, L_0x247ec50;  alias, 1 drivers
v0x247ca60_0 .net "train_mispredicted", 0 0, L_0x247eaf0;  alias, 1 drivers
v0x247cb50_0 .net "train_pc", 6 0, L_0x247ede0;  alias, 1 drivers
v0x247cc60_0 .net "train_taken", 0 0, L_0x247e8d0;  alias, 1 drivers
v0x247cd50_0 .net "train_valid", 0 0, v0x247a030_0;  alias, 1 drivers
v0x247b4f0_0 .array/port v0x247b4f0, 0;
v0x247b4f0_1 .array/port v0x247b4f0, 1;
E_0x245d350/0 .event anyedge, v0x2477bb0_0, v0x247b450_0, v0x247b4f0_0, v0x247b4f0_1;
v0x247b4f0_2 .array/port v0x247b4f0, 2;
v0x247b4f0_3 .array/port v0x247b4f0, 3;
v0x247b4f0_4 .array/port v0x247b4f0, 4;
v0x247b4f0_5 .array/port v0x247b4f0, 5;
E_0x245d350/1 .event anyedge, v0x247b4f0_2, v0x247b4f0_3, v0x247b4f0_4, v0x247b4f0_5;
v0x247b4f0_6 .array/port v0x247b4f0, 6;
v0x247b4f0_7 .array/port v0x247b4f0, 7;
v0x247b4f0_8 .array/port v0x247b4f0, 8;
v0x247b4f0_9 .array/port v0x247b4f0, 9;
E_0x245d350/2 .event anyedge, v0x247b4f0_6, v0x247b4f0_7, v0x247b4f0_8, v0x247b4f0_9;
v0x247b4f0_10 .array/port v0x247b4f0, 10;
v0x247b4f0_11 .array/port v0x247b4f0, 11;
v0x247b4f0_12 .array/port v0x247b4f0, 12;
v0x247b4f0_13 .array/port v0x247b4f0, 13;
E_0x245d350/3 .event anyedge, v0x247b4f0_10, v0x247b4f0_11, v0x247b4f0_12, v0x247b4f0_13;
v0x247b4f0_14 .array/port v0x247b4f0, 14;
v0x247b4f0_15 .array/port v0x247b4f0, 15;
v0x247b4f0_16 .array/port v0x247b4f0, 16;
v0x247b4f0_17 .array/port v0x247b4f0, 17;
E_0x245d350/4 .event anyedge, v0x247b4f0_14, v0x247b4f0_15, v0x247b4f0_16, v0x247b4f0_17;
v0x247b4f0_18 .array/port v0x247b4f0, 18;
v0x247b4f0_19 .array/port v0x247b4f0, 19;
v0x247b4f0_20 .array/port v0x247b4f0, 20;
v0x247b4f0_21 .array/port v0x247b4f0, 21;
E_0x245d350/5 .event anyedge, v0x247b4f0_18, v0x247b4f0_19, v0x247b4f0_20, v0x247b4f0_21;
v0x247b4f0_22 .array/port v0x247b4f0, 22;
v0x247b4f0_23 .array/port v0x247b4f0, 23;
v0x247b4f0_24 .array/port v0x247b4f0, 24;
v0x247b4f0_25 .array/port v0x247b4f0, 25;
E_0x245d350/6 .event anyedge, v0x247b4f0_22, v0x247b4f0_23, v0x247b4f0_24, v0x247b4f0_25;
v0x247b4f0_26 .array/port v0x247b4f0, 26;
v0x247b4f0_27 .array/port v0x247b4f0, 27;
v0x247b4f0_28 .array/port v0x247b4f0, 28;
v0x247b4f0_29 .array/port v0x247b4f0, 29;
E_0x245d350/7 .event anyedge, v0x247b4f0_26, v0x247b4f0_27, v0x247b4f0_28, v0x247b4f0_29;
v0x247b4f0_30 .array/port v0x247b4f0, 30;
v0x247b4f0_31 .array/port v0x247b4f0, 31;
v0x247b4f0_32 .array/port v0x247b4f0, 32;
v0x247b4f0_33 .array/port v0x247b4f0, 33;
E_0x245d350/8 .event anyedge, v0x247b4f0_30, v0x247b4f0_31, v0x247b4f0_32, v0x247b4f0_33;
v0x247b4f0_34 .array/port v0x247b4f0, 34;
v0x247b4f0_35 .array/port v0x247b4f0, 35;
v0x247b4f0_36 .array/port v0x247b4f0, 36;
v0x247b4f0_37 .array/port v0x247b4f0, 37;
E_0x245d350/9 .event anyedge, v0x247b4f0_34, v0x247b4f0_35, v0x247b4f0_36, v0x247b4f0_37;
v0x247b4f0_38 .array/port v0x247b4f0, 38;
v0x247b4f0_39 .array/port v0x247b4f0, 39;
v0x247b4f0_40 .array/port v0x247b4f0, 40;
v0x247b4f0_41 .array/port v0x247b4f0, 41;
E_0x245d350/10 .event anyedge, v0x247b4f0_38, v0x247b4f0_39, v0x247b4f0_40, v0x247b4f0_41;
v0x247b4f0_42 .array/port v0x247b4f0, 42;
v0x247b4f0_43 .array/port v0x247b4f0, 43;
v0x247b4f0_44 .array/port v0x247b4f0, 44;
v0x247b4f0_45 .array/port v0x247b4f0, 45;
E_0x245d350/11 .event anyedge, v0x247b4f0_42, v0x247b4f0_43, v0x247b4f0_44, v0x247b4f0_45;
v0x247b4f0_46 .array/port v0x247b4f0, 46;
v0x247b4f0_47 .array/port v0x247b4f0, 47;
v0x247b4f0_48 .array/port v0x247b4f0, 48;
v0x247b4f0_49 .array/port v0x247b4f0, 49;
E_0x245d350/12 .event anyedge, v0x247b4f0_46, v0x247b4f0_47, v0x247b4f0_48, v0x247b4f0_49;
v0x247b4f0_50 .array/port v0x247b4f0, 50;
v0x247b4f0_51 .array/port v0x247b4f0, 51;
v0x247b4f0_52 .array/port v0x247b4f0, 52;
v0x247b4f0_53 .array/port v0x247b4f0, 53;
E_0x245d350/13 .event anyedge, v0x247b4f0_50, v0x247b4f0_51, v0x247b4f0_52, v0x247b4f0_53;
v0x247b4f0_54 .array/port v0x247b4f0, 54;
v0x247b4f0_55 .array/port v0x247b4f0, 55;
v0x247b4f0_56 .array/port v0x247b4f0, 56;
v0x247b4f0_57 .array/port v0x247b4f0, 57;
E_0x245d350/14 .event anyedge, v0x247b4f0_54, v0x247b4f0_55, v0x247b4f0_56, v0x247b4f0_57;
v0x247b4f0_58 .array/port v0x247b4f0, 58;
v0x247b4f0_59 .array/port v0x247b4f0, 59;
v0x247b4f0_60 .array/port v0x247b4f0, 60;
v0x247b4f0_61 .array/port v0x247b4f0, 61;
E_0x245d350/15 .event anyedge, v0x247b4f0_58, v0x247b4f0_59, v0x247b4f0_60, v0x247b4f0_61;
v0x247b4f0_62 .array/port v0x247b4f0, 62;
v0x247b4f0_63 .array/port v0x247b4f0, 63;
v0x247b4f0_64 .array/port v0x247b4f0, 64;
v0x247b4f0_65 .array/port v0x247b4f0, 65;
E_0x245d350/16 .event anyedge, v0x247b4f0_62, v0x247b4f0_63, v0x247b4f0_64, v0x247b4f0_65;
v0x247b4f0_66 .array/port v0x247b4f0, 66;
v0x247b4f0_67 .array/port v0x247b4f0, 67;
v0x247b4f0_68 .array/port v0x247b4f0, 68;
v0x247b4f0_69 .array/port v0x247b4f0, 69;
E_0x245d350/17 .event anyedge, v0x247b4f0_66, v0x247b4f0_67, v0x247b4f0_68, v0x247b4f0_69;
v0x247b4f0_70 .array/port v0x247b4f0, 70;
v0x247b4f0_71 .array/port v0x247b4f0, 71;
v0x247b4f0_72 .array/port v0x247b4f0, 72;
v0x247b4f0_73 .array/port v0x247b4f0, 73;
E_0x245d350/18 .event anyedge, v0x247b4f0_70, v0x247b4f0_71, v0x247b4f0_72, v0x247b4f0_73;
v0x247b4f0_74 .array/port v0x247b4f0, 74;
v0x247b4f0_75 .array/port v0x247b4f0, 75;
v0x247b4f0_76 .array/port v0x247b4f0, 76;
v0x247b4f0_77 .array/port v0x247b4f0, 77;
E_0x245d350/19 .event anyedge, v0x247b4f0_74, v0x247b4f0_75, v0x247b4f0_76, v0x247b4f0_77;
v0x247b4f0_78 .array/port v0x247b4f0, 78;
v0x247b4f0_79 .array/port v0x247b4f0, 79;
v0x247b4f0_80 .array/port v0x247b4f0, 80;
v0x247b4f0_81 .array/port v0x247b4f0, 81;
E_0x245d350/20 .event anyedge, v0x247b4f0_78, v0x247b4f0_79, v0x247b4f0_80, v0x247b4f0_81;
v0x247b4f0_82 .array/port v0x247b4f0, 82;
v0x247b4f0_83 .array/port v0x247b4f0, 83;
v0x247b4f0_84 .array/port v0x247b4f0, 84;
v0x247b4f0_85 .array/port v0x247b4f0, 85;
E_0x245d350/21 .event anyedge, v0x247b4f0_82, v0x247b4f0_83, v0x247b4f0_84, v0x247b4f0_85;
v0x247b4f0_86 .array/port v0x247b4f0, 86;
v0x247b4f0_87 .array/port v0x247b4f0, 87;
v0x247b4f0_88 .array/port v0x247b4f0, 88;
v0x247b4f0_89 .array/port v0x247b4f0, 89;
E_0x245d350/22 .event anyedge, v0x247b4f0_86, v0x247b4f0_87, v0x247b4f0_88, v0x247b4f0_89;
v0x247b4f0_90 .array/port v0x247b4f0, 90;
v0x247b4f0_91 .array/port v0x247b4f0, 91;
v0x247b4f0_92 .array/port v0x247b4f0, 92;
v0x247b4f0_93 .array/port v0x247b4f0, 93;
E_0x245d350/23 .event anyedge, v0x247b4f0_90, v0x247b4f0_91, v0x247b4f0_92, v0x247b4f0_93;
v0x247b4f0_94 .array/port v0x247b4f0, 94;
v0x247b4f0_95 .array/port v0x247b4f0, 95;
v0x247b4f0_96 .array/port v0x247b4f0, 96;
v0x247b4f0_97 .array/port v0x247b4f0, 97;
E_0x245d350/24 .event anyedge, v0x247b4f0_94, v0x247b4f0_95, v0x247b4f0_96, v0x247b4f0_97;
v0x247b4f0_98 .array/port v0x247b4f0, 98;
v0x247b4f0_99 .array/port v0x247b4f0, 99;
v0x247b4f0_100 .array/port v0x247b4f0, 100;
v0x247b4f0_101 .array/port v0x247b4f0, 101;
E_0x245d350/25 .event anyedge, v0x247b4f0_98, v0x247b4f0_99, v0x247b4f0_100, v0x247b4f0_101;
v0x247b4f0_102 .array/port v0x247b4f0, 102;
v0x247b4f0_103 .array/port v0x247b4f0, 103;
v0x247b4f0_104 .array/port v0x247b4f0, 104;
v0x247b4f0_105 .array/port v0x247b4f0, 105;
E_0x245d350/26 .event anyedge, v0x247b4f0_102, v0x247b4f0_103, v0x247b4f0_104, v0x247b4f0_105;
v0x247b4f0_106 .array/port v0x247b4f0, 106;
v0x247b4f0_107 .array/port v0x247b4f0, 107;
v0x247b4f0_108 .array/port v0x247b4f0, 108;
v0x247b4f0_109 .array/port v0x247b4f0, 109;
E_0x245d350/27 .event anyedge, v0x247b4f0_106, v0x247b4f0_107, v0x247b4f0_108, v0x247b4f0_109;
v0x247b4f0_110 .array/port v0x247b4f0, 110;
v0x247b4f0_111 .array/port v0x247b4f0, 111;
v0x247b4f0_112 .array/port v0x247b4f0, 112;
v0x247b4f0_113 .array/port v0x247b4f0, 113;
E_0x245d350/28 .event anyedge, v0x247b4f0_110, v0x247b4f0_111, v0x247b4f0_112, v0x247b4f0_113;
v0x247b4f0_114 .array/port v0x247b4f0, 114;
v0x247b4f0_115 .array/port v0x247b4f0, 115;
v0x247b4f0_116 .array/port v0x247b4f0, 116;
v0x247b4f0_117 .array/port v0x247b4f0, 117;
E_0x245d350/29 .event anyedge, v0x247b4f0_114, v0x247b4f0_115, v0x247b4f0_116, v0x247b4f0_117;
v0x247b4f0_118 .array/port v0x247b4f0, 118;
v0x247b4f0_119 .array/port v0x247b4f0, 119;
v0x247b4f0_120 .array/port v0x247b4f0, 120;
v0x247b4f0_121 .array/port v0x247b4f0, 121;
E_0x245d350/30 .event anyedge, v0x247b4f0_118, v0x247b4f0_119, v0x247b4f0_120, v0x247b4f0_121;
v0x247b4f0_122 .array/port v0x247b4f0, 122;
v0x247b4f0_123 .array/port v0x247b4f0, 123;
v0x247b4f0_124 .array/port v0x247b4f0, 124;
v0x247b4f0_125 .array/port v0x247b4f0, 125;
E_0x245d350/31 .event anyedge, v0x247b4f0_122, v0x247b4f0_123, v0x247b4f0_124, v0x247b4f0_125;
v0x247b4f0_126 .array/port v0x247b4f0, 126;
v0x247b4f0_127 .array/port v0x247b4f0, 127;
E_0x245d350/32 .event anyedge, v0x247b4f0_126, v0x247b4f0_127, v0x247c5b0_0;
E_0x245d350 .event/or E_0x245d350/0, E_0x245d350/1, E_0x245d350/2, E_0x245d350/3, E_0x245d350/4, E_0x245d350/5, E_0x245d350/6, E_0x245d350/7, E_0x245d350/8, E_0x245d350/9, E_0x245d350/10, E_0x245d350/11, E_0x245d350/12, E_0x245d350/13, E_0x245d350/14, E_0x245d350/15, E_0x245d350/16, E_0x245d350/17, E_0x245d350/18, E_0x245d350/19, E_0x245d350/20, E_0x245d350/21, E_0x245d350/22, E_0x245d350/23, E_0x245d350/24, E_0x245d350/25, E_0x245d350/26, E_0x245d350/27, E_0x245d350/28, E_0x245d350/29, E_0x245d350/30, E_0x245d350/31, E_0x245d350/32;
S_0x247ac50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 24, 4 24 0, S_0x247a500;
 .timescale 0 0;
v0x247ae50_0 .var/2s "i", 31 0;
S_0x247af50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 43, 4 43 0, S_0x247a500;
 .timescale 0 0;
v0x247b150_0 .var/2s "i", 31 0;
S_0x247d000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x24554d0;
 .timescale -12 -12;
E_0x245d640 .event anyedge, v0x247de00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x247de00_0;
    %nor/r;
    %assign/vec4 v0x247de00_0, 0;
    %wait E_0x245d640;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24782b0;
T_4 ;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24796b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479b60_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2479e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24796b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2479610_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2478860_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2478520;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2478d60;
    %join;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24796b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2479610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24796b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2479e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479b60_0, 0;
    %wait E_0x23f79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416020;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416020;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2478d60;
    %join;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2479610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24796b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2479e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2479b60_0, 0;
    %wait E_0x23f79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479780_0, 0;
    %wait E_0x2416020;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416020;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x24799d0_0, 0;
    %wait E_0x2416020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247a030_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416020;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2478d60;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2416270;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x247a030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2479f90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2479e00_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2479610_0, 0;
    %assign/vec4 v0x24796b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x24799d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2479b60_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x244b130;
T_5 ;
    %wait E_0x2416dd0;
    %load/vec4 v0x2477530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x240af50;
    %jmp t_0;
    .scope S_0x240af50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2443f50_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2443f50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2443f50_0;
    %store/vec4a v0x24776b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2443f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2443f50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x244b130;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2477850_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2477bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x2477850_0;
    %load/vec4 v0x2477af0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2477850_0, 0;
T_5.5 ;
    %load/vec4 v0x2478090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x24776b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x2477fd0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x24776b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24776b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x24776b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x2477fd0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x24776b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2477d50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24776b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2477e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x2477c70_0;
    %load/vec4 v0x2477fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x2477850_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x247a500;
T_6 ;
    %fork t_3, S_0x247ac50;
    %jmp t_2;
    .scope S_0x247ac50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x247ae50_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x247ae50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x247ae50_0;
    %store/vec4a v0x247b4f0, 4, 0;
T_6.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247ae50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x247ae50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .scope S_0x247a500;
t_2 %join;
    %end;
    .thread T_6;
    .scope S_0x247a500;
T_7 ;
    %wait E_0x245d350;
    %load/vec4 v0x247c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x247b450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x247b4f0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x247c7f0_0, 0, 1;
    %load/vec4 v0x247c5b0_0;
    %store/vec4 v0x247c5b0_0, 0, 7;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x247c5b0_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x247a500;
T_8 ;
    %wait E_0x2416dd0;
    %load/vec4 v0x247b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_5, S_0x247af50;
    %jmp t_4;
    .scope S_0x247af50;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x247b150_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x247b150_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x247b150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
T_8.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247b150_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x247b150_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x247a500;
t_4 %join;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x247c5b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x247cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x247b4f0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x247cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
T_8.12 ;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x247cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
T_8.15 ;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x247cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
T_8.17 ;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x247cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x247cb50_0;
    %load/vec4 v0x247c9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x247b4f0, 0, 4;
T_8.18 ;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %load/vec4 v0x247ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0x247c9a0_0;
    %assign/vec4 v0x247c5b0_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x247c5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x247cc60_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x247c5b0_0, 0;
T_8.21 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x24554d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247d850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247de00_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x24554d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x247d850_0;
    %inv;
    %store/vec4 v0x247d850_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x24554d0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2479470_0, v0x247e070_0, v0x247d850_0, v0x247d7b0_0, v0x247dcc0_0, v0x247dae0_0, v0x247e3d0_0, v0x247e330_0, v0x247e1d0_0, v0x247e110_0, v0x247e270_0, v0x247dc20_0, v0x247db80_0, v0x247da40_0, v0x247d8f0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x24554d0;
T_12 ;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x24554d0;
T_13 ;
    %wait E_0x2416270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247dd60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
    %load/vec4 v0x247dec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247dd60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x247dc20_0;
    %load/vec4 v0x247dc20_0;
    %load/vec4 v0x247db80_0;
    %xor;
    %load/vec4 v0x247dc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x247da40_0;
    %load/vec4 v0x247da40_0;
    %load/vec4 v0x247d8f0_0;
    %xor;
    %load/vec4 v0x247da40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x247dd60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247dd60_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/gshare/iter0/response2/top_module.sv";
