TimeQuest Timing Analyzer report for BeInMotion
Tue Jan 22 22:46:55 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'
 13. Slow 1200mV 85C Model Setup: 'st_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'
 17. Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'st_clk'
 20. Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'
 21. Slow 1200mV 85C Model Recovery: 'st_clk'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'st_clk'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'
 73. Slow 1200mV 0C Model Setup: 'st_clk'
 74. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'
 77. Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 78. Slow 1200mV 0C Model Hold: 'st_clk'
 79. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
 81. Slow 1200mV 0C Model Recovery: 'st_clk'
 82. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 85. Slow 1200mV 0C Model Removal: 'st_clk'
 86. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
126. Fast 1200mV 0C Model Setup Summary
127. Fast 1200mV 0C Model Hold Summary
128. Fast 1200mV 0C Model Recovery Summary
129. Fast 1200mV 0C Model Removal Summary
130. Fast 1200mV 0C Model Minimum Pulse Width Summary
131. Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'
132. Fast 1200mV 0C Model Setup: 'st_clk'
133. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
134. Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
135. Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'
136. Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
137. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
138. Fast 1200mV 0C Model Hold: 'st_clk'
139. Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
140. Fast 1200mV 0C Model Recovery: 'st_clk'
141. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
143. Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
144. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
145. Fast 1200mV 0C Model Removal: 'st_clk'
146. Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'
151. Setup Times
152. Hold Times
153. Clock to Output Times
154. Minimum Clock to Output Times
155. Output Enable Times
156. Minimum Output Enable Times
157. Output Disable Times
158. Minimum Output Disable Times
159. MTBF Summary
160. Synchronizer Summary
161. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
185. Multicorner Timing Analysis Summary
186. Setup Times
187. Hold Times
188. Clock to Output Times
189. Minimum Clock to Output Times
190. Board Trace Model Assignments
191. Input Transition Times
192. Signal Integrity Metrics (Slow 1200mv 0c Model)
193. Signal Integrity Metrics (Slow 1200mv 85c Model)
194. Signal Integrity Metrics (Fast 1200mv 0c Model)
195. Setup Transfers
196. Hold Transfers
197. Recovery Transfers
198. Removal Transfers
199. Report TCCS
200. Report RSKM
201. Unconstrained Paths
202. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BeInMotion                                                      ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; BeInMotion.sdc ; OK     ; Tue Jan 22 22:46:33 2013 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; Clock Name                   ; Type      ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                         ; Targets                                ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; altera_reserved_tck          ; Base      ; 100.000     ; 10.0 MHz  ; 0.000 ; 50.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { altera_reserved_tck }                ;
; b2v_inst|pll|sd1|pll7|clk[0] ; Generated ; 1000.000    ; 1.0 MHz   ; 0.000 ; 500.000    ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; b2v_inst|pll|sd1|pll7|inclk[0] ; { b2v_inst|pll|sd1|pll7|clk[0] }       ;
; CLK_FPGA_50M                 ; Base      ; 20.000      ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { CLK_FPGA_50M }                       ;
; st_clk                       ; Generated ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ; 50000     ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; CLK_FPGA_50M                   ; { b2v_inst|stpr_motor_cntrl|st_clk|q } ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 72.25 MHz  ; 72.25 MHz       ; CLK_FPGA_50M                 ;      ;
; 83.57 MHz  ; 83.57 MHz       ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 138.39 MHz ; 138.39 MHz      ; altera_reserved_tck          ;      ;
; 178.28 MHz ; 178.28 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 6.159   ; 0.000         ;
; st_clk                       ; 16.891  ; 0.000         ;
; altera_reserved_tck          ; 46.387  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 988.034 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.354 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.393 ; 0.000         ;
; altera_reserved_tck          ; 0.412 ; 0.000         ;
; st_clk                       ; 0.412 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 14.780  ; 0.000         ;
; st_clk                       ; 18.216  ; 0.000         ;
; altera_reserved_tck          ; 48.001  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.424 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.023 ; 0.000         ;
; st_clk                       ; 1.045 ; 0.000         ;
; altera_reserved_tck          ; 1.067 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.168 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.409      ; 0.000         ;
; altera_reserved_tck          ; 49.551     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.711    ; 0.000         ;
; st_clk                       ; 499999.759 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.159 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.755     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.207 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.710     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.220 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.694     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.268 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.649     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.462 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.452     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.430     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.510 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 13.407     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.524 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.390     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.529 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.385     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.530 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.384     ;
; 6.531 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.383     ;
; 6.531 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.383     ;
; 6.531 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[29] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 13.383     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'st_clk'                                                                                                                                                                                                                  ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.891     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 6.079      ;
; 16.930     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 6.040      ;
; 17.005     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 5.965      ;
; 17.060     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.970      ; 5.908      ;
; 17.107     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.977      ; 5.868      ;
; 17.302     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.669      ;
; 17.336     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.970      ; 5.632      ;
; 17.391     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.580      ;
; 17.393     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.977      ; 5.582      ;
; 17.402     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.569      ;
; 17.466     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.505      ;
; 17.478     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 5.492      ;
; 17.576     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.970      ; 5.392      ;
; 17.618     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 5.356      ;
; 17.687     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.970      ; 5.281      ;
; 17.777     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 5.197      ;
; 17.825     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 5.142      ;
; 17.860     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.111      ;
; 17.894     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 5.077      ;
; 17.901     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 5.073      ;
; 17.923     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 5.044      ;
; 17.931     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 5.036      ;
; 17.999     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.977      ; 4.976      ;
; 18.044     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.923      ;
; 18.054     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.915      ;
; 18.061     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.906      ;
; 18.061     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.908      ;
; 18.062     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.977      ; 4.913      ;
; 18.062     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 4.912      ;
; 18.079     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.888      ;
; 18.087     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.880      ;
; 18.102     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.867      ;
; 18.132     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 4.842      ;
; 18.144     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 4.827      ;
; 18.162     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 4.808      ;
; 18.165     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.972      ; 4.805      ;
; 18.182     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.787      ;
; 18.197     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.976      ; 4.777      ;
; 18.213     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.754      ;
; 18.231     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.736      ;
; 18.256     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.713      ;
; 18.257     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.712      ;
; 18.285     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.973      ; 4.686      ;
; 18.294     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.675      ;
; 18.310     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.657      ;
; 18.369     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.971      ; 4.600      ;
; 18.378     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.589      ;
; 18.386     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.969      ; 4.581      ;
; 999994.391 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.527      ;
; 999994.470 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.448      ;
; 999994.497 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.421      ;
; 999994.521 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.397      ;
; 999994.548 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.370      ;
; 999994.549 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.369      ;
; 999994.646 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.272      ;
; 999994.665 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.253      ;
; 999994.731 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.187      ;
; 999994.788 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.130      ;
; 999994.793 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.125      ;
; 999994.824 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.094      ;
; 999994.846 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.072      ;
; 999994.846 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.072      ;
; 999994.889 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 5.029      ;
; 999994.892 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 5.024      ;
; 999994.921 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.997      ;
; 999994.939 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.979      ;
; 999994.958 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.960      ;
; 999994.962 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.956      ;
; 999995.034 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.884      ;
; 999995.106 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.812      ;
; 999995.133 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.785      ;
; 999995.186 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.732      ;
; 999995.220 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.698      ;
; 999995.228 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.690      ;
; 999995.243 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.674      ;
; 999995.249 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.669      ;
; 999995.259 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.659      ;
; 999995.283 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.635      ;
; 999995.296 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.622      ;
; 999995.309 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.075     ; 4.604      ;
; 999995.317 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.601      ;
; 999995.321 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.597      ;
; 999995.335 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.583      ;
; 999995.359 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.074     ; 4.555      ;
; 999995.375 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.075     ; 4.538      ;
; 999995.381 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.537      ;
; 999995.384 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.074     ; 4.530      ;
; 999995.388 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.529      ;
; 999995.393 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.525      ;
; 999995.402 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.516      ;
; 999995.407 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.511      ;
; 999995.414 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.075     ; 4.499      ;
; 999995.416 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.502      ;
; 999995.433 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.075     ; 4.480      ;
; 999995.448 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.470      ;
; 999995.453 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.464      ;
; 999995.465 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.453      ;
; 999995.500 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.418      ;
; 999995.524 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.394      ;
; 999995.540 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.377      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.387 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.782      ;
; 46.418 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.751      ;
; 46.555 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.603      ;
; 46.598 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.571      ;
; 46.736 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.433      ;
; 46.931 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.241      ;
; 47.112 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.057      ;
; 47.155 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.014      ;
; 47.396 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.764      ;
; 47.514 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.646      ;
; 47.536 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 2.632      ;
; 47.569 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.590      ;
; 48.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.846      ;
; 48.690 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 1.469      ;
; 48.840 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 1.329      ;
; 49.007 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 1.161      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.437 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.465      ;
; 94.510 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.394      ;
; 94.510 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.394      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.511 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.391      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.297      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.614 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.289      ;
; 94.630 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.275      ;
; 94.630 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.275      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.223      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.688 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.215      ;
; 94.773 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.124      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.101      ;
; 94.820 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.083      ;
; 94.820 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.083      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.027      ;
; 94.941 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.956      ;
; 94.950 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.948      ;
; 94.956 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.949      ;
; 95.124 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.781      ;
; 95.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.760      ;
; 95.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.603      ;
; 95.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.603      ;
; 95.329 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.577      ;
; 95.399 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.506      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.034 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 11.466     ;
; 988.344 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.518     ; 11.136     ;
; 988.344 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.518     ; 11.136     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.354 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.153     ;
; 988.383 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 11.124     ;
; 988.403 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.516     ; 11.079     ;
; 988.403 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.516     ; 11.079     ;
; 988.405 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.507     ; 11.086     ;
; 988.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.502     ; 10.879     ;
; 988.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.502     ; 10.879     ;
; 988.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.502     ; 10.879     ;
; 988.617 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.502     ; 10.879     ;
; 988.651 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.848     ;
; 988.662 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 10.838     ;
; 988.662 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 10.838     ;
; 988.662 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 10.838     ;
; 988.662 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.498     ; 10.838     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.705 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 11.222     ;
; 988.728 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.506     ; 10.764     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.736 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.499     ; 10.763     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.788 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 10.719     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 988.991 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.909     ;
; 989.015 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 10.892     ;
; 989.015 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 10.892     ;
; 989.020 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 10.880     ;
; 989.042 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.114     ; 10.842     ;
; 989.074 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 10.835     ;
; 989.074 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 10.835     ;
; 989.254 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 10.635     ;
; 989.254 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 10.635     ;
; 989.254 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 10.635     ;
; 989.254 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 10.635     ;
; 989.322 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.604     ;
; 989.333 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 10.594     ;
; 989.333 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 10.594     ;
; 989.333 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 10.594     ;
; 989.333 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 10.594     ;
; 989.365 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.113     ; 10.520     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.407 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 10.519     ;
; 989.418 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.136     ; 10.444     ;
; 989.418 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.136     ; 10.444     ;
; 989.418 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.136     ; 10.444     ;
; 989.418 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.136     ; 10.444     ;
; 989.418 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.136     ; 10.444     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.354 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.013      ;
; 0.366 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.018      ;
; 0.368 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.029      ;
; 0.369 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.029      ;
; 0.370 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.030      ;
; 0.372 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.023      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.022      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.026      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[7]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.027      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.034      ;
; 0.377 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[3]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.030      ;
; 0.379 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.040      ;
; 0.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.032      ;
; 0.382 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[5]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.035      ;
; 0.384 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.426      ; 1.032      ;
; 0.384 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.452      ; 1.058      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.437      ; 1.044      ;
; 0.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.039      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.041      ;
; 0.393 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.452      ; 1.067      ;
; 0.393 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.046      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[24]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.428      ; 1.046      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.059      ;
; 0.399 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.430      ; 1.051      ;
; 0.403 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[2]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.056      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.455      ; 1.082      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.057      ;
; 0.407 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.068      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.455      ; 1.088      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[4]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.431      ; 1.064      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                     ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.393 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.674      ;
; 0.420 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.696      ;
; 0.421 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.695      ;
; 0.424 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.697      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.700      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.412 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.695      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.687      ;
; 0.431 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.687      ;
; 0.432 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.688      ;
; 0.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.692      ;
; 0.437 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.694      ;
; 0.438 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.695      ;
; 0.438 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.694      ;
; 0.439 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.439 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.441 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.441 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.446 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.703      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.448 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.705      ;
; 0.448 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.705      ;
; 0.448 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.449 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.705      ;
; 0.450 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.706      ;
; 0.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.711      ;
; 0.460 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.461 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.718      ;
; 0.461 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.461 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.463 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.719      ;
; 0.463 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.719      ;
; 0.463 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.719      ;
; 0.469 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.725      ;
; 0.477 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.733      ;
; 0.481 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.482 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.482 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.485 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.741      ;
; 0.564 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.564 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.565 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.821      ;
; 0.568 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.824      ;
; 0.571 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.571 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.571 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
; 0.574 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.830      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.586 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.842      ;
; 0.586 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.842      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.587 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.588 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.844      ;
; 0.594 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.850      ;
; 0.610 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.866      ;
; 0.621 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.877      ;
; 0.625 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.880      ;
; 0.626 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.882      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'st_clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.674      ;
; 0.613 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.870      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.672 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.248      ; 4.126      ;
; 0.684 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.941      ;
; 0.686 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.943      ;
; 0.694 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.951      ;
; 0.695 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.952      ;
; 0.698 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 0.955      ;
; 0.879 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.254      ; 4.339      ;
; 0.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.377      ;
; 0.932 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.384      ;
; 0.936 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.388      ;
; 0.987 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.439      ;
; 0.989 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.254      ; 4.449      ;
; 1.005 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 4.460      ;
; 1.032 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 4.489      ;
; 1.038 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 4.495      ;
; 1.050 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.502      ;
; 1.074 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.526      ;
; 1.076 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 4.531      ;
; 1.117 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.569      ;
; 1.153 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.605      ;
; 1.162 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.614      ;
; 1.164 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.255      ; 4.625      ;
; 1.168 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.620      ;
; 1.181 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.253      ; 4.640      ;
; 1.222 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.254      ; 4.682      ;
; 1.231 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.683      ;
; 1.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.254      ; 4.698      ;
; 1.283 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.246      ; 4.735      ;
; 1.320 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 4.775      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 4.781      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 4.799      ;
; 1.424 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 4.879      ;
; 1.490 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.253      ; 4.949      ;
; 1.494 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 4.949      ;
; 1.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.247      ; 4.960      ;
; 1.601 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.254      ; 5.061      ;
; 1.610 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 5.067      ;
; 1.645 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.247      ; 5.098      ;
; 1.696 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.251      ; 5.153      ;
; 1.748 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.249      ; 5.203      ;
; 1.814 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.255      ; 5.275      ;
; 1.834 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.250      ; 5.290      ;
; 1.854 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.247      ; 5.307      ;
; 1.918 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.255      ; 5.379      ;
; 1.919 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.250      ; 5.375      ;
; 2.084 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.247      ; 5.537      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.238 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.489      ;
; 3.366 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.623      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.378 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.629      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.468 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.719      ;
; 3.471 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.728      ;
; 3.475 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.732      ;
; 3.548 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.805      ;
; 3.566 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.822      ;
; 3.601 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.857      ;
; 3.624 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.881      ;
; 3.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.890      ;
; 3.689 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 3.946      ;
; 3.701 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.957      ;
; 3.708 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.072      ; 3.966      ;
; 3.722 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.978      ;
; 3.739 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.995      ;
; 3.786 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 4.043      ;
; 3.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 4.051      ;
; 3.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 4.088      ;
; 3.838 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 4.094      ;
; 3.877 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.071      ; 4.134      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 14.780 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 5.148      ;
; 14.780 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 5.148      ;
; 14.780 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 5.148      ;
; 14.780 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.071     ; 5.147      ;
; 14.784 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.094     ; 5.120      ;
; 14.785 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 5.122      ;
; 14.794 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 5.129      ;
; 14.794 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 5.129      ;
; 14.795 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[3]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 5.124      ;
; 14.795 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 5.124      ;
; 14.795 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 5.124      ;
; 14.795 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 5.124      ;
; 14.795 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 5.124      ;
; 14.797 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 5.129      ;
; 14.808 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[17]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.069     ; 5.121      ;
; 14.809 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.069     ; 5.120      ;
; 14.809 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.069     ; 5.120      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.738      ;
; 15.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 4.737      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[28]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[30]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[29]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[31]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[25]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[24]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[26]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[27]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[21]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[20]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[22]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[23]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[17]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[16]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[19]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.175 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[18]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.738      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[29]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[31]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[15]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[23]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[16]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[21]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[17]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 4.736      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[18]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[0]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[3]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[2]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[4]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[5]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[6]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_127[1]                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[4]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[5]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[6]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[7]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[2]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[8]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[9]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[12]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[13]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[15]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[14]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[11]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[10]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|free_count[3]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.737      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_a[5]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_a[1]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_a[6]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_a[4]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_b[5]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_b[6]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_b[1]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.733      ;
; 15.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_b[4]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 4.734      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.094     ; 4.727      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.729      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[3]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[4]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[5]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[5]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[7]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[7]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[8]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[8]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[10]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[10]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 4.732      ;
; 15.177 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[11]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.736      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.732      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.217 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.950      ; 4.731      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.733      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.733      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.733      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.733      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.733      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.218 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.734      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.953      ; 4.732      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.954      ; 4.733      ;
; 18.219 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.948      ; 4.727      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.001 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.164      ;
; 48.190 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.972      ;
; 48.761 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 1.407      ;
; 97.372 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.556      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.477 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.453      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.481 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.438      ;
; 97.714 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.204      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.747 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.186      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.756 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.163      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.768 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.161      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.143      ;
; 97.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.083      ;
; 97.847 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.083      ;
; 97.960 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.973      ;
; 97.960 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.973      ;
; 97.960 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.973      ;
; 98.140 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.791      ;
; 98.140 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.791      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.291 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.637      ;
; 98.442 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.486      ;
; 98.442 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.486      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.424 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.502      ;
; 996.425 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.501      ;
; 996.425 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.501      ;
; 996.425 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.501      ;
; 996.425 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.426 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.501      ;
; 996.450 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.476      ;
; 996.450 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.476      ;
; 996.450 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.476      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 3.461      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 3.461      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.075     ; 3.471      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.075     ; 3.471      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.452 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.468      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[2]                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.451      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.451      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM107                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.453 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.091     ; 3.454      ;
; 996.455 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.076     ; 3.467      ;
; 996.455 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.076     ; 3.467      ;
; 996.455 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.076     ; 3.467      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.457 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.460      ;
; 996.458 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f1                                                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.463      ;
; 996.460 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.444      ;
; 996.460 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.444      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.467      ;
; 996.464 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.077     ; 3.457      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.076      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.071      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.076      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.076      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.076      ;
; 996.830 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.072      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.071      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.071      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 3.071      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 3.077      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[0]                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 3.072      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM129                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.085     ; 3.073      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM135                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87_OTERM361                                                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 3.072      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125_OTERM615 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.078     ; 3.080      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[6]                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
; 996.840 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[22]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 3.086      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.312 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.988      ;
; 1.312 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.988      ;
; 1.312 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM643                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.988      ;
; 1.521 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.772      ;
; 1.687 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 2.354      ;
; 1.687 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 2.354      ;
; 1.687 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 2.354      ;
; 1.687 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM337                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 2.354      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.732 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.988      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM77                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM349                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM641                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.780 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM51_OTERM627                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.035      ;
; 1.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.041      ;
; 1.788 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.037      ;
; 1.788 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM45                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.037      ;
; 2.033 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM49                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.284      ;
; 2.033 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM47                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.284      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM95                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM541                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM539                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.104 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM543                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.354      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM365                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM367                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.170 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 2.919      ;
; 2.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 2.899      ;
; 2.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 2.899      ;
; 2.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM343                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.532      ; 2.899      ;
; 2.208 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.919      ;
; 2.208 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.919      ;
; 2.208 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.919      ;
; 2.208 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.919      ;
; 2.208 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 2.919      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 2.902      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 2.902      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM629                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 2.902      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 2.902      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 2.915      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 2.915      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 2.915      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.517      ; 2.915      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.212 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.518      ; 2.916      ;
; 2.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.514      ; 2.913      ;
; 2.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.514      ; 2.913      ;
; 2.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.514      ; 2.913      ;
; 2.214 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.503      ; 2.903      ;
; 2.214 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.503      ; 2.903      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.232 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 2.912      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.919      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.919      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.919      ;
; 2.237 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.919      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.264      ; 4.515      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.266      ; 4.517      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.265      ; 4.516      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.259      ; 4.511      ;
; 1.046 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 3.261      ; 4.513      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.067  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.323      ;
; 1.067  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.323      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.235  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.492      ;
; 1.415  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.674      ;
; 1.415  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.674      ;
; 1.559  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.821      ;
; 1.559  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.821      ;
; 1.559  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.821      ;
; 1.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.961      ;
; 1.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.961      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.740  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.001      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.754  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.012      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.044      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.786  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.033      ;
; 1.809  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.055      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.047  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.306      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.062  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.133  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.389      ;
; 50.748 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.313      ; 1.267      ;
; 51.308 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.307      ; 1.821      ;
; 51.500 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.310      ; 2.016      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.168 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[3]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.538      ; 2.892      ;
; 2.168 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.538      ; 2.892      ;
; 2.168 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.534      ; 2.888      ;
; 2.168 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.534      ; 2.888      ;
; 2.530 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.539      ; 3.255      ;
; 2.560 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.517      ; 3.263      ;
; 2.560 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.517      ; 3.263      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM147 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.888      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.888      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM195                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM163                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM197                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM181                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM191                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM177                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM159                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM179                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.096      ; 2.902      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.091      ; 2.898      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.888      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.067      ; 2.885      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[6]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[6]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[5]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[2]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.884      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[9]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 2.882      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.885      ;
; 2.633 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.066      ; 2.885      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                           ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[18]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[19]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[20]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[21]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[22]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[23]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[24]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[25]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[26]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[27]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[28]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[29]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[30]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[31]                                 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17]~_Duplicate_1 ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[18]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[19]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[20]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[21]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[22]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[23]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[24]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[25]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[26]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[27]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[28]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[29]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[30]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[31]              ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]~_Duplicate_1  ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]               ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]~_Duplicate_1  ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[18]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[19]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[20]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[21]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[22]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[23]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[24]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[25]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[26]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[27]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[28]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[29]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[30]              ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Err[31]              ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                                 ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]                ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1   ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]               ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]               ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]               ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]~_Duplicate_1  ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.551 ; 49.771       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                 ;
; 49.553 ; 49.773       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ;
; 49.553 ; 49.773       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                              ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                     ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                             ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                     ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                     ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                     ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                 ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                         ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                      ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ;
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                    ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                    ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                    ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                     ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM65_OTERM369     ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                            ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                            ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[31]                                            ;
; 499.716 ; 499.936      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]               ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]               ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]               ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]               ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]               ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]               ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                    ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                     ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[13]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[17]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[19]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[1]                                             ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                             ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[7]                                             ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[0]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[10]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[11]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[12]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[13]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[14]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[15]                                                                                              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[1]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[2]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[3]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[4]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[5]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[6]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[7]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[8]                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[9]                                                                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d2_data_in                                                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                     ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM511_OTERM551    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM511_OTERM553    ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513             ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                  ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                  ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                  ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                  ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                            ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[15]                                            ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                            ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[21]                                            ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[23]                                            ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'                                                                                                                    ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.759 ; 499999.979   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.760 ; 499999.980   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.761 ; 499999.981   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.762 ; 499999.982   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.828 ; 500000.016   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.829 ; 500000.017   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.830 ; 500000.018   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.831 ; 500000.019   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[1]|clk                                     ;
; 499999.981 ; 499999.981   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[3]|clk                                     ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.982 ; 499999.982   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[2]|clk                                     ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.983 ; 499999.983   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.700  ; 3.194  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.139  ; 2.588  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.866  ; 2.297  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.705  ; 2.106  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.654  ; 3.190  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 2.439  ; 2.959  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 2.170  ; 2.607  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.900  ; 2.340  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 2.115  ; 2.565  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.654  ; 3.190  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.167  ; 2.673  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.206  ; 2.650  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.654  ; 3.158  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.651  ; 3.097  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.972  ; 2.448  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.907  ; 2.382  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.651  ; 3.097  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 2.261  ; 2.771  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.388  ; 2.920  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.205  ; 2.716  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.288  ; 2.755  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.404  ; 2.930  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.540  ; 3.037  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.380  ; 0.527  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.540  ; 3.037  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.009  ; 0.159  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.481  ; 2.986  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.648 ; -0.462 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.725  ; 2.176  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.524 ; -0.383 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 2.526  ; 3.003  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 2.708  ; 3.194  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.328  ; 2.857  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.268  ; 2.444  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.146  ; 7.214  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.747  ; 5.153  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 5.213  ; 5.729  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.660  ; 6.218  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -2.223 ; -2.682 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.692 ; -2.123 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.416 ; -1.833 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -1.280 ; -1.659 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.467 ; -1.884 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.979 ; -2.479 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.670 ; -2.064 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.467 ; -1.884 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.618 ; -2.024 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -2.129 ; -2.625 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.719 ; -2.205 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.759 ; -2.180 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -2.192 ; -2.670 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.469 ; -1.924 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.545 ; -2.011 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.469 ; -1.924 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -2.203 ; -2.634 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.789 ; -2.287 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.945 ; -2.465 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.755 ; -2.245 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.820 ; -2.272 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.960 ; -2.474 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.974  ; 0.798  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.044  ; -0.083 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -2.077 ; -2.555 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.341  ; 0.199  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -2.019 ; -2.504 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.974  ; 0.798  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.297 ; -1.730 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.855  ; 0.722  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -2.069 ; -2.521 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -2.257 ; -2.728 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.860 ; -2.357 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.128  ; 0.982  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.846 ; -0.982 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.954 ; -4.347 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -4.387 ; -4.877 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -4.074 ; -4.538 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 10.188 ; 9.776  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 10.188 ; 9.776  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 8.682  ; 8.538  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.273  ; 7.225  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.548  ; 7.542  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.421  ; 7.440  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.163  ; 8.740  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.492  ; 8.570  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.673  ; 7.792  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 9.191  ; 8.835  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.905  ; 7.811  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 7.392  ; 7.245  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 7.737  ; 7.701  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 9.191  ; 8.790  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 7.101  ; 7.005  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 7.416  ; 7.303  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.334  ; 8.353  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 8.852  ; 8.835  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 8.408  ; 8.382  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.635 ; 10.274 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 14.002 ; 14.035 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 8.968  ; 8.837  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.483  ; 7.373  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.622  ; 8.435  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 8.968  ; 8.837  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.742  ; 8.765  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.096  ; 8.120  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.823  ; 7.774  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.611  ; 7.596  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.653  ; 7.657  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 13.221 ; 13.136 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.504  ; 8.137  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.717  ; 7.719  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 14.558 ; 14.627 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.490  ; 7.416  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.478  ; 7.448  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 8.280  ; 8.304  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.583  ; 8.489  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.876  ; 7.845  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 9.103  ; 8.965  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.758 ; 11.629 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.183 ; 11.085 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.606 ; 11.432 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.182 ; 11.045 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.758 ; 11.629 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.857  ; 7.738  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.185  ; 7.103  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.689  ; 7.557  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.862  ; 6.761  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 7.420  ; 7.308  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.689  ; 7.557  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.947 ; 12.484 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.368 ; 12.207 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.983 ; 11.803 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 12.368 ; 12.207 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.286 ; 12.155 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.242 ; 12.122 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 7.019  ; 6.969  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 9.895  ; 9.484  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 8.372  ; 8.229  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.019  ; 6.969  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.277  ; 7.267  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.150  ; 7.169  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.916  ; 8.494  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.185  ; 8.265  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.399  ; 7.518  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 6.853  ; 6.757  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.626  ; 7.531  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 7.128  ; 6.983  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 7.465  ; 7.426  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 8.938  ; 8.538  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.853  ; 6.757  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 7.156  ; 7.044  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.037  ; 8.052  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 8.534  ; 8.514  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 8.108  ; 8.079  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.331 ; 9.968  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 8.274  ; 8.336  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 7.221  ; 7.111  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.221  ; 7.111  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.315  ; 8.131  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 8.646  ; 8.517  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.429  ; 8.447  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.809  ; 7.828  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.547  ; 7.495  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.338  ; 7.320  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.384  ; 7.384  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.989  ; 7.962  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.280  ; 7.911  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.445  ; 7.443  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 9.650  ; 9.710  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.227  ; 7.152  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.986  ; 5.891  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.211  ; 7.187  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.981  ; 8.009  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.668  ; 7.572  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.614  ; 7.581  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.702  ; 7.625  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.458  ; 7.290  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 7.458  ; 7.290  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 7.834  ; 7.649  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 7.732  ; 7.582  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 7.651  ; 7.470  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.579  ; 7.461  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.935  ; 6.853  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.625  ; 6.523  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.625  ; 6.523  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 7.160  ; 7.048  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.419  ; 7.287  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.632  ; 10.171 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.629  ; 9.471  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.629  ; 9.471  ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.037 ; 9.854  ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.887  ; 9.747  ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.853  ; 9.674  ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 9.661  ; 9.185  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.614  ; 6.476  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.311  ; 7.158  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.614  ; 6.476  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 7.502  ; 7.357  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 9.329  ; 8.877  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.792  ; 6.639  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.256  ; 7.103  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.443  ; 7.298  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 9.942  ; 9.797  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.978 ; 12.825 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.978 ; 12.825 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.025 ; 12.872 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.998 ; 12.853 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 13.171 ; 13.018 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.268 ; 13.115 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.284 ; 13.131 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 13.365 ; 13.227 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.306 ; 13.153 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 9.368 ; 8.892 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.387 ; 6.249 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.028 ; 6.875 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.387 ; 6.249 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 7.244 ; 7.099 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 9.078 ; 8.626 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.530 ; 6.377 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.975 ; 6.822 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.189 ; 7.044 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 9.588 ; 9.443 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.728 ; 7.575 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.728 ; 7.575 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.773 ; 7.620 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.781 ; 7.636 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.913 ; 7.760 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.006 ; 7.853 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 8.022 ; 7.869 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.128 ; 7.990 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.043 ; 7.890 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 9.183     ; 9.659     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.463     ; 6.601     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 7.190     ; 7.343     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.463     ; 6.601     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 7.370     ; 7.515     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 8.812     ; 9.264     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.636     ; 6.789     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.043     ; 7.196     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.316     ; 7.461     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 9.939     ; 10.084    ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.852    ; 13.005    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.852    ; 13.005    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 12.901    ; 13.054    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 12.890    ; 13.035    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 13.063    ; 13.216    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.135    ; 13.288    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 13.160    ; 13.313    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 13.231    ; 13.369    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.184    ; 13.337    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.890     ; 9.366     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.237     ; 6.375     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.906     ; 7.059     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.237     ; 6.375     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 7.112     ; 7.257     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 8.563     ; 9.015     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.374     ; 6.527     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.764     ; 6.917     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.061     ; 7.206     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 9.579     ; 9.724     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.659     ; 7.812     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.659     ; 7.812     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.706     ; 7.859     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.730     ; 7.875     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.861     ; 8.014     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.931     ; 8.084     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.955     ; 8.108     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 8.052     ; 8.190     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.978     ; 8.131     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.130 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.130                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.717       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.413       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.941       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.578       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.743                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.135       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.608       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.782                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.942       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.840       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.123       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.799       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.063                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.955       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.108       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 35.225                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.960       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.265       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.138       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.318       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 37.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.676       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.119       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.120       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.121       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 56.944                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.684       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.140       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 56.977                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.719       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.139       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.141       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.138       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.805                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.123       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.682       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.732                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.139       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.593       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1994.987               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.941      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.046      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.510               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.121      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.389      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.834               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.119      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.715      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.137               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.973      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.164      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1996.700               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.939      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.761      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.742               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.941      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.801      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.788               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.123      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.665      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.274               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.942      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.332      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 79.67 MHz  ; 79.67 MHz       ; CLK_FPGA_50M                 ;      ;
; 90.58 MHz  ; 90.58 MHz       ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 156.15 MHz ; 156.15 MHz      ; altera_reserved_tck          ;      ;
; 193.69 MHz ; 193.69 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 7.448   ; 0.000         ;
; st_clk                       ; 17.122  ; 0.000         ;
; altera_reserved_tck          ; 46.798  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 988.960 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.346 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.346 ; 0.000         ;
; st_clk                       ; 0.362 ; 0.000         ;
; altera_reserved_tck          ; 0.363 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.274  ; 0.000         ;
; st_clk                       ; 18.387  ; 0.000         ;
; altera_reserved_tck          ; 48.302  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.759 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.930 ; 0.000         ;
; st_clk                       ; 0.931 ; 0.000         ;
; altera_reserved_tck          ; 0.973 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.915 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.434      ; 0.000         ;
; altera_reserved_tck          ; 49.483     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.694    ; 0.000         ;
; st_clk                       ; 499999.739 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.448 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.478     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.492 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.435     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.503 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.423     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.547 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.380     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.773 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.153     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.781 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.145     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.810 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[19] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.116     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 12.110     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.817 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.109     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
; 7.819 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.073     ; 12.107     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.122     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 5.560      ;
; 17.193     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 5.490      ;
; 17.206     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.689      ; 5.482      ;
; 17.206     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 5.477      ;
; 17.244     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.680      ; 5.435      ;
; 17.391     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.686      ; 5.294      ;
; 17.443     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.680      ; 5.236      ;
; 17.464     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 5.222      ;
; 17.471     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.689      ; 5.217      ;
; 17.476     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.686      ; 5.209      ;
; 17.548     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 5.138      ;
; 17.549     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 5.134      ;
; 17.697     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.989      ;
; 17.714     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.680      ; 4.965      ;
; 17.767     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.680      ; 4.912      ;
; 17.814     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.686      ; 4.871      ;
; 17.918     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.768      ;
; 18.006     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.680      ;
; 18.023     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.659      ;
; 18.037     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.645      ;
; 18.038     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.648      ;
; 18.083     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.599      ;
; 18.091     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.688      ; 4.596      ;
; 18.092     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.589      ;
; 18.102     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.579      ;
; 18.103     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.689      ; 4.585      ;
; 18.132     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.550      ;
; 18.154     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.532      ;
; 18.160     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.522      ;
; 18.165     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.516      ;
; 18.173     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.510      ;
; 18.187     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.499      ;
; 18.213     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.686      ; 4.472      ;
; 18.226     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.457      ;
; 18.236     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.447      ;
; 18.262     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.421      ;
; 18.265     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.418      ;
; 18.267     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.419      ;
; 18.284     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.399      ;
; 18.312     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.684      ; 4.371      ;
; 18.319     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.362      ;
; 18.320     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.361      ;
; 18.322     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.687      ; 4.364      ;
; 18.333     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.348      ;
; 18.347     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.334      ;
; 18.373     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.309      ;
; 18.397     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.682      ; 4.284      ;
; 18.408     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.683      ; 4.274      ;
; 999994.837 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 5.089      ;
; 999994.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.999      ;
; 999994.968 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.957      ;
; 999995.064 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.861      ;
; 999995.066 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.860      ;
; 999995.073 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.853      ;
; 999995.086 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.839      ;
; 999995.097 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.065     ; 4.827      ;
; 999995.172 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.753      ;
; 999995.175 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.751      ;
; 999995.193 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.732      ;
; 999995.202 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.066     ; 4.721      ;
; 999995.269 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.657      ;
; 999995.282 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.643      ;
; 999995.297 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.628      ;
; 999995.320 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.605      ;
; 999995.349 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.576      ;
; 999995.372 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.554      ;
; 999995.377 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.549      ;
; 999995.391 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.535      ;
; 999995.438 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.487      ;
; 999995.454 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.471      ;
; 999995.467 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.459      ;
; 999995.532 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.393      ;
; 999995.550 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.065     ; 4.374      ;
; 999995.584 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.343      ;
; 999995.605 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.320      ;
; 999995.647 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.278      ;
; 999995.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.277      ;
; 999995.676 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.249      ;
; 999995.677 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.248      ;
; 999995.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.243      ;
; 999995.684 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.066     ; 4.239      ;
; 999995.699 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.065     ; 4.225      ;
; 999995.714 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.066     ; 4.209      ;
; 999995.725 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.200      ;
; 999995.728 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.198      ;
; 999995.728 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.065     ; 4.196      ;
; 999995.750 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.175      ;
; 999995.751 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.175      ;
; 999995.751 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.066     ; 4.172      ;
; 999995.753 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.172      ;
; 999995.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.154      ;
; 999995.779 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.147      ;
; 999995.783 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.066     ; 4.140      ;
; 999995.789 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.137      ;
; 999995.796 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.129      ;
; 999995.803 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.122      ;
; 999995.817 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.108      ;
; 999995.829 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.097      ;
; 999995.843 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 4.084      ;
; 999995.846 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.079      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.798 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.445      ;
; 46.826 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.417      ;
; 46.925 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.313      ;
; 47.012 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.231      ;
; 47.154 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.089      ;
; 47.287 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.960      ;
; 47.462 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.781      ;
; 47.521 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.722      ;
; 47.721 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.518      ;
; 47.786 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.452      ;
; 47.869 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.369      ;
; 47.881 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.361      ;
; 48.537 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.700      ;
; 48.874 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.366      ;
; 49.046 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.197      ;
; 49.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.048      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.988      ;
; 94.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.968      ;
; 94.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.968      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 94.997 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.914      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.029 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.882      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.042 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.869      ;
; 95.062 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.848      ;
; 95.062 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.848      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.101 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.810      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.114 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.797      ;
; 95.211 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.695      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.218 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.692      ;
; 95.238 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.671      ;
; 95.238 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.671      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.340 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.566      ;
; 95.353 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.553      ;
; 95.396 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.516      ;
; 95.529 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.376      ;
; 95.541 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.371      ;
; 95.652 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.258      ;
; 95.652 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.258      ;
; 95.727 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.185      ;
; 95.732 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.180      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 988.960 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 10.577     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.262 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.282     ;
; 989.284 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.482     ; 10.233     ;
; 989.284 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.482     ; 10.233     ;
; 989.287 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.455     ; 10.257     ;
; 989.345 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.479     ; 10.175     ;
; 989.345 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.479     ; 10.175     ;
; 989.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.472     ; 10.164     ;
; 989.515 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.467     ; 10.017     ;
; 989.515 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.467     ; 10.017     ;
; 989.515 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.467     ; 10.017     ;
; 989.515 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.467     ; 10.017     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.568 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 10.368     ;
; 989.580 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.956      ;
; 989.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 9.946      ;
; 989.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 9.946      ;
; 989.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 9.946      ;
; 989.591 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.462     ; 9.946      ;
; 989.653 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.470     ; 9.876      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.667 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.463     ; 9.869      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.681 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.456     ; 9.862      ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.840 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.073     ;
; 989.865 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 10.048     ;
; 989.892 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 10.024     ;
; 989.892 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 10.024     ;
; 989.941 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 9.955      ;
; 989.953 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.080     ; 9.966      ;
; 989.953 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.080     ; 9.966      ;
; 990.093 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 9.808      ;
; 990.093 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 9.808      ;
; 990.093 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 9.808      ;
; 990.093 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 9.808      ;
; 990.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 9.747      ;
; 990.199 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 9.737      ;
; 990.199 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 9.737      ;
; 990.199 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 9.737      ;
; 990.199 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 9.737      ;
; 990.231 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 9.667      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.259 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.087     ; 9.653      ;
; 990.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 9.660      ;
; 990.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 9.660      ;
; 990.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 9.660      ;
; 990.275 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 9.660      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.346 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.079      ; 0.597      ;
; 0.356 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.390      ; 0.947      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.384      ; 0.947      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.392      ; 0.955      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                           ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                             ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                             ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                           ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                                                                                          ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                                                                                           ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_a                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_a                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_a                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_a                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_b                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|pulse_b                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_b                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|cmp_reg_b                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|cr[3]                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|al                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|al                                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                          ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                         ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                            ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.346 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.635      ;
; 0.388 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.638      ;
; 0.388 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.639      ;
; 0.392 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.641      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.597      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.608      ;
; 0.568 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.803      ;
; 0.626 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.861      ;
; 0.628 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.863      ;
; 0.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.868      ;
; 0.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.869      ;
; 0.636 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 0.871      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.639 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.931      ; 3.761      ;
; 0.780 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.936      ; 3.907      ;
; 0.801 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 3.925      ;
; 0.808 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 3.931      ;
; 0.837 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 3.960      ;
; 0.856 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 3.980      ;
; 0.896 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.022      ;
; 0.908 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.936      ; 4.035      ;
; 0.922 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.934      ; 4.047      ;
; 0.924 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.050      ;
; 0.941 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 4.065      ;
; 0.973 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 4.096      ;
; 1.002 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 4.126      ;
; 1.020 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.934      ; 4.145      ;
; 1.025 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.937      ; 4.153      ;
; 1.048 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 4.171      ;
; 1.059 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 4.182      ;
; 1.081 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.936      ; 4.208      ;
; 1.099 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 4.222      ;
; 1.102 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.936      ; 4.229      ;
; 1.130 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.256      ;
; 1.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 4.279      ;
; 1.181 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.307      ;
; 1.200 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.934      ; 4.325      ;
; 1.244 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.932      ; 4.367      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.383      ;
; 1.298 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.934      ; 4.423      ;
; 1.311 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.437      ;
; 1.339 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.930      ; 4.460      ;
; 1.383 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.509      ;
; 1.428 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.936      ; 4.555      ;
; 1.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.934      ; 4.606      ;
; 1.493 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.619      ;
; 1.494 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.930      ; 4.615      ;
; 1.609 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.937      ; 4.737      ;
; 1.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.760      ;
; 1.636 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.933      ; 4.760      ;
; 1.664 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.930      ; 4.785      ;
; 1.690 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.937      ; 4.818      ;
; 1.710 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.935      ; 4.836      ;
; 1.900 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.930      ; 5.021      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.155      ;
; 3.023 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.257      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.067 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.297      ;
; 3.101 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.335      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.142 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.059      ; 3.372      ;
; 3.158 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.392      ;
; 3.197 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.431      ;
; 3.241 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.475      ;
; 3.244 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.477      ;
; 3.266 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.501      ;
; 3.287 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.520      ;
; 3.302 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.536      ;
; 3.326 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.561      ;
; 3.333 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.568      ;
; 3.337 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.573      ;
; 3.375 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.609      ;
; 3.383 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.618      ;
; 3.416 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.065      ; 3.652      ;
; 3.443 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.678      ;
; 3.446 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.064      ; 3.681      ;
; 3.471 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.705      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.639      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.623      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.624      ;
; 0.392 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.395 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.628      ;
; 0.397 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.630      ;
; 0.398 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.632      ;
; 0.404 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.638      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.405 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.639      ;
; 0.406 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.640      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.639      ;
; 0.407 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.641      ;
; 0.407 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.641      ;
; 0.411 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.412 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.413 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.647      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.648      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.648      ;
; 0.415 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.648      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.651      ;
; 0.418 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.652      ;
; 0.424 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.424 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.424 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.658      ;
; 0.425 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.660      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.660      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.660      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.661      ;
; 0.434 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.668      ;
; 0.435 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.669      ;
; 0.435 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.669      ;
; 0.438 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.672      ;
; 0.438 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.672      ;
; 0.517 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.751      ;
; 0.517 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.751      ;
; 0.517 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.751      ;
; 0.520 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.754      ;
; 0.522 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.756      ;
; 0.523 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.757      ;
; 0.524 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.758      ;
; 0.525 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.759      ;
; 0.526 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.760      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.537 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.771      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.772      ;
; 0.538 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.772      ;
; 0.539 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.773      ;
; 0.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.778      ;
; 0.567 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.801      ;
; 0.570 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.804      ;
; 0.571 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.805      ;
; 0.576 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.807      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.062     ; 4.663      ;
; 15.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.062     ; 4.663      ;
; 15.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.062     ; 4.663      ;
; 15.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.063     ; 4.662      ;
; 15.278 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.085     ; 4.636      ;
; 15.278 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.638      ;
; 15.281 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 4.651      ;
; 15.281 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 4.651      ;
; 15.285 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.065     ; 4.649      ;
; 15.287 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[3]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 4.642      ;
; 15.287 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 4.642      ;
; 15.287 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 4.642      ;
; 15.287 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 4.642      ;
; 15.287 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.070     ; 4.642      ;
; 15.292 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 4.646      ;
; 15.292 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.061     ; 4.646      ;
; 15.292 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[17]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 4.647      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.635 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.281      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[31]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[5]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[7]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[8]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[10]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[11]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[6]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[12]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[13]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[16]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[21]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[9]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[14]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[17]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[7]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[6]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[5]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[4]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[1]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[0]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[3]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[2]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[8]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[9]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[10]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[11]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[14]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[15]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[12]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[13]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.078     ; 4.280      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[31]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[15]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[30]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[16]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[19]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[21]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[14]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[17]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[18]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 4.276      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[31]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[30]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[28]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[29]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[27]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[26]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[24]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[25]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[22]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[23]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 4.275      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[20]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[21]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[19]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[18]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[17]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[16]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.080     ; 4.277      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 4.275      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.WAVE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 4.275      ;
; 15.642 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.HALF                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 4.275      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 4.277      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[19]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.079     ; 4.277      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[29]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 4.281      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 4.281      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.273      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[15]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 4.281      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[23]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 4.281      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[0]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 4.272      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.083     ; 4.273      ;
; 15.643 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[1]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.084     ; 4.272      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.276      ;
; 18.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.663      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.665      ; 4.276      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.665      ; 4.276      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.665      ; 4.276      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.665      ; 4.276      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.665      ; 4.276      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.667      ; 4.278      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.666      ; 4.277      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.660      ; 4.271      ;
; 18.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.664      ; 4.275      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.302 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.942      ;
; 48.468 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.773      ;
; 48.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.272      ;
; 97.599 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.338      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.712 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.213      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.723 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.216      ;
; 97.942 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.981      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.974 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.965      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.978 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.001 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.937      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.016 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.925      ;
; 98.062 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.877      ;
; 98.062 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.877      ;
; 98.166 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.774      ;
; 98.166 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.774      ;
; 98.330 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.610      ;
; 98.330 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.610      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.470      ;
; 98.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.333      ;
; 98.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.333      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 3.176      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 3.176      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.177      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 3.176      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 3.176      ;
; 996.759 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 3.176      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.147      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.147      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.785 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 3.144      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.075     ; 3.138      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.075     ; 3.138      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[2]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 3.127      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 3.127      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM107                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.130      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.150      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.150      ;
; 996.786 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 3.150      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 3.138      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.066     ; 3.143      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.066     ; 3.143      ;
; 996.790 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.066     ; 3.143      ;
; 996.792 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.124      ;
; 996.792 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 3.124      ;
; 996.794 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 3.145      ;
; 996.795 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f1                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.135      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 996.797 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 3.133      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.782      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.782      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.782      ;
; 997.134 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.782      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.088     ; 2.776      ;
; 997.135 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.086     ; 2.778      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[3]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.144 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 2.791      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.072     ; 2.782      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.081     ; 2.773      ;
; 997.145 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.083     ; 2.771      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.930 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.930 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.930 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.930 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.930 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 1.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.785      ;
; 1.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.785      ;
; 1.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM643                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.785      ;
; 1.384 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.611      ;
; 1.493 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 2.108      ;
; 1.493 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 2.108      ;
; 1.493 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 2.108      ;
; 1.493 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM337                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 2.108      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.552 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.785      ;
; 1.601 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM77                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM349                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM641                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.602 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM51_OTERM627                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.834      ;
; 1.614 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.840      ;
; 1.614 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM45                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.840      ;
; 1.819 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM49                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.047      ;
; 1.819 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM47                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.047      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM95                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM541                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM539                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.881 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM543                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.108      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM365                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM367                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.912 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 2.604      ;
; 1.924 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 2.587      ;
; 1.924 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 2.587      ;
; 1.924 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM343                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 2.587      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.605      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.605      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.605      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.605      ;
; 1.949 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 2.605      ;
; 1.950 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.598      ;
; 1.950 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.598      ;
; 1.950 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.598      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.588      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.588      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.590      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.590      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM629                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.590      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 2.590      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.601      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.601      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.601      ;
; 1.953 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.601      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.955 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 2.602      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.973 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 2.598      ;
; 1.978 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.605      ;
; 1.978 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.605      ;
; 1.978 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.605      ;
; 1.978 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 2.605      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.942      ; 4.064      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.065      ;
; 0.934 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.069      ;
; 0.934 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.069      ;
; 0.934 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.069      ;
; 0.934 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.069      ;
; 0.934 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.069      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.943      ; 4.069      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.945      ; 4.071      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.944      ; 4.070      ;
; 0.935 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.939      ; 4.065      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.973  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.207      ;
; 0.973  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.207      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.139  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.373      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.541      ;
; 1.303  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.541      ;
; 1.432  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.670      ;
; 1.432  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.670      ;
; 1.432  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.670      ;
; 1.558  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.795      ;
; 1.558  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.795      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.606  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.845      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.618  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.854      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.644  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.881      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.645  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.866      ;
; 1.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.890      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.874  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.111      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.877  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.099      ;
; 1.937  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.172      ;
; 50.583 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.374      ; 1.148      ;
; 51.104 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.374      ; 1.669      ;
; 51.292 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.377      ; 1.860      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[3]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 2.582      ;
; 1.915 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 2.582      ;
; 1.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.578      ;
; 1.917 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.578      ;
; 2.233 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 2.899      ;
; 2.260 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.480      ; 2.911      ;
; 2.260 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.480      ; 2.911      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.082      ; 2.586      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM195                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM163                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM197                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM181                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM191                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM177                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM159                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.333 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM179                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.086      ; 2.590      ;
; 2.337 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM147 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.578      ;
; 2.337 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.070      ; 2.578      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.579      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.576      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.062      ; 2.580      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.059      ; 2.577      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[9]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[3]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[2]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[7]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[4]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[5]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[6]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.055      ; 2.573      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.057      ; 2.576      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.056      ; 2.575      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.057      ; 2.576      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.057      ; 2.576      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.056      ; 2.575      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.056      ; 2.575      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.056      ; 2.575      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.057      ; 2.576      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.056      ; 2.575      ;
; 2.348 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.057      ; 2.576      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                            ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17]~_Duplicate_1 ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]~_Duplicate_1  ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[18]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[19]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[20]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[21]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[22]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[23]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[24]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[25]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[26]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[27]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[28]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[29]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[30]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kp[31]                                 ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[18]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[19]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[20]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[21]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[22]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[23]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[24]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[25]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[26]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[27]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[28]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[29]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[30]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[31]              ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]~_Duplicate_1  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[18]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[19]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[20]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[21]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[22]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[23]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[24]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[25]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[26]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[27]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[28]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[29]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[30]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[31]               ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]~_Duplicate_1   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]~_Duplicate_1   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                                  ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                                  ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                                 ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                                 ;
+-------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.701       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.483 ; 49.701       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.488 ; 49.706       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.523 ; 49.709       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                              ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                              ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                              ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                              ;
; 49.527 ; 49.713       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                              ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.528 ; 49.714       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM65_OTERM369                           ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                                                  ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[31]                                                                  ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM343                                                         ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM629                                       ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                     ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM337                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM365                                                                                                ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM367                                                                                                ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                                                      ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ;
; 499.702 ; 499.920      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.704 ; 499.922      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ;
; 499.705 ; 499.923      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.708 ; 499.926      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM643                   ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.709 ; 499.927      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ;
; 499.714 ; 499.932      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                                                  ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[0]                                                                                                                     ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[10]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[11]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[12]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[13]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[14]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[15]                                                                                                                    ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[1]                                                                                                                     ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[2]                                                                                                                     ;
; 499.716 ; 499.934      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[3]                                                                                                                     ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.739 ; 499999.957   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.742 ; 499999.960   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.743 ; 499999.961   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.851 ; 500000.037   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.852 ; 500000.038   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.855 ; 500000.041   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[1]|clk                                     ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[2]|clk                                     ;
; 499999.997 ; 499999.997   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[3]|clk                                     ;
; 499999.998 ; 499999.998   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|st_clk~clkctrl|inclk[0]                                ;
; 499999.998 ; 499999.998   ; 0.000          ; High Pulse Width ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|st_clk~clkctrl|outclk                                  ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.999 ; 499999.999   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.393  ; 2.745  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.869  ; 2.206  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.622  ; 1.944  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.476  ; 1.769  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.362  ; 2.738  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 2.147  ; 2.537  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.895  ; 2.217  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.651  ; 1.982  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.847  ; 2.182  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.342  ; 2.738  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.896  ; 2.279  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 1.940  ; 2.263  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.362  ; 2.716  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.346  ; 2.670  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.710  ; 2.093  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.646  ; 2.025  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.346  ; 2.670  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.975  ; 2.367  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.104  ; 2.516  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.933  ; 2.322  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.005  ; 2.353  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.110  ; 2.528  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.241  ; 2.603  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.368  ; 0.551  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.241  ; 2.603  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.030  ; 0.221  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.203  ; 2.559  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.568 ; -0.357 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.488  ; 1.837  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.448 ; -0.283 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 2.242  ; 2.568  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 2.400  ; 2.755  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.039  ; 2.436  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.291  ; 2.516  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.048  ; 7.097  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.147  ; 4.453  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.594  ; 4.962  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 4.990  ; 5.392  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.967 ; -2.291 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.472 ; -1.792 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.221 ; -1.531 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -1.096 ; -1.371 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.264 ; -1.579 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.737 ; -2.111 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.450 ; -1.734 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.264 ; -1.579 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.404 ; -1.700 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.876 ; -2.235 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.499 ; -1.864 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.540 ; -1.847 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.950 ; -2.283 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.257 ; -1.619 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.334 ; -1.706 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.257 ; -1.619 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.948 ; -2.261 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.555 ; -1.935 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.713 ; -2.113 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.534 ; -1.905 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.587 ; -1.922 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.718 ; -2.125 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.862  ; 0.661  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.014  ; -0.148 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.827 ; -2.174 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.288  ; 0.104  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.792 ; -2.131 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.862  ; 0.661  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.107 ; -1.440 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.746  ; 0.589  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.834 ; -2.140 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.998 ; -2.340 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.623 ; -1.994 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.891  ; 0.721  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -1.070 ; -1.230 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.442 ; -3.738 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.859 ; -4.206 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.556 ; -3.910 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 9.252  ; 8.668  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 9.252  ; 8.668  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.945  ; 7.600  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.608  ; 6.498  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.881  ; 6.780  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.779  ; 6.690  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.261  ; 7.739  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.578  ; 7.790  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.842  ; 7.077  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.282  ; 7.877  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.213  ; 7.012  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.731  ; 6.508  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 7.008  ; 6.869  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 8.282  ; 7.795  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.452  ; 6.300  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.753  ; 6.568  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.577  ; 7.439  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 8.080  ; 7.877  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.630  ; 7.485  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.629  ; 9.130  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 12.677 ; 12.707 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 8.176  ; 7.886  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.797  ; 6.632  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.868  ; 7.591  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 8.176  ; 7.886  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 7.997  ; 7.883  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.374  ; 7.301  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.135  ; 6.988  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 6.921  ; 6.832  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 6.978  ; 6.879  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 12.121 ; 11.834 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 7.647  ; 7.205  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 6.993  ; 6.871  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 13.190 ; 13.370 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 6.792  ; 6.608  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.574  ; 5.429  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.657  ; 6.738  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.382  ; 7.554  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.737  ; 7.621  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.127  ; 7.003  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.222  ; 8.055  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.765 ; 10.522 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.229 ; 10.016 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.663 ; 10.387 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.251 ; 10.027 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.765 ; 10.522 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.161  ; 6.889  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.494  ; 6.330  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.011  ; 6.793  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.190  ; 6.016  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.763  ; 6.575  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.011  ; 6.793  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.130 ; 11.571 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.272 ; 10.993 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.898 ; 10.685 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.272 ; 10.993 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.187 ; 10.963 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.125 ; 10.897 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.362 ; 6.252 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.972 ; 8.394 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.646 ; 7.311 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.362 ; 6.252 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.621 ; 6.521 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.518 ; 6.433 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.022 ; 7.502 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 7.290 ; 7.498 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.583 ; 6.814 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 6.212 ; 6.063 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.942 ; 6.746 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.478 ; 6.260 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.747 ; 6.609 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 8.040 ; 7.556 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.212 ; 6.063 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.501 ; 6.319 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.293 ; 7.156 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.775 ; 7.576 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.344 ; 7.200 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.335 ; 8.839 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.399 ; 7.520 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 6.542 ; 6.381 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 6.542 ; 6.381 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.570 ; 7.301 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.868 ; 7.585 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 7.695 ; 7.582 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.097 ; 7.023 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 6.867 ; 6.722 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 6.660 ; 6.571 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 6.716 ; 6.618 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.276 ; 7.147 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 7.430 ; 6.988 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 6.732 ; 6.610 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 8.696 ; 8.864 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 6.540 ; 6.358 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.370 ; 5.227 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.406 ; 6.488 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 7.102 ; 7.272 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 6.899 ; 6.767 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 6.874 ; 6.753 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 6.961 ; 6.791 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.733 ; 6.546 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 6.733 ; 6.546 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 7.146 ; 6.895 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.998 ; 6.801 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 6.960 ; 6.735 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.894 ; 6.629 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.254 ; 6.092 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 5.962 ; 5.791 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 5.962 ; 5.791 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.510 ; 6.325 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.749 ; 6.536 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.848 ; 9.290 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 8.697 ; 8.516 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.697 ; 8.516 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.099 ; 8.854 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 8.945 ; 8.754 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.912 ; 8.693 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.693  ; 8.194  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.978  ; 5.848  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.629  ; 6.484  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.978  ; 5.848  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.766  ; 6.601  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 8.390  ; 7.910  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.141  ; 5.996  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.578  ; 6.433  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.736  ; 6.571  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 9.065  ; 8.900  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 11.854 ; 11.689 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 11.866 ; 11.721 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 11.915 ; 11.770 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 11.854 ; 11.689 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.045 ; 11.900 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 12.144 ; 11.999 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.157 ; 12.012 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.242 ; 12.112 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 12.181 ; 12.036 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.420 ; 7.921 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.774 ; 5.644 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.365 ; 6.220 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.774 ; 5.644 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.533 ; 6.368 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 8.163 ; 7.683 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.896 ; 5.751 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.315 ; 6.170 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.505 ; 6.340 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.741 ; 8.576 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.014 ; 6.869 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.014 ; 6.869 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.061 ; 6.916 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.040 ; 6.875 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.186 ; 7.041 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.281 ; 7.136 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.294 ; 7.149 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.409 ; 7.279 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.316 ; 7.171 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.123     ; 8.622     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.786     ; 5.916     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.455     ; 6.600     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.786     ; 5.916     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.534     ; 6.699     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 7.783     ; 8.263     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.943     ; 6.088     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.306     ; 6.451     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.480     ; 6.645     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.842     ; 9.007     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 11.520    ; 11.685    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 11.556    ; 11.701    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 11.601    ; 11.746    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 11.520    ; 11.685    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 11.753    ; 11.898    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 11.807    ; 11.952    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 11.830    ; 11.975    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 11.888    ; 12.018    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 11.849    ; 11.994    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.852     ; 8.351     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.584     ; 5.714     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.192     ; 6.337     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.584     ; 5.714     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.304     ; 6.469     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 7.560     ; 8.040     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.700     ; 5.845     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.049     ; 6.194     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.252     ; 6.417     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.520     ; 8.685     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.861     ; 7.006     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.861     ; 7.006     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.904     ; 7.049     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 6.863     ; 7.028     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.050     ; 7.195     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.101     ; 7.246     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.124     ; 7.269     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.214     ; 7.344     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.142     ; 7.287     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.577 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.835       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.742       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.036       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.970       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.223       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.954       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.036       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.204       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.322                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.112       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.500                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.048       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.452       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 35.636                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.053       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.583       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.778                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.226       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.552       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.798       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.417                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.209       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.209       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.209       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.805       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.227       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 18.834       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.227       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.226       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.227       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.225       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 197.105                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.212       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.893       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.950                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.227       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.723       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.384               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.036      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.348      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.881               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.209      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.672      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.184               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.209      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.975      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.468               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.075      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.393      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1996.996               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.033      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.963      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.030               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.035      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 997.995      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.059               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.211      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.848      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.508               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.035      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.473      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 13.278  ; 0.000         ;
; st_clk                       ; 18.339  ; 0.000         ;
; altera_reserved_tck          ; 48.564  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 993.832 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.146 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck          ; 0.186 ; 0.000         ;
; st_clk                       ; 0.187 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 17.201  ; 0.000         ;
; st_clk                       ; 18.941  ; 0.000         ;
; altera_reserved_tck          ; 49.312  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 998.136 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.487 ; 0.000         ;
; altera_reserved_tck          ; 0.507 ; 0.000         ;
; st_clk                       ; 0.512 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.109 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.203      ; 0.000         ;
; altera_reserved_tck          ; 49.312     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.782    ; 0.000         ;
; st_clk                       ; 499999.752 ; 0.000         ;
+------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.278 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.668      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.308 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[16] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.639      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.323 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.623      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.353 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.594      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.366 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.580      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.375 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[28] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.571      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.396 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[23] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 6.551      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[20] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.400 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[24] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.546      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[22] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
; 13.402 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[30] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 6.544      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.339     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 3.144      ;
; 18.354     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 3.129      ;
; 18.355     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.501      ; 3.133      ;
; 18.376     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 3.107      ;
; 18.428     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.497      ; 3.056      ;
; 18.429     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 3.052      ;
; 18.491     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.497      ; 2.993      ;
; 18.507     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.499      ; 2.979      ;
; 18.518     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.963      ;
; 18.535     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.501      ; 2.953      ;
; 18.547     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.938      ;
; 18.617     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.868      ;
; 18.622     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 2.861      ;
; 18.686     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.795      ;
; 18.720     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.761      ;
; 18.745     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.736      ;
; 18.760     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.725      ;
; 18.760     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.721      ;
; 18.774     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.499      ; 2.712      ;
; 18.804     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.500      ; 2.683      ;
; 18.812     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.673      ;
; 18.822     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.659      ;
; 18.824     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.657      ;
; 18.875     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.607      ;
; 18.890     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.592      ;
; 18.890     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.501      ; 2.598      ;
; 18.894     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.588      ;
; 18.913     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.568      ;
; 18.914     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.567      ;
; 18.926     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.556      ;
; 18.927     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.554      ;
; 18.931     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.500      ; 2.556      ;
; 18.944     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.537      ;
; 18.944     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.500      ; 2.543      ;
; 18.960     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.499      ; 2.526      ;
; 18.982     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.503      ;
; 18.985     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.497      ;
; 18.990     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.492      ;
; 18.991     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 2.492      ;
; 18.992     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.490      ;
; 18.998     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.500      ; 2.489      ;
; 19.003     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.496      ; 2.480      ;
; 19.004     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.477      ;
; 19.016     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.498      ; 2.469      ;
; 19.028     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.453      ;
; 19.050     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.495      ; 2.432      ;
; 19.078     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.403      ;
; 19.097     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.494      ; 2.384      ;
; 999997.056 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.885      ;
; 999997.102 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.839      ;
; 999997.108 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.833      ;
; 999997.110 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.831      ;
; 999997.120 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.821      ;
; 999997.149 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.792      ;
; 999997.161 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.780      ;
; 999997.163 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.778      ;
; 999997.245 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.696      ;
; 999997.248 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.693      ;
; 999997.257 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.684      ;
; 999997.270 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.671      ;
; 999997.281 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.660      ;
; 999997.286 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.655      ;
; 999997.298 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.643      ;
; 999997.304 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.637      ;
; 999997.334 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.605      ;
; 999997.335 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.606      ;
; 999997.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.594      ;
; 999997.349 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.592      ;
; 999997.411 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.530      ;
; 999997.451 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.490      ;
; 999997.472 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.469      ;
; 999997.488 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.453      ;
; 999997.513 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.428      ;
; 999997.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.422      ;
; 999997.520 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.421      ;
; 999997.522 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.419      ;
; 999997.523 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.418      ;
; 999997.539 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.402      ;
; 999997.545 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.396      ;
; 999997.546 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.395      ;
; 999997.555 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.386      ;
; 999997.557 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.384      ;
; 999997.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.371      ;
; 999997.577 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.364      ;
; 999997.587 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.040     ; 2.350      ;
; 999997.595 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.346      ;
; 999997.610 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.331      ;
; 999997.616 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.325      ;
; 999997.618 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.321      ;
; 999997.620 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.321      ;
; 999997.624 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.040     ; 2.313      ;
; 999997.632 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.309      ;
; 999997.632 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.309      ;
; 999997.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.034     ; 2.310      ;
; 999997.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.309      ;
; 999997.651 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.288      ;
; 999997.653 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.288      ;
; 999997.661 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.040     ; 2.276      ;
; 999997.666 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.275      ;
; 999997.670 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.271      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.564 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.863      ;
; 48.572 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.848      ;
; 48.584 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.843      ;
; 48.698 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.729      ;
; 48.758 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.669      ;
; 48.825 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.605      ;
; 48.957 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.470      ;
; 48.990 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.437      ;
; 49.049 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.372      ;
; 49.066 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.354      ;
; 49.137 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.283      ;
; 49.143 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.283      ;
; 49.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 0.945      ;
; 49.676 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.748      ;
; 49.757 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.670      ;
; 49.868 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.558      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.158 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.779      ;
; 97.186 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.750      ;
; 97.186 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.750      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.194 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.742      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.688      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.252 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.685      ;
; 97.290 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.646      ;
; 97.290 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.646      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.296 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.640      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.299 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.637      ;
; 97.306 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.625      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.344 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.592      ;
; 97.382 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.553      ;
; 97.382 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.553      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.544      ;
; 97.395 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.542      ;
; 97.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.506      ;
; 97.428 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.503      ;
; 97.520 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.410      ;
; 97.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.334      ;
; 97.610 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.326      ;
; 97.610 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.326      ;
; 97.612 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.325      ;
; 97.612 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.325      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 993.832 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.916      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.021 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.733      ;
; 994.026 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.251     ; 5.710      ;
; 994.026 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.251     ; 5.710      ;
; 994.028 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.726      ;
; 994.068 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.250     ; 5.669      ;
; 994.068 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.250     ; 5.669      ;
; 994.085 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.245     ; 5.657      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.132 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.819      ;
; 994.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.597      ;
; 994.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.597      ;
; 994.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.597      ;
; 994.151 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.597      ;
; 994.207 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.541      ;
; 994.217 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.531      ;
; 994.217 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.531      ;
; 994.217 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.531      ;
; 994.217 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.531      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.226 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.233     ; 5.528      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.265 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.239     ; 5.483      ;
; 994.269 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.243     ; 5.475      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.299 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.636      ;
; 994.306 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.629      ;
; 994.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.048     ; 5.613      ;
; 994.326 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.048     ; 5.613      ;
; 994.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117_OTERM619 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 5.560      ;
; 994.368 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.047     ; 5.572      ;
; 994.368 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.047     ; 5.572      ;
; 994.429 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 5.500      ;
; 994.429 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 5.500      ;
; 994.429 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 5.500      ;
; 994.429 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 5.500      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.504 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 5.431      ;
; 994.507 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.444      ;
; 994.517 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.434      ;
; 994.517 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.434      ;
; 994.517 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.434      ;
; 994.517 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.434      ;
; 994.547 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 5.378      ;
; 994.565 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.386      ;
; 994.565 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.386      ;
; 994.565 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.386      ;
; 994.565 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.036     ; 5.386      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.146 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.474      ;
; 0.151 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.481      ;
; 0.154 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 0.495      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 0.497      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.488      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.494      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.235      ; 0.509      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.224      ; 0.498      ;
; 0.171 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.235      ; 0.512      ;
; 0.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.235      ; 0.515      ;
; 0.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.225      ; 0.505      ;
; 0.178 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.504      ;
; 0.178 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.235      ; 0.521      ;
; 0.182 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.235      ; 0.521      ;
; 0.184 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.222      ; 0.511      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|sync2_udr                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:epcs_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM523                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_aligning_data_OTERM529                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM315                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|pid_cmp                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.WAVE                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.WAVE                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.HALF                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.HALF                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM23                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM21                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM517                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                         ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM83                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                        ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                              ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.190 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM107                                                                                                        ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.214 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.220 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.343      ;
; 0.229 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.349      ;
; 0.254 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.258 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.392      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.272 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.392      ;
; 0.314 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.055      ;
; 0.317 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.066      ;
; 0.324 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.073      ;
; 0.352 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.642      ; 2.098      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.103      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.114      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.130      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.137      ;
; 0.399 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.144      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.142      ;
; 0.417 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.642      ; 2.163      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.159      ;
; 0.430 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.171      ;
; 0.436 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.177      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.642      ; 2.183      ;
; 0.443 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.644      ; 2.191      ;
; 0.469 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.211      ;
; 0.470 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.211      ;
; 0.486 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.231      ;
; 0.489 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.230      ;
; 0.500 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.247      ;
; 0.520 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.261      ;
; 0.520 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.637      ; 2.261      ;
; 0.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.289      ;
; 0.564 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.309      ;
; 0.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.642      ; 2.316      ;
; 0.591 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.636      ; 2.331      ;
; 0.631 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.373      ;
; 0.640 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.382      ;
; 0.647 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.389      ;
; 0.664 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.409      ;
; 0.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.636      ; 2.423      ;
; 0.727 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.642      ; 2.473      ;
; 0.731 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.641      ; 2.476      ;
; 0.735 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.638      ; 2.477      ;
; 0.753 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.636      ; 2.493      ;
; 0.782 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.644      ; 2.530      ;
; 0.807 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.640      ; 2.551      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.644      ; 2.586      ;
; 0.846 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.640      ; 2.590      ;
; 0.920 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.636      ; 2.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.544 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.660      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.722      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.648 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.032      ; 1.764      ;
; 1.666 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.786      ;
; 1.669 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.789      ;
; 1.673 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.793      ;
; 1.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.803      ;
; 1.691 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.811      ;
; 1.714 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.834      ;
; 1.727 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.846      ;
; 1.766 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.886      ;
; 1.767 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.886      ;
; 1.792 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.912      ;
; 1.793 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.913      ;
; 1.811 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.931      ;
; 1.813 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.933      ;
; 1.823 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.038      ; 1.945      ;
; 1.826 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.946      ;
; 1.830 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.950      ;
; 1.833 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.953      ;
; 1.840 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.960      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.201 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[8]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 2.749      ;
; 17.201 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[13]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 2.749      ;
; 17.201 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 2.749      ;
; 17.201 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 2.749      ;
; 17.204 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 2.732      ;
; 17.204 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.735      ;
; 17.208 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.738      ;
; 17.208 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[21]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.041     ; 2.738      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.039     ; 2.738      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[3]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.737      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.737      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[23]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.737      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[22]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.737      ;
; 17.210 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.737      ;
; 17.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.735      ;
; 17.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 2.735      ;
; 17.216 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[17]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 2.736      ;
; 17.391 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.153      ; 2.749      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|waitrequest_reset_override                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.405 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.048     ; 2.534      ;
; 17.410 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 2.526      ;
; 17.410 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 2.526      ;
; 17.410 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_a[4]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.531      ;
; 17.410 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|data_b[4]                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.531      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.536      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[10]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.536      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[19]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 2.525      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[2]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.536      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[12]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.040     ; 2.536      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[29]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.534      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[31]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[31]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.534      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 2.527      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[3]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[4]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[5]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[5]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[7]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[7]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[8]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[8]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[10]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[10]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[11]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[11]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[15]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.534      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[15]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[23]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[23]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.534      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[24]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[24]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[26]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[26]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[30]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[2]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[2]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[6]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[6]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[12]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[12]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[13]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[13]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[16]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[16]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[19]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[20]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[20]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[21]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[21]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[22]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[22]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[25]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[25]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[0]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.526      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 2.527      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[1]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.526      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[9]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.046     ; 2.530      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[9]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[14]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[14]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[17]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.044     ; 2.532      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[17]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[18]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.529      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[18]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.042     ; 2.534      ;
; 17.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.049     ; 2.527      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.530      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.530      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.530      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.530      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.530      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.485      ; 2.531      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.480      ; 2.526      ;
; 18.941 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.482      ; 2.528      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.484      ; 2.529      ;
; 18.942 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.486      ; 2.531      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.312 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.113      ;
; 49.417 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.006      ;
; 49.740 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.686      ;
; 98.608 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.344      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.679 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.688 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.266      ;
; 98.805 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.138      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.825 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.119      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.828 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.123      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.850 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.103      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.865 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.090      ;
; 98.890 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.064      ;
; 98.890 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.064      ;
; 98.945 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.007      ;
; 98.945 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.007      ;
; 98.945 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.007      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.898      ;
; 99.057 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.898      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.216 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
; 99.216 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.810      ;
; 998.137 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[10]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.809      ;
; 998.137 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.809      ;
; 998.137 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.809      ;
; 998.137 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.809      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM59  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.787      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.787      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.040     ; 1.797      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.040     ; 1.797      ;
; 998.150 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.040     ; 1.797      ;
; 998.151 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.792      ;
; 998.151 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.792      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.789      ;
; 998.153 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.778      ;
; 998.153 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.778      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[2]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM105                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM107                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.154 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.780      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.155 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.786      ;
; 998.156 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[7]                                                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.043     ; 1.788      ;
; 998.156 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.043     ; 1.788      ;
; 998.156 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[31]                                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.043     ; 1.788      ;
; 998.158 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.790      ;
; 998.158 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f1                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.044     ; 1.785      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[29]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.159 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.782      ;
; 998.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.774      ;
; 998.160 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.053     ; 1.774      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.590      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.058     ; 1.584      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.590      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.590      ;
; 998.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.590      ;
; 998.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.585      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.046     ; 1.590      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[30]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[0]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[4]                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM143                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.584      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|waitrequest_OTERM129                                                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.051     ; 1.585      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.595      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[18]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.049     ; 1.587      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[28]                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.050     ; 1.586      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.041     ; 1.595      ;
; 998.351 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM87_OTERM361                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.052     ; 1.584      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.487 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.487 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.487 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.487 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.487 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.615 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.932      ;
; 0.615 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.932      ;
; 0.615 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM643                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.932      ;
; 0.718 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 0.832      ;
; 0.793 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.104      ;
; 0.793 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM507                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.104      ;
; 0.793 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM39                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.104      ;
; 0.793 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM337                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.104      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.932      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM79                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM71                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM77                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM75                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM69                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM349                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM73_OTERM347_OTERM641                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.838 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM51_OTERM627                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.956      ;
; 0.839 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.957      ;
; 0.850 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 0.964      ;
; 0.850 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM45                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 0.964      ;
; 0.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM49                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.081      ;
; 0.966 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM47                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.081      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM41                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM95                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM541                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM539                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM509                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 0.990 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM43_OTERM335_OTERM543                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.030      ; 1.104      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM133                                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM365                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM109_OTERM367                                                                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.105 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.455      ;
; 1.113 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.444      ;
; 1.113 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.444      ;
; 1.113 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM343                                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.444      ;
; 1.122 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.450      ;
; 1.122 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.450      ;
; 1.122 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.450      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.457      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.457      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.457      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.457      ;
; 1.123 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.457      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.447      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.447      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM629                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.447      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.447      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.124 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.452      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.443      ;
; 1.125 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.443      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[16]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[17]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[3]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[6]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.129 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.449      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.455      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.455      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.455      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.455      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.507  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.507  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.576  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.697      ;
; 0.672  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.796      ;
; 0.672  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.796      ;
; 0.752  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.752  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.873      ;
; 0.816  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.939      ;
; 0.816  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.939      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.829  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.953      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.958      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.859  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.979      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.871  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.984      ;
; 0.880  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.992      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.977  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.100      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 0.988  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.101      ;
; 1.016  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.137      ;
; 49.994 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.515      ; 0.613      ;
; 50.256 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.512      ; 0.872      ;
; 50.349 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.515      ; 0.968      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.647      ; 2.263      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.649      ; 2.265      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.648      ; 2.264      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.643      ; 2.259      ;
; 0.512 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.645      ; 2.261      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.109 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[3]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.444      ;
; 1.109 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|av_readdata_pre[6]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.444      ;
; 1.109 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.246      ; 1.439      ;
; 1.109 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.246      ; 1.439      ;
; 1.283 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.618      ;
; 1.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.247      ; 1.624      ;
; 1.293 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.247      ; 1.624      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[3]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[0]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 1.444      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM147 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[9]_OTERM149 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.038      ; 1.439      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM155                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[0]_OTERM195                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[10]_OTERM163                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[12]_OTERM161                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[9]_OTERM165                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[11]_OTERM153                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[1]_OTERM197                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[2]_OTERM181                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[4]_OTERM191                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[3]_OTERM193                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[6]_OTERM177                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[8]_OTERM159                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[7]_OTERM169                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.317 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|baud_rate_counter[5]_OTERM179                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 1.446      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|irq                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[5]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[6]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[7]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[8]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[10]                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|readdata[1]                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[3]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[5]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[2]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[1]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[7]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[6]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[8]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[0]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[2]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[3]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[4]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[5]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_shift_empty                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[6]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[7]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[10]                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|dcts_status_bit                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_overrun                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|control_reg[4]                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.034      ; 1.441      ;
; 1.323 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_regs:the_BeInMotion_qsys_uart_0_regs|tx_data[1]                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.031      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[0]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[3]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[5]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[0]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxrx_in_processxx3                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[2]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[4]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[4]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[6]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[6]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[7]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|do_load_shifter                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_data[1]                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[3]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[5]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[7]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[2]          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.029      ; 1.437      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.030      ; 1.438      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_clk_en                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.435      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[12]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.435      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[8]                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.435      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[10]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.435      ;
; 1.324 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|baud_rate_counter[11]                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.027      ; 1.435      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_u251:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_we_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a43~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.333 ; 49.517       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.333 ; 49.517       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d2_data_in                                                                                                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                                            ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM111                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM113                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM115                                ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM511_OTERM551                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM511_OTERM553                          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM513                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM11                                               ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM327_OTERM645                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM327_OTERM647                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM17                                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM19                                             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM67                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM519                                               ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM521                                               ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM3                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.783 ; 499.967      ; 0.184          ; Low Pulse Width  ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                        ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[13]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[17]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[18]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[19]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[1]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[21]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[2]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[30]                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[7]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[9]                                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM139                                                   ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|waitrequest_reset_override                                                           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|read_latency_shift_reg[0]_OTERM99                                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM31                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM33                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM35                                                                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM341_OTERM535                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[0]_OTERM37_OTERM341_OTERM537                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[0]                                                                                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[10]                                                                                                                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[11]                                                                                                                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count[12]                                                                                                                    ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.752 ; 499999.936   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.753 ; 499999.937   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.843 ; 500000.059   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.844 ; 500000.060   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.932 ; 499999.932   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.349  ; 2.198 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.077  ; 1.892 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 0.942  ; 1.727 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 0.853  ; 1.606 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 1.359  ; 2.211 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.247  ; 2.102 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.077  ; 1.857 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 0.946  ; 1.716 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.065  ; 1.842 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.343  ; 2.211 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.121  ; 1.947 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 1.111  ; 1.906 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 1.359  ; 2.208 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 1.315  ; 2.121 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.003  ; 1.784 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 0.982  ; 1.795 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 1.315  ; 2.121 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.152  ; 2.002 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 1.220  ; 2.052 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.136  ; 1.969 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 1.160  ; 1.986 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 1.224  ; 2.055 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.277  ; 2.121 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.271  ; 0.671 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 1.277  ; 2.120 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.028  ; 0.475 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.270  ; 2.121 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.336 ; 0.158 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 0.889  ; 1.662 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.248 ; 0.216 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.273  ; 2.111 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.338  ; 2.173 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 1.172  ; 2.010 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.826  ; 1.239 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 2.814  ; 3.313 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 2.461  ; 3.231 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 2.752  ; 3.621 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 2.907  ; 3.786 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.113 ; -1.940 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.859 ; -1.657 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.717 ; -1.494 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.642 ; -1.382 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.733 ; -1.487 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.023 ; -1.858 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.830 ; -1.589 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.733 ; -1.487 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.818 ; -1.574 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.087 ; -1.928 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.902 ; -1.709 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -0.890 ; -1.670 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.128 ; -1.960 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.768 ; -1.563 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.793 ; -1.564 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.768 ; -1.563 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.091 ; -1.888 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.919 ; -1.756 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.002 ; -1.821 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.916 ; -1.730 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.925 ; -1.741 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.005 ; -1.825 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.495  ; 0.006  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.061 ; -0.455 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.052 ; -1.875 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.142  ; -0.301 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.045 ; -1.876 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.495  ; 0.006  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.680 ; -1.437 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.410  ; -0.052 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.045 ; -1.867 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.111 ; -1.937 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -0.944 ; -1.759 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.826  ; 0.369  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 0.006  ; -0.446 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -2.051 ; -2.814 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -2.326 ; -3.177 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.124 ; -2.921 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 5.655 ; 5.566 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.655 ; 5.566 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 4.423 ; 4.550 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.768 ; 3.856 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.901 ; 4.028 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.764 ; 3.937 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.175 ; 4.977 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.544 ; 4.410 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 4.078 ; 3.999 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 5.169 ; 5.020 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 4.046 ; 4.146 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.766 ; 3.836 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 4.004 ; 4.105 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 5.169 ; 5.020 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.668 ; 3.725 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.824 ; 3.894 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.302 ; 4.447 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 4.559 ; 4.739 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 4.341 ; 4.493 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.945 ; 5.874 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.161 ; 7.191 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 4.571 ; 4.738 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.858 ; 3.936 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.406 ; 4.540 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.571 ; 4.738 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.522 ; 4.729 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.194 ; 4.365 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.047 ; 4.164 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.928 ; 4.063 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.963 ; 4.090 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 6.685 ; 6.874 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.833 ; 4.641 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.966 ; 4.073 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.623 ; 7.454 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 3.864 ; 3.935 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.212 ; 3.183 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.966 ; 3.868 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 4.416 ; 4.279 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.464 ; 4.477 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 4.072 ; 4.217 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.710 ; 4.694 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.142 ; 6.158 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.854 ; 5.862 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 6.053 ; 6.084 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.834 ; 5.866 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 6.142 ; 6.158 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 4.038 ; 4.108 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.718 ; 3.761 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.951 ; 4.039 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.541 ; 3.556 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.823 ; 3.896 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.951 ; 4.039 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.367 ; 6.795 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.297 ; 6.328 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 6.116 ; 6.124 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 6.297 ; 6.328 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.264 ; 6.296 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 6.284 ; 6.300 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.638 ; 3.720 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.511 ; 5.414 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 4.270 ; 4.390 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.638 ; 3.720 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.766 ; 3.886 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.630 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.049 ; 4.848 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.384 ; 4.258 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.937 ; 3.864 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.542 ; 3.594 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.905 ; 3.999 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.637 ; 3.703 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.868 ; 3.963 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 5.045 ; 4.891 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.542 ; 3.594 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.691 ; 3.756 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.153 ; 4.291 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 4.400 ; 4.570 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 4.192 ; 4.335 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.789 ; 5.709 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.316 ; 4.328 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.724 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.724 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.250 ; 4.377 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.413 ; 4.571 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.362 ; 4.558 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.047 ; 4.209 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 3.905 ; 4.015 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.793 ; 3.920 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.825 ; 3.945 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.121 ; 4.261 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.722 ; 4.527 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.832 ; 3.933 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 5.129 ; 5.001 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 3.734 ; 3.800 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.829 ; 3.737 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 4.261 ; 4.131 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 3.980 ; 4.025 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.942 ; 4.081 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.975 ; 4.054 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 3.836 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 3.836 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 3.962 ; 3.972 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 3.974 ; 3.984 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 3.871 ; 3.867 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.901 ; 3.966 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.594 ; 3.632 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.424 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.424 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.690 ; 3.757 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.814 ; 3.896 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.186 ; 5.615 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.926 ; 4.918 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.926 ; 4.918 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.120 ; 5.134 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.056 ; 5.070 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.028 ; 5.028 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.411 ; 5.095 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.394 ; 3.329 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.783 ; 3.709 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.394 ; 3.329 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.848 ; 3.755 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.201 ; 4.901 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.492 ; 3.418 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.691 ; 3.617 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.799 ; 3.706 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.100 ; 5.007 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.543 ; 6.467 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.543 ; 6.469 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.565 ; 6.491 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 6.560 ; 6.467 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.661 ; 6.587 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 6.685 ; 6.611 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 6.696 ; 6.622 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 6.709 ; 6.644 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 6.707 ; 6.633 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.274 ; 4.958 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.283 ; 3.218 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.650 ; 3.576 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.283 ; 3.218 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.723 ; 3.630 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.079 ; 4.779 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.371 ; 3.297 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.561 ; 3.487 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.675 ; 3.582 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.924 ; 4.831 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 3.982 ; 3.908 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 3.982 ; 3.908 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.003 ; 3.929 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.008 ; 3.915 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.095 ; 4.021 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.118 ; 4.044 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.129 ; 4.055 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.148 ; 4.083 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.139 ; 4.065 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.235     ; 5.551     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.398     ; 3.463     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.835     ; 3.909     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.398     ; 3.463     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.889     ; 3.982     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.002     ; 5.302     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.492     ; 3.566     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.715     ; 3.789     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.838     ; 3.931     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.349     ; 5.442     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.695     ; 6.778     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.704     ; 6.778     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 6.734     ; 6.808     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 6.695     ; 6.788     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 6.847     ; 6.921     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 6.856     ; 6.930     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 6.871     ; 6.945     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 6.904     ; 6.969     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 6.885     ; 6.959     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.093     ; 5.409     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.284     ; 3.349     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.696     ; 3.770     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.284     ; 3.349     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.758     ; 3.851     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 4.876     ; 5.176     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.367     ; 3.441     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.582     ; 3.656     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.709     ; 3.802     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 5.159     ; 5.252     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 4.095     ; 4.169     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 4.095     ; 4.169     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.124     ; 4.198     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.095     ; 4.188     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.232     ; 4.306     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.241     ; 4.315     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.255     ; 4.329     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.294     ; 4.359     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.269     ; 4.343     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.075 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.381       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.694       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.380                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.574       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.806       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.505       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.901       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.533                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.963       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.540                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.505       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.035       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.509       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.163       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 37.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.514       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.241       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 38.279                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.578       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.701       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.569       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.365       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.568       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.569       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.570       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.369       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.578       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                 ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 58.528                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.569       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.381       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.578       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.577       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 198.460                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.571       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.889       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 198.914                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.579       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.335       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.567               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.505      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.062      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.831               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.570      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.261      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.960               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.389      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.105               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.504      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.601      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1998.427               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.502      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.925      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.446               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.503      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.943      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.469               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.898      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.704               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.503      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 999.201      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; 6.159   ; 0.146 ; 14.780   ; 0.487   ; 9.203               ;
;  CLK_FPGA_50M                 ; 6.159   ; 0.146 ; 14.780   ; 1.109   ; 9.203               ;
;  altera_reserved_tck          ; 46.387  ; 0.186 ; 48.001   ; 0.507   ; 49.312              ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 988.034 ; 0.179 ; 996.424  ; 0.487   ; 499.694             ;
;  st_clk                       ; 16.891  ; 0.187 ; 18.216   ; 0.512   ; 499999.739          ;
; Design-wide TNS               ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_FPGA_50M                 ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck          ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  st_clk                       ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.700  ; 3.194 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.139  ; 2.588 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.866  ; 2.297 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.705  ; 2.106 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.654  ; 3.190 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 2.439  ; 2.959 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 2.170  ; 2.607 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.900  ; 2.340 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 2.115  ; 2.565 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.654  ; 3.190 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.167  ; 2.673 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.206  ; 2.650 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.654  ; 3.158 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.651  ; 3.097 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.972  ; 2.448 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.907  ; 2.382 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.651  ; 3.097 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 2.261  ; 2.771 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.388  ; 2.920 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.205  ; 2.716 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.288  ; 2.755 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.404  ; 2.930 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.540  ; 3.037 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.380  ; 0.671 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.540  ; 3.037 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.030  ; 0.475 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.481  ; 2.986 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.336 ; 0.158 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.725  ; 2.176 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.248 ; 0.216 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 2.526  ; 3.003 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 2.708  ; 3.194 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.328  ; 2.857 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.291  ; 2.516 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 7.146  ; 7.214 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.747  ; 5.153 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 5.213  ; 5.729 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.660  ; 6.218 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.113 ; -1.940 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.859 ; -1.657 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.717 ; -1.494 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.642 ; -1.371 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.733 ; -1.487 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.023 ; -1.858 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.830 ; -1.589 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.733 ; -1.487 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.818 ; -1.574 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.087 ; -1.928 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.902 ; -1.709 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -0.890 ; -1.670 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.128 ; -1.960 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.768 ; -1.563 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.793 ; -1.564 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.768 ; -1.563 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.091 ; -1.888 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.919 ; -1.756 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.002 ; -1.821 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.916 ; -1.730 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -0.925 ; -1.741 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.005 ; -1.825 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.974  ; 0.798  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.044  ; -0.083 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.052 ; -1.875 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.341  ; 0.199  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.045 ; -1.876 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.974  ; 0.798  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.680 ; -1.437 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.855  ; 0.722  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.045 ; -1.867 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.111 ; -1.937 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -0.944 ; -1.759 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.128  ; 0.982  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 0.006  ; -0.446 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -2.051 ; -2.814 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -2.326 ; -3.177 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.124 ; -2.921 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 10.188 ; 9.776  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 10.188 ; 9.776  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 8.682  ; 8.538  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.273  ; 7.225  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.548  ; 7.542  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.421  ; 7.440  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.163  ; 8.740  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 8.492  ; 8.570  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.673  ; 7.792  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 9.191  ; 8.835  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 7.905  ; 7.811  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 7.392  ; 7.245  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 7.737  ; 7.701  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 9.191  ; 8.790  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 7.101  ; 7.005  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 7.416  ; 7.303  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.334  ; 8.353  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 8.852  ; 8.835  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 8.408  ; 8.382  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.635 ; 10.274 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 14.002 ; 14.035 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 8.968  ; 8.837  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.483  ; 7.373  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.622  ; 8.435  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 8.968  ; 8.837  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.742  ; 8.765  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.096  ; 8.120  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 7.823  ; 7.774  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.611  ; 7.596  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.653  ; 7.657  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 13.221 ; 13.136 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.504  ; 8.137  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.717  ; 7.719  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 14.558 ; 14.627 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.490  ; 7.416  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 7.478  ; 7.448  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 8.280  ; 8.304  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.583  ; 8.489  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.876  ; 7.845  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 9.103  ; 8.965  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.758 ; 11.629 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.183 ; 11.085 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.606 ; 11.432 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.182 ; 11.045 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.758 ; 11.629 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.857  ; 7.738  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 7.185  ; 7.103  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.689  ; 7.557  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.862  ; 6.761  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 7.420  ; 7.308  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.689  ; 7.557  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.947 ; 12.484 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.368 ; 12.207 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.983 ; 11.803 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 12.368 ; 12.207 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.286 ; 12.155 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.242 ; 12.122 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.638 ; 3.720 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 5.511 ; 5.414 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 4.270 ; 4.390 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.638 ; 3.720 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.766 ; 3.886 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.630 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.049 ; 4.848 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 4.384 ; 4.258 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.937 ; 3.864 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.542 ; 3.594 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.905 ; 3.999 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.637 ; 3.703 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.868 ; 3.963 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 5.045 ; 4.891 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.542 ; 3.594 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.691 ; 3.756 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.153 ; 4.291 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 4.400 ; 4.570 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 4.192 ; 4.335 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.789 ; 5.709 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 4.316 ; 4.328 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.724 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 3.724 ; 3.797 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.250 ; 4.377 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.413 ; 4.571 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.362 ; 4.558 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.047 ; 4.209 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 3.905 ; 4.015 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.793 ; 3.920 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.825 ; 3.945 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.121 ; 4.261 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 4.722 ; 4.527 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.832 ; 3.933 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 5.129 ; 5.001 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 3.734 ; 3.800 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.829 ; 3.737 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 4.261 ; 4.131 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 3.980 ; 4.025 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.942 ; 4.081 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 3.975 ; 4.054 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 3.836 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 3.836 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 3.962 ; 3.972 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 3.974 ; 3.984 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 3.871 ; 3.867 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.901 ; 3.966 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.594 ; 3.632 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.424 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.424 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.690 ; 3.757 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.814 ; 3.896 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.186 ; 5.615 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.926 ; 4.918 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.926 ; 4.918 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.120 ; 5.134 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.056 ; 5.070 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.028 ; 5.028 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdo                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_psave            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sce                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sck             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_enb              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sda              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_scl              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; gauge_sda           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_scl           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_sda              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_scl              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_FPGA_50M        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_RST_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_dout             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_0              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_sdo             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx1              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19890      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 95         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4783541    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19890      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 95         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4783541    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 691      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3725     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 691      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3725     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 122   ; 122  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 388   ; 388  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 22 22:46:27 2013
Info: Command: quartus_sta BeInMotion -c BeInMotion
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'BeInMotion.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write could not be matched with a register
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write1* could not be matched with a register
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}]
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <to> is an empty collection
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.159         0.000 CLK_FPGA_50M 
    Info (332119):    16.891         0.000 st_clk 
    Info (332119):    46.387         0.000 altera_reserved_tck 
    Info (332119):   988.034         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.354         0.000 CLK_FPGA_50M 
    Info (332119):     0.393         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.412         0.000 altera_reserved_tck 
    Info (332119):     0.412         0.000 st_clk 
Info (332146): Worst-case recovery slack is 14.780
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.780         0.000 CLK_FPGA_50M 
    Info (332119):    18.216         0.000 st_clk 
    Info (332119):    48.001         0.000 altera_reserved_tck 
    Info (332119):   996.424         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.023         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.045         0.000 st_clk 
    Info (332119):     1.067         0.000 altera_reserved_tck 
    Info (332119):     2.168         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.409         0.000 CLK_FPGA_50M 
    Info (332119):    49.551         0.000 altera_reserved_tck 
    Info (332119):   499.711         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.759         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.130 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 7.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.448         0.000 CLK_FPGA_50M 
    Info (332119):    17.122         0.000 st_clk 
    Info (332119):    46.798         0.000 altera_reserved_tck 
    Info (332119):   988.960         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.346         0.000 CLK_FPGA_50M 
    Info (332119):     0.346         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.362         0.000 st_clk 
    Info (332119):     0.363         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.274
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.274         0.000 CLK_FPGA_50M 
    Info (332119):    18.387         0.000 st_clk 
    Info (332119):    48.302         0.000 altera_reserved_tck 
    Info (332119):   996.759         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.930         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.931         0.000 st_clk 
    Info (332119):     0.973         0.000 altera_reserved_tck 
    Info (332119):     1.915         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.434         0.000 CLK_FPGA_50M 
    Info (332119):    49.483         0.000 altera_reserved_tck 
    Info (332119):   499.694         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.739         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.577 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 13.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.278         0.000 CLK_FPGA_50M 
    Info (332119):    18.339         0.000 st_clk 
    Info (332119):    48.564         0.000 altera_reserved_tck 
    Info (332119):   993.832         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.146         0.000 CLK_FPGA_50M 
    Info (332119):     0.179         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
    Info (332119):     0.187         0.000 st_clk 
Info (332146): Worst-case recovery slack is 17.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.201         0.000 CLK_FPGA_50M 
    Info (332119):    18.941         0.000 st_clk 
    Info (332119):    49.312         0.000 altera_reserved_tck 
    Info (332119):   998.136         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.487         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.507         0.000 altera_reserved_tck 
    Info (332119):     0.512         0.000 st_clk 
    Info (332119):     1.109         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.203         0.000 CLK_FPGA_50M 
    Info (332119):    49.312         0.000 altera_reserved_tck 
    Info (332119):   499.782         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.752         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.075 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Tue Jan 22 22:46:55 2013
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:25


