

================================================================
== Vitis HLS Report for 'hls_top'
================================================================
* Date:           Fri Apr 26 10:10:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        backprop_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: qzynquplusRFSOC
* Target device:  xqzu29dr-ffrf1760-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |       17|       17|        16|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [backprop.c:15]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sets"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sets, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sets, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights2, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights3, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xweights3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases2, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases3, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xbiases3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xtraining_data, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xtraining_data, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xtraining_targets, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %xtraining_targets, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%xtraining_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %xtraining_data" [backprop.c:15]   --->   Operation 43 'read' 'xtraining_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%xbiases3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %xbiases3" [backprop.c:15]   --->   Operation 44 'read' 'xbiases3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln33 = store i2 0, i2 %i" [backprop.c:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%br_ln33 = br void %for.inc" [backprop.c:33]   --->   Operation 46 'br' 'br_ln33' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 47 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [backprop.c:33]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.62ns)   --->   "%icmp_ln33 = icmp_eq  i2 %i_1, i2 3" [backprop.c:33]   --->   Operation 50 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%add_ln33 = add i2 %i_1, i2 1" [backprop.c:33]   --->   Operation 51 'add' 'add_ln33' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %new.body.for.inc, void %for.end" [backprop.c:33]   --->   Operation 52 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [backprop.c:33]   --->   Operation 53 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.62ns)   --->   "%icmp_ln33_1 = icmp_eq  i2 %add_ln33, i2 3" [backprop.c:33]   --->   Operation 54 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [backprop.c:33]   --->   Operation 55 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln33 = store i2 %add_ln33, i2 %i" [backprop.c:33]   --->   Operation 56 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.48>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc" [backprop.c:33]   --->   Operation 57 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %xtraining_data_read, i32 2, i32 63" [backprop.c:33]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i62 %trunc_ln" [backprop.c:33]   --->   Operation 59 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln33" [backprop.c:33]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %xbiases3_read, i32 2, i32 63" [backprop.c:33]   --->   Operation 61 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i62 %trunc_ln33_1" [backprop.c:33]   --->   Operation 62 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln33_1" [backprop.c:33]   --->   Operation 63 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 64 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [backprop.c:33]   --->   Operation 65 'writereq' 'empty_23' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 66 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 68 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 69 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 70 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 71 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [backprop.c:33]   --->   Operation 72 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc.split" [backprop.c:33]   --->   Operation 73 'br' 'br_ln33' <Predicate = (first_iter_0)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 74 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [backprop.c:34]   --->   Operation 74 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [backprop.c:33]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [backprop.c:33]   --->   Operation 76 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (7.30ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [backprop.c:34]   --->   Operation 77 'write' 'write_ln34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 78 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [backprop.c:36]   --->   Operation 78 'writeresp' 'empty_24' <Predicate = (icmp_ln33_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 79 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [backprop.c:36]   --->   Operation 79 'writeresp' 'empty_24' <Predicate = (icmp_ln33_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 80 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [backprop.c:36]   --->   Operation 80 'writeresp' 'empty_24' <Predicate = (icmp_ln33_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 81 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [backprop.c:36]   --->   Operation 81 'writeresp' 'empty_24' <Predicate = (icmp_ln33_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 82 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [backprop.c:36]   --->   Operation 82 'writeresp' 'empty_24' <Predicate = (icmp_ln33_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln33 = br void %new.latch.for.inc.split" [backprop.c:33]   --->   Operation 83 'br' 'br_ln33' <Predicate = (icmp_ln33_1)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [backprop.c:36]   --->   Operation 84 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sets]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xweights1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xweights2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xweights3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xbiases1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xbiases2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xbiases3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xtraining_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xtraining_targets]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111111111111110]
spectopmodule_ln15     (spectopmodule    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
xtraining_data_read    (read             ) [ 0011111111111111110]
xbiases3_read          (read             ) [ 0011111111111111110]
store_ln33             (store            ) [ 0000000000000000000]
br_ln33                (br               ) [ 0111111111111111110]
first_iter_0           (phi              ) [ 0011111111111111110]
i_1                    (load             ) [ 0000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000]
icmp_ln33              (icmp             ) [ 0011111111111111110]
add_ln33               (add              ) [ 0000000000000000000]
br_ln33                (br               ) [ 0000000000000000000]
br_ln33                (br               ) [ 0000000000000000000]
icmp_ln33_1            (icmp             ) [ 0011111111111111110]
br_ln33                (br               ) [ 0000000000000000000]
store_ln33             (store            ) [ 0000000000000000000]
br_ln33                (br               ) [ 0111111111111111110]
trunc_ln               (partselect       ) [ 0000000000000000000]
sext_ln33              (sext             ) [ 0000000000000000000]
gmem_addr              (getelementptr    ) [ 0010111111110000000]
trunc_ln33_1           (partselect       ) [ 0000000000000000000]
sext_ln33_1            (sext             ) [ 0000000000000000000]
gmem_addr_1            (getelementptr    ) [ 0010111111111111110]
empty_23               (writereq         ) [ 0000000000000000000]
empty                  (readreq          ) [ 0000000000000000000]
br_ln33                (br               ) [ 0000000000000000000]
gmem_addr_read         (read             ) [ 0010000000001000000]
speclooptripcount_ln33 (speclooptripcount) [ 0000000000000000000]
specloopname_ln33      (specloopname     ) [ 0000000000000000000]
write_ln34             (write            ) [ 0000000000000000000]
empty_24               (writeresp        ) [ 0000000000000000000]
br_ln33                (br               ) [ 0000000000000000000]
ret_ln36               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sets">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sets"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xweights1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xweights1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xweights2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xweights2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xweights3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xweights3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xbiases1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xbiases1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xbiases2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xbiases2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xbiases3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xbiases3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xtraining_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xtraining_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xtraining_targets">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xtraining_targets"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xtraining_data_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xtraining_data_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xbiases3_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xbiases3_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_writeresp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_23/3 empty_24/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem_addr_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="8"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln34_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="9"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/12 "/>
</bind>
</comp>

<comp id="158" class="1005" name="first_iter_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="first_iter_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln33_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln33_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln33_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln33_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln33_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="1"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="2"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln33_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="62" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="gmem_addr_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="62" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln33_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="62" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="2"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="7" slack="0"/>
<pin id="227" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln33_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="62" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_addr_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="62" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="249" class="1005" name="xtraining_data_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="2"/>
<pin id="251" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xtraining_data_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="xbiases3_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="2"/>
<pin id="256" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="xbiases3_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln33_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln33_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="11"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="gmem_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="gmem_addr_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="9"/>
<pin id="275" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="gmem_addr_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="94" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="96" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="94" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="108" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="110" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="157"><net_src comp="112" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="88" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="90" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="202" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="222" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="245"><net_src comp="114" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="252"><net_src comp="118" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="257"><net_src comp="124" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="262"><net_src comp="179" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="191" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="215" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="276"><net_src comp="235" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="282"><net_src comp="144" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 12 13 14 15 16 17 }
 - Input state : 
	Port: hls_top : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: hls_top : xbiases3 | {1 }
	Port: hls_top : xtraining_data | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		br_ln33 : 1
		icmp_ln33_1 : 2
		br_ln33 : 3
		store_ln33 : 2
	State 3
		sext_ln33 : 1
		gmem_addr : 2
		sext_ln33_1 : 1
		gmem_addr_1 : 2
		empty : 3
		empty_23 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln33_fu_179        |    0    |    9    |
|          |        icmp_ln33_1_fu_191       |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln33_fu_185         |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          | xtraining_data_read_read_fu_118 |    0    |    0    |
|   read   |    xbiases3_read_read_fu_124    |    0    |    0    |
|          |    gmem_addr_read_read_fu_144   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_130       |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_137      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln34_write_fu_149     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|         trunc_ln_fu_202         |    0    |    0    |
|          |       trunc_ln33_1_fu_222       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |         sext_ln33_fu_211        |    0    |    0    |
|          |        sext_ln33_1_fu_231       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    27   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    first_iter_0_reg_158   |    1   |
|    gmem_addr_1_reg_273    |   32   |
|   gmem_addr_read_reg_279  |   32   |
|     gmem_addr_reg_267     |   32   |
|         i_reg_242         |    2   |
|    icmp_ln33_1_reg_263    |    1   |
|     icmp_ln33_reg_259     |    1   |
|   xbiases3_read_reg_254   |   64   |
|xtraining_data_read_reg_249|   64   |
+---------------------------+--------+
|           Total           |   229  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_130  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_137 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_137 |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_0_reg_158 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   132  ||  1.956  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   27   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   229  |   54   |
+-----------+--------+--------+--------+
