Analysis & Synthesis report for dpsd_simu
Wed Sep 09 20:55:36 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_a2f2:altsyncram1
 14. Parameter Settings for User Entity Instance: Top-level Entity: |dpsd_simu
 15. Parameter Settings for User Entity Instance: dds:ddsi0
 16. Parameter Settings for User Entity Instance: dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. In-System Memory Content Editor Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 09 20:55:36 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; dpsd_simu                                   ;
; Top-level Entity Name              ; dpsd_simu                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 275                                         ;
;     Total combinational functions  ; 216                                         ;
;     Dedicated logic registers      ; 188                                         ;
; Total registers                    ; 188                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; dpsd_simu          ; dpsd_simu          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; dpsd_simu.v                                                        ; yes             ; User Verilog HDL File                        ; D:/Workspaces/quartus/body impedence/dpsd_simu.v                                                        ;             ;
; dds.v                                                              ; yes             ; User Verilog HDL File                        ; D:/Workspaces/quartus/body impedence/dds.v                                                              ;             ;
; ROM_SIN_12b_4096.v                                                 ; yes             ; User Wizard-Generated File                   ; D:/Workspaces/quartus/body impedence/ROM_SIN_12b_4096.v                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_hfd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf                                             ;             ;
; db/altsyncram_a2f2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Workspaces/quartus/body impedence/db/altsyncram_a2f2.tdf                                             ;             ;
; ./output_files/ROM_SIN_12b_4096.mif                                ; yes             ; Auto-Found Memory Initialization File        ; D:/Workspaces/quartus/body impedence/output_files/ROM_SIN_12b_4096.mif                                  ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld7d7a6303/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 275                      ;
;                                             ;                          ;
; Total combinational functions               ; 216                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 81                       ;
;     -- 3 input functions                    ; 76                       ;
;     -- <=2 input functions                  ; 59                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 166                      ;
;     -- arithmetic mode                      ; 50                       ;
;                                             ;                          ;
; Total registers                             ; 188                      ;
;     -- Dedicated logic registers            ; 188                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 51                       ;
; Total memory bits                           ; 49152                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 168                      ;
; Total fan-out                               ; 1642                     ;
; Average fan-out                             ; 3.12                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |dpsd_simu                                                                                                                              ; 216 (1)             ; 188 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 51   ; 0            ; |dpsd_simu                                                                                                                                                                                                                                                                                                                                            ; dpsd_simu                         ; work         ;
;    |dds:ddsi0|                                                                                                                          ; 97 (28)             ; 102 (56)                  ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0                                                                                                                                                                                                                                                                                                                                  ; dds                               ; work         ;
;       |ROM_SIN_12b_4096:ROM1|                                                                                                           ; 69 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1                                                                                                                                                                                                                                                                                                            ; ROM_SIN_12b_4096                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 69 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_hfd1:auto_generated|                                                                                            ; 69 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated                                                                                                                                                                                                                                             ; altsyncram_hfd1                   ; work         ;
;                |altsyncram_a2f2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_a2f2:altsyncram1                                                                                                                                                                                                                 ; altsyncram_a2f2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (47)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 118 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 117 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 117 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 117 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 116 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 116 (80)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_a2f2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; ./output_files/ROM_SIN_12b_4096.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dpsd_simu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1                                                                                                                                                                                                                                     ; ROM_SIN_12b_4096.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |dpsd_simu|dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_a2f2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dpsd_simu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; Fword_width    ; 28    ; Signed Integer                                   ;
; Pword_width    ; 10    ; Signed Integer                                   ;
; wave_o1_width  ; 12    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:ddsi0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; Fword_width    ; 28    ; Signed Integer                ;
; Pword_width    ; 10    ; Signed Integer                ;
; wave_o1_width  ; 12    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                               ; Type                              ;
+------------------------------------+-------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                           ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                           ;
; WIDTH_A                            ; 12                                  ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                                  ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                           ;
; WIDTH_B                            ; 1                                   ; Untyped                           ;
; WIDTHAD_B                          ; 1                                   ; Untyped                           ;
; NUMWORDS_B                         ; 1                                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                           ;
; BYTE_SIZE                          ; 8                                   ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                           ;
; INIT_FILE                          ; ./output_files/ROM_SIN_12b_4096.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_hfd1                     ; Untyped                           ;
+------------------------------------+-------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 12                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                          ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 12    ; 4096  ; Read/Write ; dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 102                         ;
;     CLR               ; 6                           ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 97                          ;
;     arith             ; 42                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 27                          ;
;     normal            ; 55                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 28                          ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 3.70                        ;
; Average LUT depth     ; 1.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 09 20:55:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dpsd_simu -c dpsd_simu
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file dpsd_simu.v
    Info (12023): Found entity 1: dpsd_simu File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds File: D:/Workspaces/quartus/body impedence/dds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_sin_12b_4096.v
    Info (12023): Found entity 1: ROM_SIN_12b_4096 File: D:/Workspaces/quartus/body impedence/ROM_SIN_12b_4096.v Line: 40
Info (12127): Elaborating entity "dpsd_simu" for the top level hierarchy
Info (12128): Elaborating entity "dds" for hierarchy "dds:ddsi0" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 35
Info (12128): Elaborating entity "ROM_SIN_12b_4096" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1" File: D:/Workspaces/quartus/body impedence/dds.v Line: 53
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component" File: D:/Workspaces/quartus/body impedence/ROM_SIN_12b_4096.v Line: 82
Info (12130): Elaborated megafunction instantiation "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component" File: D:/Workspaces/quartus/body impedence/ROM_SIN_12b_4096.v Line: 82
Info (12133): Instantiated megafunction "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component" with the following parameter: File: D:/Workspaces/quartus/body impedence/ROM_SIN_12b_4096.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./output_files/ROM_SIN_12b_4096.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfd1.tdf
    Info (12023): Found entity 1: altsyncram_hfd1 File: D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hfd1" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2f2.tdf
    Info (12023): Found entity 1: altsyncram_a2f2 File: D:/Workspaces/quartus/body impedence/db/altsyncram_a2f2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a2f2" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|altsyncram_a2f2:altsyncram1" File: D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf Line: 36
Info (12133): Instantiated megafunction "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Workspaces/quartus/body impedence/db/altsyncram_hfd1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dds:ddsi0|ROM_SIN_12b_4096:ROM1|altsyncram:altsyncram_component|altsyncram_hfd1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.09.09.20:55:25 Progress: Loading sld7d7a6303/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7d7a6303/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Workspaces/quartus/body impedence/db/ip/sld7d7a6303/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pha_w[0]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[1]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[2]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[3]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[4]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[5]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[6]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[7]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[8]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
    Warning (15610): No output dependent on input pin "pha_w[9]" File: D:/Workspaces/quartus/body impedence/dpsd_simu.v Line: 16
Info (21057): Implemented 347 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 279 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 697 megabytes
    Info: Processing ended: Wed Sep 09 20:55:36 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:46


