Just a simple UART implementation in Verilog. No guarentees about anything working,
but the simulation seems to suggest reasonable behavior.
