 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_le	  num_luts	  num_add_blocks	  max_add_chain_length	  num_sub_blocks	  max_sub_chain_length	 
 k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml	  diffeq2.v	  common	  20.27	  vpr	  70.04 MiB	  	  0.04	  9856	  -1	  -1	  6	  0.20	  -1	  -1	  38308	  -1	  -1	  15	  66	  0	  -1	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  71720	  66	  96	  1000	  687	  1	  578	  192	  18	  18	  324	  mult_27	  auto	  30.8 MiB	  1.83	  5712	  47750	  16386	  26707	  4657	  70.0 MiB	  0.70	  0.01	  16.7702	  -989.288	  -16.7702	  16.7702	  0.67	  0.00315498	  0.00291607	  0.350692	  0.326212	  -1	  -1	  -1	  -1	  54	  13449	  32	  6.4517e+06	  1.13409e+06	  1.49609e+06	  4617.55	  13.26	  1.50369	  1.40271	  50360	  316156	  -1	  12169	  18	  3753	  7916	  2186833	  615549	  16.9556	  16.9556	  -1114.84	  -16.9556	  0	  0	  1.91711e+06	  5917.01	  0.12	  0.78	  0.43	  -1	  -1	  0.12	  0.170351	  0.161828	  133	  202	  146	  33	  66	  33	 
