---
author: kevbroch
comments: false
date: 2012-05-18 18:29:17+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc06/
slug: hc06
title: "\n\t\t\t\tHC06 (1994)\t\t"
wordpress_id: 283
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 14-16, 1994
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >[Organizing and Program Committees](/wp-content/uploads/hc_archives/hc06/1_Sun/committees.html)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%; height: 241px;" >
<tbody >
<tr >
Tutorials
Sunday, August 14, 1994
</tr>
<tr valign="top" >

<td width="20%" height="108" >**Morning Tutorial**
08:30-12:00
</td>

<td >**Algorithms and Hardware for Video Compression **
**Chair: **Teresa H. Meng, Stanford University
</td>
</tr>
<tr valign="top" >

<td height="103" >**Afternoon Tutorial**
13:00-16:30
</td>

<td >**Instruction-Set Extensions for Multiprocessor Interconnects **
**Chair: **David V. James, Apple Computer, Inc.
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 9, 1994
</tr>
<tr valign="top" >

<td >**Opening Remarks**
09:00-9:15
</td>

<td >**General Chair: **John Mashey [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.Welcome/HC6.Welcome-GC.pdf)
**Program Co-Chairs: **Don Alpart, Alan Jay Smith [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.Welcome/HC6.Welcome-PC.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:15-10:45
</td>

<td >**CPUs (Part 1) **
**Chair: **Norman P. Jouppi, DEC WRL
_An Overview of the 21164 Alpha AXP Microprocessor_, John Edmondson, Paul Rubinfeld (Digital Equipment Corp) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S1/HC6.1.1.pdf)_The Power2+ Processor_, David Shippy (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S1/HC6.1.2.pdf)

_A 500MHz 32b 0.4um CMOS RISC Processor (Gallop)_, Kazumasa Suzuki (NEC) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S1/HC6.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:15-12:45
</td>

<td >**Multiprocessors and Encryption **
**Chair: **Howard Sachs, Sun Microsystems
_The Alewife CMMU: Addressing the Multiprocessor Communications Gap_, John Kubiatowicz (MIT) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S2/HC6.2.1.pdf)_nCube3 Integrated MPP Node Processor_, Robert Duzett (nCube) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S2/HC6.2.2.pdf)

_A 100Kbit/sec Single Chip: Modular Exponentiation Processor_, Holger Orup (Aarhus University, Denmark) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S2/HC6.2.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="167" >**Session 3 **
14:15-15:45
</td>

<td >**Networks, Communication
Chair:** Forest Baskett, Silicon Graphics_UAI2110: A Universal GaAs ATM Interface Chip for High Speed Networks_, Premysl Vaclavik (Thomas Neuroth GmbH, Austria) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S3/HC6.3.1.pdf)

_A 500MHz BICOM GByte/Second SCI-Link Implementation_, Wayne Nation (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S3/HC6.3.2.pdf)

_The STC104 Asynchronous Packet Switch_, Peter Thompson (INMOS Ltd.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S3/HC6.3.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4 **
16:30-17:30
</td>

<td >**CPUs (Part 2) **
**Chair: **Don Alpert, Intel Corporation_The New I960 CPU That Offers More for Less, The P100_, Richard Brunner, Delf Atallah (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S4/HC6.4.1.pdf)_SH-II: A Low Power RISC Micro for Consumer Applications_, Shumpei Kawasaki (Hitatchi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S4/HC6.4.2.pdf)
</td>
</tr>
<tr valign="top" >

<td height="135" >**Panel Discussion**
19:15-21:30
</td>

<td >**The Investor (Venture) Community View of What's Hot **
**Moderators: **Forest Baskett, Silicon Graphics
**Panelists:**
Cliff Friedman (Bear Steams)
Stephen Shapiro (Tiger Management)
Peter Thomas (Institutional Venture Partners)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 16, 1994
</tr>
<tr valign="top" >

<td >**Session 5**
09:00-10:00
</td>

<td >**Chipsets**
**Chair: **Allen Baum, Apple Computer, Inc._82430NX PCIset: Companion to the Highest Performance Pentium Processor_, Patrick Correia (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/3_Tue/HC6.S5/HC6.5.1.pdf)

_A Power PC/PCI Bridge Chip with a Cache and Memory Controller_, Karl Wang (Motorola) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/3_Tue/HC6.S5/HC6.5.2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
10:30-12:30
</td>

<td >**Graphics**
**Chair: **Ruby Lee, Hewlett-Packard_An ASIC for Interactive 3D Graphics_, Stephanie Winner (Apple Computer)_GLiNT - A 3D Graphics Processor Based on the OpenGL Standard_, Neil Trevett (3Dlabs)

_The Smart Frame Buffer Goes Hollywood: 3D and TV_, Joel McCormack (Digital Equipment Corp)

_A Cached VRAM for 3D Graphics_, Michael Deering (Sun Microsystems)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
14:00-15:30
</td>

<td >**Video**
**Chair: **Anoop Gupta, Stanford University_Video Compression Processor for H.320-to-Indeo Transcoding_, Bryan Martin (Integrated Information Technology)

_A High Performance Programmable Multistadard Video Compression Chip Set_, David Still (Array Microsystems)

_Multimedia Enhancements for PA-RISC Processors_, Ruby Lee (Hewlett-Packard)
</td>
</tr>
<tr valign="top" >

<td >**Session 8 **
16:00-17:00
</td>

<td >**CPUs (Part 3) **
**Chair: **Alan J. Smith, University of California, Berkeley_PowerPC 604_, Marvin Denman (Motorola) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/3_Tue/HC6.S8/HC6.8.1.pdf)_The Thunder SPARC Processor_, Bruce Lightner (Metaflow Technologies) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/3_Tue/HC6.S8/HC6.8.2.pdf)

_The Superscalar Hardware Architecture of the MC68060_, Joe Circello (Motorola) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc06/3_Tue/HC6.S8/HC6.8.3.pdf)

A High Performance, Low Power, Pentium Processor, Doug Carmean, Lawrence Clark, Robert Rozploch (Intel)
</td>
</tr>
</tbody>
</table>		
