Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 12:54:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_112/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.022      -17.399                     25                 2753       -0.031       -0.687                     45                 2753        1.725        0.000                       0                  2754  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.022      -17.399                     25                 2753       -0.031       -0.687                     45                 2753        1.725        0.000                       0                  2754  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -1.022ns,  Total Violation      -17.399ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.031ns,  Total Violation       -0.687ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 genblk1[49].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 2.165ns (44.040%)  route 2.751ns (55.960%))
  Logic Levels:           21  (CARRY8=12 LUT2=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.754 - 4.000 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.267ns (routing 0.210ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.190ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.267     2.228    genblk1[49].reg_in/CLK
    SLICE_X122Y462       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y462       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.307 r  genblk1[49].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.092     2.399    conv/add000167/reg_out_reg[0]_i_355_0[3]
    SLICE_X122Y461       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.487 r  conv/add000167/reg_out[0]_i_822/O
                         net (fo=1, routed)           0.010     2.497    conv/add000167/reg_out[0]_i_822_n_0
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     2.660 r  conv/add000167/reg_out_reg[0]_i_357/O[4]
                         net (fo=2, estimated)        0.369     3.029    conv/add000167/reg_out_reg[0]_i_357_n_11
    SLICE_X121Y463       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.080 r  conv/add000167/reg_out[0]_i_803/O
                         net (fo=1, routed)           0.025     3.105    conv/add000167/reg_out[0]_i_803_n_0
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.289 r  conv/add000167/reg_out_reg[0]_i_355/O[5]
                         net (fo=2, estimated)        0.288     3.577    conv/add000167/reg_out_reg[0]_i_355_n_10
    SLICE_X120Y459       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.628 r  conv/add000167/reg_out[0]_i_358/O
                         net (fo=1, routed)           0.010     3.638    conv/add000167/reg_out[0]_i_358_n_0
    SLICE_X120Y459       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.753 r  conv/add000167/reg_out_reg[0]_i_149/CO[7]
                         net (fo=1, estimated)        0.026     3.779    conv/add000167/reg_out_reg[0]_i_149_n_0
    SLICE_X120Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.835 r  conv/add000167/reg_out_reg[0]_i_336/O[0]
                         net (fo=2, estimated)        0.178     4.013    conv/add000167/reg_out_reg[0]_i_336_n_15
    SLICE_X120Y456       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.064 r  conv/add000167/reg_out[0]_i_337/O
                         net (fo=1, routed)           0.010     4.074    conv/add000167/reg_out[0]_i_337_n_0
    SLICE_X120Y456       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.189 r  conv/add000167/reg_out_reg[0]_i_147/CO[7]
                         net (fo=1, estimated)        0.026     4.215    conv/add000167/reg_out_reg[0]_i_147_n_0
    SLICE_X120Y457       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.271 r  conv/add000167/reg_out_reg[23]_i_154/O[0]
                         net (fo=1, estimated)        0.400     4.671    conv/add000167/reg_out_reg[23]_i_154_n_15
    SLICE_X123Y457       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.708 r  conv/add000167/reg_out[16]_i_92/O
                         net (fo=1, routed)           0.016     4.724    conv/add000167/reg_out[16]_i_92_n_0
    SLICE_X123Y457       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.961 r  conv/add000167/reg_out_reg[16]_i_66/O[5]
                         net (fo=1, estimated)        0.409     5.370    conv/add000167/reg_out_reg[16]_i_66_n_10
    SLICE_X127Y447       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.407 r  conv/add000167/reg_out[16]_i_42/O
                         net (fo=1, routed)           0.022     5.429    conv/add000167/reg_out[16]_i_42_n_0
    SLICE_X127Y447       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.588 r  conv/add000167/reg_out_reg[16]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     5.614    conv/add000167/reg_out_reg[16]_i_21_n_0
    SLICE_X127Y448       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.690 r  conv/add000167/reg_out_reg[23]_i_18/O[1]
                         net (fo=2, estimated)        0.217     5.907    conv/add000167/reg_out_reg[23]_i_18_n_14
    SLICE_X128Y447       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.958 r  conv/add000167/reg_out[23]_i_22/O
                         net (fo=1, routed)           0.009     5.967    conv/add000167/reg_out[23]_i_22_n_0
    SLICE_X128Y447       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     6.162 r  conv/add000167/reg_out_reg[23]_i_10/CO[5]
                         net (fo=2, estimated)        0.309     6.471    conv/add000167/reg_out_reg[23]_i_10_n_2
    SLICE_X129Y449       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.522 r  conv/add000167/reg_out[23]_i_11/O
                         net (fo=1, routed)           0.022     6.544    conv/add000167/reg_out[23]_i_11_n_0
    SLICE_X129Y449       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     6.675 r  conv/add000167/reg_out_reg[23]_i_3/O[6]
                         net (fo=2, estimated)        0.239     6.914    conv/add000167/tmp07[0]_53[21]
    SLICE_X129Y453       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.965 r  conv/add000167/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.022     6.987    conv/add000168/reg_out_reg[23][0]
    SLICE_X129Y453       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     7.118 r  conv/add000168/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     7.144    reg_out/D[23]
    SLICE_X129Y453       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.084     5.754    reg_out/CLK
    SLICE_X129Y453       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.378     6.133    
                         clock uncertainty           -0.035     6.097    
    SLICE_X129Y453       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.122    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                 -1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 demux/genblk1[326].z_reg[326][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[326].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.054ns (routing 0.190ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.210ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.054     1.724    demux/CLK
    SLICE_X120Y484       FDRE                                         r  demux/genblk1[326].z_reg[326][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y484       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.783 r  demux/genblk1[326].z_reg[326][3]/Q
                         net (fo=1, estimated)        0.082     1.865    genblk1[326].reg_in/D[3]
    SLICE_X121Y484       FDRE                                         r  genblk1[326].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2753, estimated)     1.251     2.212    genblk1[326].reg_in/CLK
    SLICE_X121Y484       FDRE                                         r  genblk1[326].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.378     1.835    
    SLICE_X121Y484       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.897    genblk1[326].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X130Y497  genblk1[308].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X131Y494  demux/genblk1[316].z_reg[316][7]/C



