<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>11.408</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5386268</Best-caseLatency>
            <Average-caseLatency>5386268</Average-caseLatency>
            <Worst-caseLatency>5386268</Worst-caseLatency>
            <Best-caseRealTimeLatency>61.447 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>61.447 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>61.447 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>5385242</DataflowPipelineThroughput>
            <Interval-min>5385242</Interval-min>
            <Interval-max>5385242</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>48</BRAM_18K>
            <DSP>34</DSP>
            <FF>7596</FF>
            <LUT>9289</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_TDATA</name>
            <Object>real_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_TVALID</name>
            <Object>real_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_in_TREADY</name>
            <Object>real_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_TDATA</name>
            <Object>imag_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_TVALID</name>
            <Object>imag_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_in_TREADY</name>
            <Object>imag_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_TDATA</name>
            <Object>real_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_TVALID</name>
            <Object>real_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_out_TREADY</name>
            <Object>real_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_TDATA</name>
            <Object>imag_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_TVALID</name>
            <Object>imag_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_out_TREADY</name>
            <Object>imag_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>dft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>VITIS_LOOP_61_1_proc_U0</InstName>
                    <ModuleName>VITIS_LOOP_61_1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>80</ID>
                    <BindInstances>add_ln61_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>VITIS_LOOP_71_2_proc_U0</InstName>
                    <ModuleName>VITIS_LOOP_71_2_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>90</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>dataflow_in_loop_VITIS_LOOP_71_2_U0</InstName>
                            <ModuleName>dataflow_in_loop_VITIS_LOOP_71_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>86</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Loop1_U0</InstName>
                                    <ModuleName>Loop1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <BindInstances>mul_10s_10s_10_1_1_U7 add_ln15_fu_1126_p2 add_ln15_1_fu_1164_p2 add_ln16_fu_1248_p2 add_ln15_2_fu_1191_p2 add_ln16_1_fu_1374_p2 add_ln15_3_fu_1311_p2 add_ln16_2_fu_1508_p2 add_ln15_4_fu_1325_p2 add_ln16_3_fu_1518_p2 add_ln15_5_fu_1422_p2 add_ln16_4_fu_1567_p2 add_ln15_6_fu_1448_p2 add_ln16_5_fu_1612_p2 add_ln12_fu_1475_p2 p_ZL22cos_coefficients_table_0_U p_ZL22sin_coefficients_table_0_U p_ZL22cos_coefficients_table_1_U p_ZL22cos_coefficients_table_2_U p_ZL22cos_coefficients_table_3_U p_ZL22cos_coefficients_table_4_U p_ZL22cos_coefficients_table_5_U p_ZL22cos_coefficients_table_6_U p_ZL22cos_coefficients_table_7_U p_ZL22sin_coefficients_table_1_U p_ZL22sin_coefficients_table_2_U p_ZL22sin_coefficients_table_3_U p_ZL22sin_coefficients_table_4_U p_ZL22sin_coefficients_table_5_U p_ZL22sin_coefficients_table_6_U p_ZL22sin_coefficients_table_7_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Loop2_U0</InstName>
                                    <ModuleName>Loop2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                    <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U47 fsub_32ns_32ns_32_5_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_5_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U51 fsub_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_full_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U47 fsub_32ns_32ns_32_5_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_5_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U51 fsub_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_full_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U47 fsub_32ns_32ns_32_5_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_5_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U51 fsub_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_full_dsp_1_U45 fmul_32ns_32ns_32_4_max_dsp_1_U46 fmul_32ns_32ns_32_4_max_dsp_1_U47 fsub_32ns_32ns_32_5_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_5_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U51 fsub_32ns_32ns_32_5_full_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_full_dsp_1_U45 add_ln23_fu_606_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Loop3_U0</InstName>
                                    <ModuleName>Loop3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>165</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Loop3_Pipeline_VITIS_LOOP_35_1_fu_88</InstName>
                                            <ModuleName>Loop3_Pipeline_VITIS_LOOP_35_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>88</ID>
                                            <BindInstances>fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U63 add_ln35_fu_326_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>Block_entry_proc_proc_U0</InstName>
                                    <ModuleName>Block_entry_proc_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>174</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Block_entry_proc_proc7_U0</InstName>
                                    <ModuleName>Block_entry_proc_proc7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>181</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Block_entry_proc_proc6_U0</InstName>
                                    <ModuleName>Block_entry_proc_proc6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>188</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Block_entry_proc_proc8_U0</InstName>
                                    <ModuleName>Block_entry_proc_proc8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>195</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cos_U sin_U temp_real_out_U temp_imag_out_U sum_real_U sum_imag_U empty_15_U empty_16_U tmp_U i_c_channel_U i_c1_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>real_U imag_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>VITIS_LOOP_61_1_proc</Name>
            <Loops>
                <VITIS_LOOP_61_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1>
                        <Name>VITIS_LOOP_61_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_100_p2" SOURCE="dft.cpp:61" URAM="0" VARIABLE="add_ln61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>518</Best-caseLatency>
                    <Average-caseLatency>518</Average-caseLatency>
                    <Worst-caseLatency>518</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>518</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>516</Latency>
                        <AbsoluteTimeLatency>5.160 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>804</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1714</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U7" SOURCE="dft.cpp:15" URAM="0" VARIABLE="mul_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_1126_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_1164_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_1248_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_1191_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_1374_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_1311_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_1508_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_1325_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_1518_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_5_fu_1422_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_1567_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_1448_p2" SOURCE="dft.cpp:15" URAM="0" VARIABLE="add_ln15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_1612_p2" SOURCE="dft.cpp:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_1475_p2" SOURCE="dft.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop2</Name>
            <Loops>
                <VITIS_LOOP_23_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>524</Best-caseLatency>
                    <Average-caseLatency>524</Average-caseLatency>
                    <Worst-caseLatency>524</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>524</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1>
                        <Name>VITIS_LOOP_23_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>522</Latency>
                        <AbsoluteTimeLatency>5.220 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>4818</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>5501</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U45" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U45" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U45" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="dft.cpp:29" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U44" SOURCE="dft.cpp:29" URAM="0" VARIABLE="sub_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_23_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="dft.cpp:30" URAM="0" VARIABLE="mul11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_23_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U45" SOURCE="dft.cpp:30" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_606_p2" SOURCE="dft.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop3_Pipeline_VITIS_LOOP_35_1</Name>
            <Loops>
                <VITIS_LOOP_35_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5253</Best-caseLatency>
                    <Average-caseLatency>5253</Average-caseLatency>
                    <Worst-caseLatency>5253</Worst-caseLatency>
                    <Best-caseRealTimeLatency>52.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.530 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5253</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1>
                        <Name>VITIS_LOOP_35_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>5251</Latency>
                        <AbsoluteTimeLatency>52.510 us</AbsoluteTimeLatency>
                        <PipelineII>41</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>976</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1042</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:41" URAM="0" VARIABLE="add_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_35_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="dft.cpp:42" URAM="0" VARIABLE="add16_7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_326_p2" SOURCE="dft.cpp:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5257</Best-caseLatency>
                    <Average-caseLatency>5257</Average-caseLatency>
                    <Worst-caseLatency>5257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>52.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1151</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1204</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_proc_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>45</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_proc_proc6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_proc_proc7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>45</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_proc_proc8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_71_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>11.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6303</Best-caseLatency>
                    <Average-caseLatency>6303</Average-caseLatency>
                    <Worst-caseLatency>6303</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.905 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.905 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.905 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>5258</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>5258</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>7359</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>9080</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="cos_U" SOURCE="dft.cpp:73" URAM="0" VARIABLE="cos"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sin_U" SOURCE="dft.cpp:73" URAM="0" VARIABLE="sin"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_real_out_U" SOURCE="dft.cpp:74" URAM="0" VARIABLE="temp_real_out"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_imag_out_U" SOURCE="dft.cpp:74" URAM="0" VARIABLE="temp_imag_out"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="sum_real_U" SOURCE="dft.cpp:75" URAM="0" VARIABLE="sum_real"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="sum_imag_U" SOURCE="dft.cpp:75" URAM="0" VARIABLE="sum_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_15_U" SOURCE="" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_16_U" SOURCE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_U" SOURCE="dft.cpp:76" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i_c_channel_U" SOURCE="dft.cpp:78" URAM="0" VARIABLE="i_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i_c1_channel_U" SOURCE="dft.cpp:78" URAM="0" VARIABLE="i_c1_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>VITIS_LOOP_71_2_proc</Name>
            <Loops>
                <VITIS_LOOP_71_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>11.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5385241</Best-caseLatency>
                    <Average-caseLatency>5385241</Average-caseLatency>
                    <Worst-caseLatency>5385241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.435 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.435 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.435 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5385241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_2>
                        <Name>VITIS_LOOP_71_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>5385239</Latency>
                        <AbsoluteTimeLatency>61.435 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>5258</DataflowPipelineThroughput>
                        <PipelineDepth>5385239</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_71_2_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_71_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>7545</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>9144</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>11.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5386268</Best-caseLatency>
                    <Average-caseLatency>5386268</Average-caseLatency>
                    <Worst-caseLatency>5386268</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.447 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.447 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.447 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>5385242</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>5385242</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>7596</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>9289</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="real_U" SOURCE="dft.cpp:60" URAM="0" VARIABLE="real"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="imag_U" SOURCE="dft.cpp:60" URAM="0" VARIABLE="imag"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="real_in" index="0" direction="in" srcType="stream&lt;DTYPE, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="real_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_in" index="1" direction="in" srcType="stream&lt;DTYPE, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="imag_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_out" index="2" direction="out" srcType="stream&lt;DTYPE, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="real_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_out" index="3" direction="out" srcType="stream&lt;DTYPE, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="imag_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:real_in:imag_in:real_out:imag_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="real_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="real_in_">
            <ports>
                <port>real_in_TDATA</port>
                <port>real_in_TREADY</port>
                <port>real_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="real_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="imag_in_">
            <ports>
                <port>imag_in_TDATA</port>
                <port>imag_in_TREADY</port>
                <port>imag_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="imag_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="real_out_">
            <ports>
                <port>real_out_TDATA</port>
                <port>real_out_TREADY</port>
                <port>real_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="real_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="imag_out_">
            <ports>
                <port>imag_out_TDATA</port>
                <port>imag_out_TREADY</port>
                <port>imag_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="imag_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="imag_in">both, 64, 1, 1, , , , , , , </column>
                    <column name="imag_out">both, 64, 1, 1, , , , , , , </column>
                    <column name="real_in">both, 64, 1, 1, , , , , , , </column>
                    <column name="real_out">both, 64, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_in">in, stream&lt;DTYPE 0&gt;&amp;</column>
                    <column name="imag_in">in, stream&lt;DTYPE 0&gt;&amp;</column>
                    <column name="real_out">out, stream&lt;DTYPE 0&gt;&amp;</column>
                    <column name="imag_out">out, stream&lt;DTYPE 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="real_in">real_in, interface, , </column>
                    <column name="imag_in">imag_in, interface, , </column>
                    <column name="real_out">real_out, interface, , </column>
                    <column name="imag_out">imag_out, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="unroll" location="dft.cpp:13" status="valid" parentFunction="loop1" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="dft.cpp:24" status="valid" parentFunction="loop2" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="dft.cpp:36" status="valid" parentFunction="loop3" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:50" status="warning" parentFunction="dft" variable="real_in" isDirective="0" options="variable=real_in cyclic factor=8">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'real_in'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="dft.cpp:51" status="warning" parentFunction="dft" variable="imag_in" isDirective="0" options="variable=imag_in cyclic factor=8">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'imag_in'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="dft.cpp:52" status="warning" parentFunction="dft" variable="real_out" isDirective="0" options="variable=real_out cyclic factor=8">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'real_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="dft.cpp:53" status="warning" parentFunction="dft" variable="imag_out" isDirective="0" options="variable=imag_out cyclic factor=8">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'imag_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="dft.cpp:54" status="valid" parentFunction="dft" variable="cos_coefficients_table" isDirective="0" options="variable=cos_coefficients_table cyclic factor=8"/>
        <Pragma type="array_partition" location="dft.cpp:55" status="valid" parentFunction="dft" variable="sin_coefficients_table" isDirective="0" options="variable=sin_coefficients_table cyclic factor=8"/>
        <Pragma type="dataflow" location="dft.cpp:72" status="warning" parentFunction="dft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="hls/solution1/directives.tcl:11" status="valid" parentFunction="dft" variable="Imag" isDirective="1" options="cyclic dim=1 factor=8 variable=Imag"/>
        <Pragma type="array_partition" location="hls/solution1/directives.tcl:10" status="valid" parentFunction="dft" variable="Real" isDirective="1" options="cyclic dim=1 factor=8 variable=Real"/>
        <Pragma type="dataflow" location="hls/solution1/directives.tcl:14" status="warning" parentFunction="dft" variable="" isDirective="1" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 9 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="interface" location="hls/solution1/directives.tcl:7" status="valid" parentFunction="dft" variable="imag_in" isDirective="1" options="axis both depth=1024 port=imag_in register"/>
        <Pragma type="interface" location="hls/solution1/directives.tcl:9" status="valid" parentFunction="dft" variable="imag_out" isDirective="1" options="axis both depth=1024 port=imag_out register"/>
        <Pragma type="interface" location="hls/solution1/directives.tcl:6" status="valid" parentFunction="dft" variable="real_in" isDirective="1" options="axis both depth=1024 port=real_in register"/>
        <Pragma type="interface" location="hls/solution1/directives.tcl:8" status="valid" parentFunction="dft" variable="real_out" isDirective="1" options="axis both depth=1024 port=real_out register"/>
        <Pragma type="interface" location="hls/solution1/directives.tcl:15" status="valid" parentFunction="dft" variable="return" isDirective="1" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

