// Seed: 2261159523
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wand  id_2
);
  wire id_4;
  assign id_2 = -1 != -1'b0;
  assign module_1.id_8 = 0;
  wire id_5;
endmodule
module module_0 #(
    parameter id_9 = 32'd7
) (
    output tri id_0,
    input tri1 id_1,
    output logic id_2,
    input tri1 id_3
    , id_13,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    input supply0 _id_9,
    input tri id_10,
    output uwire id_11
);
  genvar id_14;
  wire [id_9 : 1] id_15;
  assign access = -1;
  always @(-1 or posedge 1) begin : LABEL_0
    id_2 = -1;
  end
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_11
  );
  logic [-1 : 1] id_17, id_18, id_19;
  logic [id_9  !=  -1 : ""] module_1;
  ;
  assign id_17 = -1;
endmodule
