// Seed: 1578772685
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3
);
  parameter id_5 = ~1;
  wire id_6;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output tri   id_3,
    output wire  id_4,
    output wor   id_5,
    input  wor   id_6,
    output wor   id_7
    , id_11,
    output wand  id_8,
    output uwire id_9
);
  logic id_12 = 1;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_1
  );
  assign id_9 = id_12;
endmodule
