verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ROM.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddImm.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PCAddFour.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/NextPCSelect.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelect_5_bit.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelect_32_bit.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataSelectForALU.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sources_1/new/SingleCPU.v"
verilog xil_defaultlib  "F:/VivadoWork/Single_CPU/Single_CPU.srcs/sim_1/new/SingleCPU_SIM.v"
verilog xil_defaultlib "D:/Vivado/Vivado/2014.2/data/verilog/src/glbl.v"
