
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.129799                       # Number of seconds simulated
sim_ticks                                129798605000                       # Number of ticks simulated
final_tick                               347465657000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88244                       # Simulator instruction rate (inst/s)
host_op_rate                                   159329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114540050                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210576                       # Number of bytes of host memory used
host_seconds                                  1133.22                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     180554536                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             20096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              5824                       # Number of bytes read from this memory
system.physmem.bytes_read::total                25920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        20096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20096                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                314                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 91                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   405                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               154824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                44870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  199694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          154824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             154824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              154824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               44870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 199694                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        353.280478                       # Cycle average of tags in use
system.l2.total_refs                           148672                       # Total number of references to valid blocks.
system.l2.sampled_refs                            386                       # Sample count of references to valid blocks.
system.l2.avg_refs                         385.160622                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             284.504964                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              68.775514                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.017365                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.004198                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.021563                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               148672                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148672                       # number of ReadReq hits
system.l2.demand_hits::cpu.inst                148672                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148672                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               148672                       # number of overall hits
system.l2.overall_hits::total                  148672                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                314                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 72                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   386                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 314                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  91                       # number of demand (read+write) misses
system.l2.demand_misses::total                    405                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                314                       # number of overall misses
system.l2.overall_misses::cpu.data                 91                       # number of overall misses
system.l2.overall_misses::total                   405                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     16716000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      3827000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        20543000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      1037500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1037500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      16716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       4864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         21580500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     16716000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      4864500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        21580500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           148986                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            148986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                91                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149077                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           148986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               91                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149077                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002590                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002717                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002717                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53235.668790                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53152.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53220.207254                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54605.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54605.263158                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53235.668790                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53456.043956                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53285.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53235.668790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53456.043956                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53285.185185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              386                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              405                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     12885000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      2947500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     15832500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       806000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       806000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     12885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      3753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16638500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     12885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      3753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16638500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002590                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002717                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41035.031847                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40937.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41016.839378                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42421.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42421.052632                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41035.031847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41247.252747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41082.716049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41035.031847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41247.252747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41082.716049                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                21342159                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21342159                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1041101                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15225468                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13366337                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.789334                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                39699                       # Number of system calls
system.cpu.numCycles                        259597210                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20926137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      113270640                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21342159                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13366337                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     208534584                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                21369052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                9463142                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  16986643                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69595                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          259251814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.788736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.408205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 54770617     21.13%     21.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                204481197     78.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            259251814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082213                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.436332                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 26961352                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8288680                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 202683482                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                990280                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               20327951                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              203673831                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               20327951                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28770906                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1802156                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5376543                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 201067071                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1907119                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              202775965                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  42204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           249059162                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             513404793                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        496897330                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          16507463                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             222545930                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 26513203                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             198294                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         198293                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1738568                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21447879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14521026                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9926                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9923                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  200347168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              535315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182309459                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7794943                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        19823708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     47950485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          19840                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     259251814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.703214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.456841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            76942355     29.68%     29.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           182309459     70.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       259251814                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1261633      0.69%      0.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             144015371     79.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4792325      2.63%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             19449942     10.67%     92.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12790188      7.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182309459                       # Type of FU issued
system.cpu.iq.rate                           0.702278                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          619017141                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         214131036                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    175362596                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            12648533                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6575155                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6292975                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              174754803                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6293023                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           257815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2379824                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1795254                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               20327951                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  112096                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 27908                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           200882483                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             39649                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21447879                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14521026                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             515478                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         731031                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       310070                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1041101                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             181943097                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19355577                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            366361                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32135768                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19003199                       # Number of branches executed
system.cpu.iew.exec_stores                   12780191                       # Number of stores executed
system.cpu.iew.exec_rate                     0.700867                       # Inst execution rate
system.cpu.iew.wb_sent                      181655575                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     181655571                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 125721187                       # num instructions producing a value
system.cpu.iew.wb_consumers                 210398455                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.699759                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.597539                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        20327923                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          515475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1041101                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    238923863                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.755699                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.429672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58369327     24.43%     24.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    180554536     75.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    238923863                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              180554536                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31793821                       # Number of memory references committed
system.cpu.commit.loads                      19068051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   19003199                       # Number of branches committed
system.cpu.commit.fp_insts                    6292951                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 175632238                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             180554536                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    259251786                       # The number of ROB reads
system.cpu.rob.rob_writes                   422092894                       # The number of ROB writes
system.cpu.timesIdled                           99320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          345396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     180554536                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.595972                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.595972                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.385212                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385212                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                382228465                       # number of integer regfile reads
system.cpu.int_regfile_writes               218948766                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10577764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5071801                       # number of floating regfile writes
system.cpu.misc_regfile_reads                69056812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 158592                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 148704                       # number of replacements
system.cpu.icache.tagsinuse                262.636473                       # Cycle average of tags in use
system.cpu.icache.total_refs                 16837635                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 148986                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 113.014881                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     262.636473                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.512962                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.512962                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     16837635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16837635                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16837635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16837635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16837635                       # number of overall hits
system.cpu.icache.overall_hits::total        16837635                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       149008                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        149008                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       149008                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         149008                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       149008                       # number of overall misses
system.cpu.icache.overall_misses::total        149008                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1951307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1951307000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1951307000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1951307000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1951307000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1951307000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16986643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16986643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16986643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16986643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16986643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16986643                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008772                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008772                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13095.317030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13095.317030                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13095.317030                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13095.317030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13095.317030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13095.317030                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       148986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       148986                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       148986                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       148986                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       148986                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       148986                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1652423500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1652423500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1652423500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1652423500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1652423500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1652423500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008771                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008771                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008771                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008771                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11091.132724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11091.132724                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11091.132724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11091.132724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11091.132724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11091.132724                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 87.774572                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31823437                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     91                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               349708.098901                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      87.774572                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.171435                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.171435                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     19097687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19097687                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12725750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12725750                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31823437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31823437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31823437                       # number of overall hits
system.cpu.dcache.overall_hits::total        31823437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            72                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           19                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           91                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             91                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           91                       # number of overall misses
system.cpu.dcache.overall_misses::total            91                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      4043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4043000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1095000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      5138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      5138000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5138000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     19097759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19097759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12725769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12725769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31823528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31823528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31823528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31823528                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56152.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56152.777778                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57631.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57631.578947                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56461.538462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56461.538462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56461.538462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56461.538462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           91                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      4956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      4956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4956000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54152.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54152.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55631.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55631.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54461.538462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54461.538462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54461.538462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54461.538462                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
