Design Assistant report for top_example_chaining_top
Fri Dec 16 18:20:12 2011
Quartus II Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Rule Suppression Assignments
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Dec 16 18:20:12 2011 ;
; Revision Name                     ; top_example_chaining_top            ;
; Top-level Entity Name             ; sonic_top_wrapper                   ;
; Family                            ; Stratix IV                          ;
; Total Critical Violations         ; 2                                   ;
; - Rule C101                       ; 2                                   ;
; Total High Violations             ; 208                                 ;
; - Rule A108                       ; 148                                 ;
; - Rule R101                       ; 37                                  ;
; - Rule S102                       ; 1                                   ;
; - Rule S104                       ; 4                                   ;
; - Rule D101                       ; 3                                   ;
; - Rule D103                       ; 15                                  ;
; Total Medium Violations           ; 19                                  ;
; - Rule C103                       ; 2                                   ;
; - Rule C104                       ; 5                                   ;
; - Rule R102                       ; 2                                   ;
; - Rule D102                       ; 10                                  ;
; Total Information only Violations ; 726                                 ;
; - Rule T101                       ; 676                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;          ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;          ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;          ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;          ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;          ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; Off          ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; Off          ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; Off          ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; Off          ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; Off          ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; Off          ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; Off          ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[0] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[7] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                            ; Name                                                                                                                      ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1] ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0] ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]  ;
;  Gated clock destination node(s) list                                                ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                  ; Name                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 1                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 2                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 2                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 3                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 3                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[7]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 4                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 4                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[6]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 5                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 5                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 6                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 6                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 7                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 7                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 8                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 8                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 9                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Latch 9                                                                                                                                                                                                                                                   ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 10                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 10                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[7]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 11                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 11                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[6]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 12                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 12                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 13                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 13                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 14                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 14                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 15                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 15                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 16                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 16                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 17                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 17                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|block_lock                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 18                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 18                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|block_lock                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 19                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 19                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|slip_done                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 20                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 20                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[6]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 21                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 21                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|slip_done                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 22                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 22                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[6]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 23                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 23                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[4]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 24                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 24                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[1]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 25                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 25                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[0]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 26                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 26                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[5]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 27                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 27                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[3]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 28                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 28                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[4]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 29                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 29                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[2]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 30                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 30                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[30]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 31                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 31                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[31]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 32                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 32                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[4]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 33                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 33                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[31]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 34                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 34                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[30]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 35                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 35                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[0]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 36                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 36                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[2]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 37                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 37                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[1]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 38                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 38                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[3]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 39                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 39                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[4]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 40                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 40                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[5]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 41                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 41                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[3]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 42                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 42                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[2]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 43                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 43                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[1]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 44                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 44                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[0]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 45                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 45                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[27]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 46                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 46                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[25]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 47                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 47                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[26]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 48                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 48                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[29]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 49                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 49                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[28]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 50                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 50                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[24]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 51                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 51                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[12]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 52                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 52                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[18]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 53                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 53                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[17]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 54                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 54                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[22]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 55                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 55                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[23]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 56                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 56                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[19]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 57                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 57                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[20]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 58                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 58                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[21]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 59                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 59                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[8]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 60                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 60                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[7]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 61                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 61                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[9]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 62                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 62                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[11]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 63                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 63                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[10]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 64                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 64                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[0]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 65                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 65                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[3]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 66                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 66                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[1]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 67                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 67                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[2]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 68                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 68                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[22]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 69                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 69                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[21]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 70                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 70                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[19]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 71                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 71                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[23]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 72                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 72                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[20]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 73                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 73                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[25]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 74                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 74                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[28]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 75                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 75                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[27]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 76                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 76                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[26]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 77                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 77                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[29]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 78                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 78                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[24]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 79                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 79                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[18]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 80                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 80                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[17]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 81                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 81                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[12]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 82                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 82                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[8]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 83                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 83                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[9]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 84                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 84                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[10]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 85                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 85                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[11]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 86                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 86                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[7]                                                                                                           ;
; Rule A108: Design should not contain latches - Latch 87                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 87                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[28]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 88                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 88                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[22]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 89                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 89                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[31]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 90                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 90                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[13]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 91                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 91                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[16]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 92                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 92                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[15]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 93                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 93                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[14]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 94                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 94                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[28]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 95                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 95                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[31]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 96                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 96                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[22]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 97                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 97                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[15]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 98                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 98                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[16]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 99                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                              ;
;  Latch 99                                                                                                                                                                                                                                                  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[14]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 100                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 100                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[13]                                                                                                          ;
; Rule A108: Design should not contain latches - Latch 101                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 101                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[16]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 102                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 102                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[15]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 103                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 103                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[10]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 104                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 104                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[29]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 105                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 105                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[30]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 106                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 106                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[27]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 107                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 107                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[24]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 108                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 108                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[26]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 109                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 109                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[25]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 110                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 110                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[23]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 111                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 111                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[27]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 112                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 112                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[25]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 113                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 113                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[24]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 114                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 114                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[26]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 115                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 115                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[23]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 116                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 116                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[10]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 117                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 117                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[15]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 118                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 118                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[16]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 119                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 119                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[30]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 120                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 120                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[29]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 121                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 121                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[5]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 122                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 122                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[8]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 123                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 123                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[7]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 124                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 124                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[6]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 125                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 125                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[9]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 126                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 126                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[18]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 127                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 127                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[17]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 128                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 128                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[21]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 129                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 129                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[20]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 130                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 130                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[19]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 131                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 131                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[11]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 132                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 132                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[12]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 133                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 133                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[14]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 134                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 134                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[13]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 135                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 135                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[9]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 136                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 136                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[5]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 137                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 137                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[6]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 138                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 138                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[8]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 139                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 139                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[7]                                                                                                   ;
; Rule A108: Design should not contain latches - Latch 140                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 140                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[13]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 141                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 141                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[12]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 142                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 142                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[11]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 143                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 143                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[14]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 144                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 144                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[21]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 145                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 145                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[20]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 146                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 146                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[19]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 147                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 147                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[18]                                                                                                  ;
; Rule A108: Design should not contain latches - Latch 148                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                              ;
;  Latch 148                                                                                                                                                                                                                                                 ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[17]                                                                                                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                 ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[6]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[4]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[5]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[26]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[2]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[3]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[29]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[31]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|sr1[34]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[1]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[4]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[5]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[2]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[6]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[0]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[3]                                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrcounter[6]                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrcounter[7]                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[3]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[5]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[2]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrcounter[1]                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrcounter[8]                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                 ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_31                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[6]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[9]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[7]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[8]          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~DUPLICATE                                                                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|full_reg                                                                   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[4]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[1]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[2]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[6]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[3]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[7]    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[11]   ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data[5]    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_45                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[12]         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[13]         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[11]         ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_23                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[0]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[3]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[5]          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_27                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[1]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[4]          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_43                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[2]          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data[10]         ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_5                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[4]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[7]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[8]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[9]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[10]                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[13]                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[1]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[3]                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_39                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[12]                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[10]                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[11]                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[13]                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_25                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[9]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrcounter[0]                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[5]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[8]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[7]                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_49                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[2]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[0]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[6]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[9]                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[10]                                                                                                         ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_11                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.GOOD_64                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.SLIP                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.LOCK_INIT                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.VALID_SH                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH                                                                                                    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_35                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[3]                                                                                                               ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_13                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[10]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_47                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[44]                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[41]                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[42]                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[48]                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_out[46]                                                                                                         ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_19                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[13]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[43]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr0[13]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_1                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[27]                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[21]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_9                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[0]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[2]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[1]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[3]                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_29                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[47]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_17                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[61]~DUPLICATE                                                                                                    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[61]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_33                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[49]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_7                                                                                                                                                      ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[4]                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[6]                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_37                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][13] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[1][13] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][13] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][0]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][3]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][4]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][7]  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_21                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr0[15]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_15                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|sr1[28]                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0                                                                                                            ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[6]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[2]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[5]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[1]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[3]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[4]                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state[0]                                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_55                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.TEST_SH                                                                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_53                                                                                                                                                     ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][12] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][10] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][11] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[1][9]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[1][10] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[1][12] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][6]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[0][8]  ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][10] ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                     ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2][12] ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_57                                                                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_41                                                                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_51                                                                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_3                                                                                                                                                      ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_65                                                                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_59                                                                                                                                                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                               ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_61                                                                                                                                                     ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                      ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]                                                                                                                                ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                            ; pcie_rstn                                                                                                                                                                                                                                                                    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[428]                                                                                                                                                                                 ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                                         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[206]                                                                                                                                                                                 ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                                         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[206]                                                                                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                                         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                         ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[428]                                                                                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                                                                                                                                         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                                ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1                                                                                                                                            ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[3]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[5]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[6]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[8]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[7]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[4]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[10]                                                 ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[12]                                                 ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[0]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[9]                                                        ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[12]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[11]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[13]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[10]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[1]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[3]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[0]                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                                ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE                                                                                                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[12]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[9]                                                        ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[10]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[11]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[13]                                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[1]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[3]                                       ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|wrusedqwords_reg[5]                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                                ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1                                                                                                                                            ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[3]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[2]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[1]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[5]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[7]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[4]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[6]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[8]                                                  ;
;  Destination node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"  ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[0]                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE                                                                                                                                  ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[0]                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|ext_read_addr_r[0]        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[1]                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|ext_read_addr_r[1]        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[2]                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|ext_read_addr_r[2]        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|next_address[3]                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|ext_read_addr_r[3]        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                     ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag                                                                                  ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data                                                                                        ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1                                                                                                                                            ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[9]                                                  ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[9]_OTERM832                                                                                          ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[8]                                                  ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[8]_OTERM844                                                                                          ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[12]                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[12]_OTERM796                                                                                         ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[11]                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[11]_OTERM808                                                                                         ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|rdusedqwords_reg[13]                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_cpld_qword_count[13]_OTERM780                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9                                                                                                                                      ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15                                                                                                                                     ;                                                                                                                                                                                                                                                                              ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]                                                                              ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7][0]                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[6][0]                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                          ; Name                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                        ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write                                                                                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2]                                                                                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3]                                                                                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1]                                                                                                                                                                                                                              ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0]                                                                                                                                                                                                                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                        ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read                                                                                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]                                                                                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]                                                                                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]                                                                                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]                                                                                                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEOUT                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[0]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[1]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[2]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[3]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[4]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[5]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[6]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[7]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out[8]                                                                                                                                                                                    ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[396]                                                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]                                                                                                                                                                                                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                 ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|soft_resetn                                                                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|any_rstn_rr                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn0                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[0]                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[428]                                                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[206]                                                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[206]                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[428]                                                                                                                                                                                                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[2]                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[3]                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[1]                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_address_reg[0]                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_write_reg                                                                                                                                                                                                                                         ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[0]                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[1]                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[3]                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|avs_csr_read_address_reg[2]                                                                                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|always6~0                                                                                                                                                                                                                                                 ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                 ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|ram_block1a0~porta_memory_reg                                ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|ram_block1a0~porta_we_reg                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|ram_block1a0~porta_datain_reg0                               ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|ram_block1a0~porta_address_reg0                              ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a0~porta_memory_reg   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a0~porta_we_reg       ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a0~porta_datain_reg0  ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a1~porta_memory_reg   ;
;  Clock ports destination node(s) list                                                                                                                                                                                                                              ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_sync_ring_2_128:sync_ring|sonic_dpram_async_2_64:bot_half|altsyncram:altsyncram_component|altsyncram_9au1:auto_generated|ram_block1a1~porta_we_reg       ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[225]                                                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[225]                                                                                                                                                                                                                                                              ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                              ; local_rstn_ext                                                                                                                                                                                                                                                                                                                                         ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[0]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[1]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[4]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[3]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[5]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_common_gray_clock_crosser:test_out_crosser|q_reg[2]                                                                                                                                                                                                                                                                                              ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                              ; pcie_rstn                                                                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                        ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[9]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[8]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[7]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[6]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[5]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[4]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[3]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[2]                                                                                                                                                                                                       ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                             ; sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pcie_sw_sel_delay_blk0c[1]                                                                                                                                                                                                       ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg                                                                                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg                                                                                                                                                                                                                                                                   ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold                                                                                                                                                           ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_signal_clock_crosser:cpl_crosser|shift_register[7]                                                                                                                                    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                                                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                                                                         ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                                                                                       ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                                                                                       ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                                                                                 ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                                                                         ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus)       ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                                                                                 ;
;  Synchronizer node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                    ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                                                                         ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9                                                                                 ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data                                                                                       ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|shift_register[2]                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10                                                                                ;                                                                                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out" - (Bus)                                                                                                          ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data                                                                                 ;
;  Synchronizer node(s) from clock "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]" - (Bus) ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|shift_register[2]                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 1037    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                                                                                                                        ; 2775    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                                                                                                                                          ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]                                                                                                                                                                                         ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[6]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[4]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[5]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset                                                                                                                                                                                                                                                                                            ; 874     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 759     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[2]                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[3]                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                                            ; 2711    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_valid~2                                                                                                                                                                                                                                                                                                                             ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                 ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[39]                                                                                                                                                                                                                                                                                                                            ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[38]                                                                                                                                                                                                                                                                                                                            ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[43]                                                                                                                                                                                                                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]                                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0                                                                                                                                                                                                      ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_rrr                                                                                                                                                                                                                                    ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[0]                                                                                                                                                                                                                                   ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[1]                                                                                                                                                                                                                                   ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                                                                          ; 17775   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~0                                                                                                                                                                                                                                                                        ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 411     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_avalon_sc_fifo:sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[46]                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[44]                                                                                                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[42]                                                                                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[41]                                                                                                                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[40]                                                                                                                                                                                                                                                                                                                            ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                ; 872     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|state.IDLE_STATE                                                                                                                                                                                                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                                                                                                                 ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                                                                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[0]                                                                                                                                                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|user_buffer_data[0]~0                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                             ; 870     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|read_fifo~1                                                                                                                                                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|control_go                                                                                                                                                                                                                                                                                               ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|control_go                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[2]                                                                                                                                                                                                                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_6f12:auto_generated|altsyncram:ram_block1a0|altsyncram_e8u3:auto_generated|address_reg_b[0]                                     ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                 ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|control_read_base[18]~0                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|control_write_base[18]~0                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_demux:cmd_xbar_demux_001|WideOr0                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_eyemon:sc_eyemon|alt_xcvr_reconfig_eyemon_tgx:eyemon_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                                                             ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_dfe:sc_dfe|alt_xcvr_reconfig_dfe_tgx:dfe_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|wren_data                                                                                                                                                                                                     ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[0]                                                                                                                                                                                                                        ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[1]                                                                                                                                                                                                                        ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[2]                                                                                                                                                                                                                        ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[8]                                                                                                                                                                                                                        ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[9]                                                                                                                                                                                                                        ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[10]                                                                                                                                                                                                                       ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[11]                                                                                                                                                                                                                       ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[12]                                                   ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                                                                                                                                                                    ; 159     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_stream_ready0_reg                                                                                                                                                                                                                                                                                    ; 155     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[3]                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[4]                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[5]                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[6]                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[7]                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_6f12:auto_generated|altsyncram:ram_block1a0|altsyncram_e8u3:auto_generated|decode_gpa:decode2|eq_node[0]                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~3                                                                                                                                                                                                                                                                                                                                 ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|src_valid~1                                                                                                                                                                                                                                                                                                                                     ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                 ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|increment_address~0                                                                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|write_master:avalon_write_master|Equal3~0                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                   ; 2524    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_mutex_acq:mutex_inst|mutex_grant                                                                                                                      ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_irq                                                                                                                                                                                                                     ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.READ_FROM_BASIC_DONE                                                                                                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|basic_reconfig_readdata[0]                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 474     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|srst                                                                                                                                                                                                                                                                                                                                             ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_wrreq                                                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 231     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_command                                                                                                                                                                                                                                                                                          ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|always5~1DUPLICATE                                                                                                                                                                            ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|altera_wait_generate:wait_gen|wait_reg~0                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_srm1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                                                                     ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|comb~2                                                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|control_reg[0]                                                                                                                                                                                                                       ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|do_read_phys_chnl                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_eyemon:sc_eyemon|alt_xcvr_reconfig_eyemon_tgx:eyemon_tgx|alt_eyemon:alt_eyemon_inst|alt_eyemon_avmm_slave:alt_eyemon_avmm_slave_inst0|reg_ctrlstatus0q[15]                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle                                                                                                                                                                                                              ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d~0                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|nstate.MRD_TX_ACK~0                                                                                                                                                                                                                              ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg|g_pipe.rtx_desc0[126]                                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txfifo_d~0                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|nstate.MRD_TX_ACK~0                                                                                                                                                                                                                              ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg|g_pipe.rtx_desc0[126]                                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 272     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset~DUPLICATE                                                                                                                                                                                                                                ; 234     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                          ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init_shift~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_write_master_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|update_jdo_strobe     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 228     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_rsp_xbar_demux:rsp_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|addr_offset[0]                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|addr_offset[1]                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_analog_tgx:sc_analog|state.IDLE                                                                                                                                                                                                                           ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|comb~4                                                                                                                                                                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_dv0                                                                                                                                                                                                                                                                          ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0~1                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_ela1:auto_generated|a_dpfifo_1da1:dpfifo|altsyncram_mlk1:FIFOram|q_b[126]                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[0]~0                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[1]~1                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[2]~2                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[3]~3                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[4]~4                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|rx_stream_valid0_reg                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rxfifo_rreq~4                                                                                                                                                                                                                                                                   ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txdata_with_payload~0                                                                                                                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_rr                                                                                                                                                                                                                                                                       ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|rx_stream_valid0_reg                                                                                                                                                                                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rxfifo_rreq~3                                                                                                                                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 477     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_interrupt                                                                                                                                                                                                                                                                                        ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_interrupt~DUPLICATE                                                                                                                                                                                                                                                                              ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                       ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_3dw~0                                                                                                                                                                                                                                                                    ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|txdata_with_payload~0                                                                                                                                                                                                                                                           ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_rr                                                                                                                                                                                                                                                                       ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_interrupt                                                                                                                                                                                                                                                                                        ; 211     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                       ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_3dw~0                                                                                                                                                                                                                                                                    ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[2]                                                                                                                                                                                                                         ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[3]                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init                                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|Equal0~0                                                                                                                                                                                                                                                                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                              ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux:cmd_xbar_demux|src0_valid~1                                                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|comb~3                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|rx_done                                                                                                                           ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_dfe:sc_dfe|alt_xcvr_reconfig_dfe_tgx:dfe_tgx|alt_dfe:alt_dfe_inst|alt_dfe_avmm_slave:alt_dfe_avmm_slave_inst0|Equal0~2                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_3dw_del                                                                                                                                                                                                                                                                  ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset_reg[1]                                                                                                                                                                                                                                                    ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                                                                                                                        ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|rx_ack0                                                                                                                                                                                                                                                                                                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[3]                                                                                                                                                                                                                                                               ; 171     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[2]                                                                                                                                                                                                                                                               ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                                                                                                                            ; 235     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_pcnt~DUPLICATE                                                                                                                                                                                                                                                                                   ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                                                                                                                 ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|ep_lastupd_cycle                                                                                                                                                                                                                  ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                                                                                                                 ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ack0                                                                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|init                                                                                                                                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|intr_data_upd_cycle                                                                                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|always9~0                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_desc0[76]~25                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[3]                                                                                                                                                                                                                                                               ; 173     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|ctrltx_address[2]                                                                                                                                                                                                                                                               ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr~DUPLICATE                                                                                                                                                                                                                                                                                  ; 224     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_pcnt                                                                                                                                                                                                                                                                                             ; 155     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_ws0_r                                                                                                                                                                                                                                                                        ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_command                                                                                                                                                                                                                                                                                          ; 208     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|ep_lastupd_cycle                                                                                                                                                                                                                  ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmard                                                                                                                                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmawr                                                                                                                                                                                                                                                                                 ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|init                                                                                                                                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~0                                                                                                                                                                                                                                           ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[1]                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_desc0[76]~25                                                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[4]                                                                                                                                                                                                                         ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[5]                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal15~0                                                                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src1~0                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                        ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_avalon_reg:the_sonic_v1_15_nios_base_cpu_nios2_avalon_reg|Equal0~2                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                   ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                   ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_offset_cancellation:sc_offset|alt_xcvr_reconfig_offset_cancellation_tgx:offset_cancellation_tgx|alt_cal_mm:alt_cal_inst|state.TEST_INPUT                                                                                                                  ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK                                                                                                                                                                                                                 ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_first_descriptor_cycle                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_req_p0~0                                                                                                                                                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle                                                                                                                                                                                                               ; 184     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b                                                                                                                                                                                                                       ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128|tx_req_p0~0                                                                                                                                                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|ep_lastupd_cycle                                                                                                                                                                                                               ; 171     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_descriptor_dmard~DUPLICATE                                                                                                                                                                                                                                                                       ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_tag_tx_desc[0]                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init                                                                                                                                                                                                                                              ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc~0                                                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                    ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sonic_v1_15_nios_base_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                              ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr~0                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                   ; 205     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|addrval_32b                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                            ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                           ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_dv0                                                                                                                                                                                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                          ; 263     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|fifo_wr                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_desc_addr~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_addr_eplast[2]~1                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|addrval_32b~9                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                                              ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b                                                                                                                                                                                                                    ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~DUPLICATE                                                                                                                                                                                                   ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_rdreq                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wrreq_d[1]                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                   ; 206     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[1]                                                                                                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[2]                                                                                                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cstate[0]                                                                                                                                                                                                                                                                       ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|addrval_32b                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                            ; 162     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_rc_update:rc_update|Equal5~7                                                                                                                                                                                                                                              ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|dt_3dw_rcadd                                                                                                                                                                                                                                           ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|fifo_wr                                                                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_first_descriptor_cycle                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.TX_LENGTH                                                                                                                                                                                                               ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO                                                                                                                                                                                                                 ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_desc_addr~1                                                                                                                                                                                                                    ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tx_addr_eplast[2]~1                                                                                                                                                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                    ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b                                                                                                                                                                                                                    ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast                                                                                                                                                                                                             ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|cstate.IDLE_ST                                                                                                                                                                                                                                   ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|tx_desc_addr~0                                                                                                                                                                                                                                   ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_rdreq                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wrreq_d[1]                                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[3]                                                                                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[35]                                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[125]                                                                                                                                                                                                                                                                   ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[2]                                                                                                                                                                                                                                                                     ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[34]                                                                                                                                                                                                                                                                    ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DONE                                                                                                                                                                                                                    ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|Equal4~0                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|latency_aware_read_master:avalon_read_master|Equal3~0                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_tck:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_tck|sr~7                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[1][7]~0                                                                                                                                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO                                                                                                                                                                                                                 ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|always9~0                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                                                                                                                                                      ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_rxtx_downstream_intf:sonic_rxtx_mem_intf|cstate_rx.RX_DESC2_ACK                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_sop~0                                                                                                                                                                                                                                                                        ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tag_cpl                                                                                                                                                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tag_cpl~DUPLICATE                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK~DUPLICATE                                                                                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                                                                                                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_data_valid                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~1                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~2                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|Equal2~7                                                                                                                                                                                                                          ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|txadd_3dw                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_almost_full~0                                                                                                                                                                                                          ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~8                                                                                                                                                                                                           ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~8                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~0                                                                                                                                                                                                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|LessThan2~8                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_out_sel                                                                                                                                                                                                  ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 419     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[125]                                                                                                                                                                                                                                                                   ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_descriptor:descriptor|always9~0                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO                                                                                                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_ela1:auto_generated|a_dpfifo_1da1:dpfifo|altsyncram_mlk1:FIFOram|q_b[126]                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 264     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|txadd_3dw                                                                                                                                                                                                                      ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_data_valid                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~0                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~1                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~DUPLICATE                                                                                                                                                                                                                                                                                  ; 247     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 232     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|init_shift~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|txadd_3dw                                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.MRD_ACK                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|cstate_tx.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|wr_fifo_almost_full~0DUPLICATE                                                                                                                                                                                                 ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW1                                                                                                                                                                                                          ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~3                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|addrval_32b_eplast~8                                                                                                                                                                                                           ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|Equal2~7DUPLICATE                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|LessThan2~7                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_generator:irq_gen|always2~1                                                                                                                                                                                                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_out_sel                                                                                                                                                                                                  ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|altsyncram:ram_block1a0|altsyncram_d8u3:auto_generated|address_reg_b[0]                                     ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|altsyncram:ram_block1a0|altsyncram_d8u3:auto_generated|address_reg_b[1]                                     ; 252     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|take_action_break_a~0 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_nios2_ocimem:the_sonic_v1_15_nios_base_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|Equal24~1                                                                                                                                                                                                                                                                                                                                              ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[1]~2                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[2]~0                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[0]~1                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[4]~3                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_address_b[3]~4                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[2]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[3]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~5                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6DUPLICATE                                                                                                                                                                                                              ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~6                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl_d                                                                                                                                                                     ; 575     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[0]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[1]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|soft_resetn                                                                                                                                                                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DONE                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~0                                                                                                                                                                                                                                                                        ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[3]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|irq_prg_addr_reg[2]                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[2]                                                                                                                                                                                                                         ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[3]                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6                                                                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~0                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|tx_desc_addr~1                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|cstate.DT_FIFO_RD_QW0                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|Equal5~6DUPLICATE                                                                                                                                                                                                              ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl                                                                                                                                                                       ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_calc_address:gen_wr_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[0]                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[1]                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[2]                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[3]                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[4]                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[5]                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[6]                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[7]                                                                                                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[8]                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[9]                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_write_dma_requester_128:write_requester_128|address_reg[10]                                                                                                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[0]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|comb~0                                                                                                                                                                                                        ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[1]                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|jdo[37]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|sonic_v1_15_nios_base_cpu:cpu|sonic_v1_15_nios_base_cpu_nios2_oci:the_sonic_v1_15_nios_base_cpu_nios2_oci|sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_wrapper|sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk:the_sonic_v1_15_nios_base_cpu_jtag_debug_module_sysclk|jdo[36]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[3]                                                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|read_from_user[11]~0                                                                                                                                                                                                                                                                                                                                   ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]~4                                                                                                                                                                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]~3                                                                                                                                                                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                                                                                                                                        ; 225     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[6]                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[4]                                                                                                                                                                                                                        ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[5]                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset~1                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrena                                                                                                                                                                                                                                                                   ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW5~32                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW4~1                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|init_shift~0                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[4]                                                                                                                                                                                                                                                                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[1]                                                                                                                                                                                                                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|cmd_type_reg[0]                                                                                                                                                                                                                                                                 ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal13~5                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[38]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[39]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[40]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[41]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[42]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[43]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[44]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[45]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW1~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[5]                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[4]                                                                                                                                                                                                                        ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[6]                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset~1                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrena                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[34]                                                                                                                                                                                                                                                                    ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[2]                                                                                                                                                                                                                                                                     ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[3]                                                                                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_desc0[35]                                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[46]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[47]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[48]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[49]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[50]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[51]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[52]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[53]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[54]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[55]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[56]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[57]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[58]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[59]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[60]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[61]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[62]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[63]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[64]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|data_in_r[65]                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[5]                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|sonic_cmd_prg_addr_reg[4]                                                                                                                                                                                                                         ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW5~32                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|rx_data0~1                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW4~1                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl_d                                                                                                                                                                     ; 472     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[2]                                                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_bank_decode_d1[1]                                                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|csr_readdata~2                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                        ; 1874    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                ; 1319    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|Selector2~0                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                                                                                                                                                    ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrdata~2                                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_dw_addroffeset_reg[1]                                                                                                                                                                                                                                                    ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|ctrlrx_3dw_del                                                                                                                                                                                                                                                                  ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW2~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|data_valid                                                                                                                                                                                                                                    ; 204     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[3]                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|mux_first_stage_a[11]~0                                                                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[3]                                                                                                                                                                                                                        ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal22~2                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|always9~0                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_wrdata~3                                                                                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|Selector31~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftLeft0~0                                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftRight0~21                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~17                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~21                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|Equal3~2                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rc_slave:sonic_rc_slave|sonic_reg_access:bar_reg_access|reg_rd_addr_reg[3]                                                                                                                                                                                                                        ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal22~0                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|irq_prg_addr~0                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|Selector31~0                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftLeft0~0                                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|ShiftRight0~21                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~21                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~17                                                                                                                                                                                                                                      ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[1]                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|address_decode_d1[2]                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|valid                                                                                                                                                                                                                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~9                                                                                                                                                                                                                                       ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~13                                                                                                                                                                                                                                      ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~5                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|prg_reg_DW0~0                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                                                                                                                                                      ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~9                                                                                                                                                                                                                                       ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~13                                                                                                                                                                                                                                      ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|Add3~5                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|avalon_mm_slave:avalon_slave_0|interrupt_logic:interrupt_0|irq_mask_wr_strobe~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                      ; 436     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[6]                                                                                                                                                                                                                                      ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[5]                                                                                                                                                                                                                                      ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[2]                                                                                                                                                                                                                                      ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~2                                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~1                                                                                                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[2]                                                                                                                                                                                                                                      ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[5]                                                                                                                                                                                                                                      ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready                                                                                                                                                                                                                                          ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[4]                                                                                                                                                                                                                                      ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 391     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW3~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW2~0                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW1~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 495     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 391     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[4]                                                                                                                                                                                                                                      ; 203     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW2~0                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW3~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|prg_reg_DW1~0                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|always5~0DUPLICATE                                                                                                                                                                            ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH                                                                                                                                                                                                                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|Mux64~0                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH                                                                                                                                                                                                                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|Mux64~0                                                                                                                                                                                                                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~0clkctrl                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~0clkctrl                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~1clkctrl                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|WideOr2~1clkctrl                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|always5~0                                                                                                                                                                                           ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|always5~0                                                                                                                                                                                           ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ; 188     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                  ; 431     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                                                                                 ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                                                                 ; 218     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[0]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[9]                                                                                                                                                                     ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[10]                                                                                                                                                                    ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_j6j:auto_generated|counter_reg_bit[11]                                                                                                                                                                    ; 217     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[6]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[4]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[5]                                                                                                                                                                                                                                   ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[3]                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[2]                                                                                                                                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_rrr                                                                                                                                                                                                                                    ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[1]                                                                                                                                                                                                                                   ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[0]                                                                                                                                                                                                                                   ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_6f12:auto_generated|altsyncram:ram_block1a0|altsyncram_e8u3:auto_generated|address_reg_b[0]                                     ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[0]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[1]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[2]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[3]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[4]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[5]                                                    ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[6]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[7]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[8]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[9]                                                    ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[10]                                                   ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[11]                                                   ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_calc_address:gen_rd_addr|sonic_translate_address:sta|sonic_mult_add:multadd|altmult_add:ALTMULT_ADD_component|mult_add_6ad3:auto_generated|result[12]                                                   ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|wren_data                                                                                                                                                                                                     ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_6f12:auto_generated|altsyncram:ram_block1a0|altsyncram_e8u3:auto_generated|decode_gpa:decode2|eq_node[0]                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[0]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[1]                                                                                                                                                                                                                        ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[2]                                                                                                                                                                                                                        ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[3]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[4]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[5]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[6]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[7]                                                                                                                                                                                                                        ; 134     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[8]                                                                                                                                                                                                                        ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[9]                                                                                                                                                                                                                        ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[10]                                                                                                                                                                                                                       ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|address[11]                                                                                                                                                                                                                       ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|wren_data~DUPLICATE                                                                                                                                                                                           ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_tx_circular_buffer_66:tx_cbuf|sonic_dpram_async_128_64:data_ring|altsyncram:altsyncram_component|altsyncram_6f12:auto_generated|altsyncram:ram_block1a0|altsyncram_e8u3:auto_generated|decode_gpa:decode2|eq_node[1]~DUPLICATE              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                                                              ; 302     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                      ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_busy                                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_counter:state_mc_counter|cntr_52h:auto_generated|counter_reg_bit[5]                                                                                                                    ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|top:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                                                                                                                                                                                       ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|altpcie_reconfig_4sgx_alt_dprio_2vj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated|aeb_int~0                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; any_rstn_rr                                                                                                                                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state.TEST_INPUT                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|top_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|rx_done                                                                                                                                                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|altera_eth_mdio:mdio|address[4]~1                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                                                                                                                                                    ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]                                                                                                                                                                                                                                    ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                                                                                                                                                    ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                                                                                                                                                    ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                                                                                                                                                    ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]                                                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]                                                                                                                                                                                                                                    ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]                                                                                                                                                                                                                                    ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]                                                                                                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]                                                                                                                                                                                                                                    ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[2]                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs0_dataout[3]                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[2]                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|wire_receive_pcs1_dataout[3]                                                                                                                                                                   ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl                                                                                                                                                                                                                                                                          ; 17775   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                                                                                                                        ; 2775    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                                            ; 2711    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                   ; 2524    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                        ; 1874    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                ; 1319    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl                                                                                                                                                                       ; 1037    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset                                                                                                                                                                                                                                                                                            ; 874     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                ; 872     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                             ; 870     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 759     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl_d                                                                                                                                                                     ; 575     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]                                                                                                                                                                                                                                      ; 495     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 477     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init                                                                                                                                                                                                                                                    ; 474     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl_d                                                                                                                                                                     ; 472     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]                                                                                                                                                                                                                                      ; 439     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                      ; 436     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                                  ; 431     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset                                                                                                                                                                                                                                                                                            ; 419     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 411     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 391     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]                                                                                                                                                                                                                                      ; 391     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                                                              ; 302     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 272     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                         ; 264     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset                                                                                                                                                                                                                                          ; 263     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset                                                                                                                                                                                                                                    ; 258     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_rx_circular_buffer_66:rx_cbuf|sonic_dpram_async_64_128:data_ring|altsyncram:altsyncram_component|altsyncram_5f12:auto_generated|altsyncram:ram_block1a0|altsyncram_d8u3:auto_generated|address_reg_b[1]                                     ; 252     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~DUPLICATE                                                                                                                                                                                                                                                                                  ; 247     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr                                                                                                                                                                                                                                                                                            ; 235     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset~DUPLICATE                                                                                                                                                                                                                                ; 234     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 232     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|sonic_cmd_prg_reg:cmd_prg_reg|soft_cmd_reset                                                                                                                                                                                                                                    ; 231     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_v1_15:SUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; 228     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                                                                                                                                                                                                        ; 225     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|tx_sel_dmawr~DUPLICATE                                                                                                                                                                                                                                                                                  ; 224     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                                                                  ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                                                                                                                 ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                                                                                                                 ; 218     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                                                                                                                  ; 218     ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Rule Suppression Assignments                            ;
+-----------------+-------+----+--------------------------+
; Assignment      ; Value ; To ; Comment                  ;
+-----------------+-------+----+--------------------------+
; DISABLE_DA_RULE ; S102  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C101  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C103  ;    ; Honored rule suppression ;
; DISABLE_DA_RULE ; C104  ;    ; Honored rule suppression ;
+-----------------+-------+----+--------------------------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 11.0 Build 157 04/27/2011 Service Pack 0.01 SJ Full Version
    Info: Processing started: Fri Dec 16 18:19:23 2011
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off top_example_chaining_top -c top_example_chaining_top
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[4]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[5]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[7]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[6]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[4]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[1]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[0]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[2]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|offset[3]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[7]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[6]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[5]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[3]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[2]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[1]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|offset[0]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|block_lock|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|block_lock|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|slip_done|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[6]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|slip_done|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[6]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[4]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[1]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[0]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[5]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[3]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[4]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[2]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[30]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[31]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[4]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[31]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[30]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[0]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[2]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[1]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[3]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[4]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[5]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[3]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[2]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[1]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[0]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[27]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[25]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[26]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[29]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[28]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[24]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[12]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[18]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[17]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[22]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[23]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[19]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[20]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[21]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[8]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[7]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[9]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[11]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[10]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[0]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[3]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[1]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[2]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[22]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[21]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[19]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[23]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[20]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[25]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[28]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[27]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[26]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[29]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[24]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[18]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[17]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[12]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[8]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[9]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[10]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[11]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[7]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[28]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[22]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[31]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[13]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[16]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[15]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[14]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[28]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[31]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[22]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[15]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[16]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[14]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_cnt[13]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[16]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[15]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[10]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[29]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[30]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[27]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[24]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[26]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[25]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[23]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[27]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[25]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[24]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[26]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[23]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[10]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[15]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[16]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[30]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[29]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[5]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[8]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[7]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[6]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[9]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[18]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[17]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[21]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[20]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[19]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[11]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[12]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[14]|combout" is a latch
    Warning: Node "core|app0|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[13]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[9]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[5]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[6]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[8]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[7]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[13]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[12]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[11]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[14]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[21]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[20]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[19]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[18]|combout" is a latch
    Warning: Node "core|app1|chaining_dma_arb|sonic_rx_buf|blocksync|sh_invalid_cnt[17]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_cal
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info: Entity alt_cal_edge_detect
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_edge_detect_mm
        Info: set_disable_timing [get_cells -compatibility_mode *pd*_det|alt_edge_det_ff?] -to q 
    Info: Entity alt_cal_mm
        Info: set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_avalon_st_clock_crosser
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info: set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: '../../../lib/sonic/pcie/top.sdc'
Warning: Ignored filter at top.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at top.sdc(4): Argument <targets> is not an object ID
    Info: create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning: Ignored filter at top.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning: Ignored set_false_path at top.sdc(6): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/nios/nios_base/synthesis/submodules/nios_base_cpu.sdc'
Warning: Ignored filter at nios_base_cpu.sdc(46): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_break:the_nios_base_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(46): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(46): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_break_path|break_readreg*] -to [get_keepers *$nios_base_cpu_jtag_sr*]
Warning: Ignored set_false_path at nios_base_cpu.sdc(46): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(47): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(47): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(47): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_base_cpu_jtag_sr[33]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(47): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(48): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(48): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(48): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_base_cpu_jtag_sr[0]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(48): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(49): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning: Ignored filter at nios_base_cpu.sdc(49): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(49): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$nios_base_cpu_jtag_sr[34]]
Warning: Ignored set_false_path at nios_base_cpu.sdc(49): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(50): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_ocimem:the_nios_base_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning: Ignored set_false_path at nios_base_cpu.sdc(50): Argument <from> is an empty collection
    Info: set_false_path -from [get_keepers *$nios_base_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$nios_base_cpu_jtag_sr*]
Warning: Ignored set_false_path at nios_base_cpu.sdc(50): Argument <to> is an empty collection
Warning: Ignored filter at nios_base_cpu.sdc(51): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_tck:the_nios_base_cpu_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored filter at nios_base_cpu.sdc(51): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_sysclk:the_nios_base_cpu_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(51): Argument <from> is not an object ID
    Info: set_false_path -from *$nios_base_cpu_jtag_sr*    -to *$nios_base_cpu_jtag_sysclk_path|*jdo*
Warning: Ignored set_false_path at nios_base_cpu.sdc(51): Argument <to> is not an object ID
Warning: Ignored filter at nios_base_cpu.sdc(52): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_jtag_debug_module_wrapper:the_nios_base_cpu_jtag_debug_module_wrapper|nios_base_cpu_jtag_debug_module_sysclk:the_nios_base_cpu_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(52): Argument <to> is not an object ID
    Info: set_false_path -from sld_hub:*|irf_reg* -to *$nios_base_cpu_jtag_sysclk_path|ir*
Warning: Ignored filter at nios_base_cpu.sdc(53): *nios_base_cpu:*|nios_base_cpu_nios2_oci:the_nios_base_cpu_nios2_oci|nios_base_cpu_nios2_oci_debug:the_nios_base_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at nios_base_cpu.sdc(53): Argument <to> is not an object ID
    Info: set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_base_cpu_oci_debug_path|monitor_go
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/nios/nios_base/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/sonic_v1_15_nios_base_cpu.sdc'
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Critical Warning: Synopsys Design Constraints File file not found: '../../sonic_quartus/top_example_chaining_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(9): *|in_wr_ptr_gray[*] could not be matched with a register
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(9): *|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1 could not be matched with a register
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(9): Argument <from> is an empty collection
    Info: set_false_path -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(9): Argument <to> is an empty collection
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(11): *|out_rd_ptr_gray[*] could not be matched with a register
Warning: Ignored filter at altera_avalon_dc_fifo.sdc(11): *|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1 could not be matched with a register
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(11): Argument <from> is an empty collection
    Info: set_false_path -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[*].u|din_s1}]
Warning: Ignored set_false_path at altera_avalon_dc_fifo.sdc(11): Argument <to> is an empty collection
Info: Reading SDC File: '../../../lib/sonic/xcvr_xg/sonic_v1_15/synthesis/submodules/alt_10gbaser_phy.sdc'
Warning: Ignored filter at alt_10gbaser_phy.sdc(66): xgmii_tx_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(66): Argument <targets> is an empty collection
    Info: create_clock -name {xgmii_tx_clk} -period 6.400 -waveform { 0.000 3.200 } [get_ports {xgmii_tx_clk}]
Warning: Ignored filter at alt_10gbaser_phy.sdc(67): phy_mgmt_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(67): Argument <targets> is an empty collection
    Info: create_clock -name {phy_mgmt_clk}   -period 20.00 -waveform { 0.000 10.000 } [get_ports {phy_mgmt_clk}]
Warning: Ignored filter at alt_10gbaser_phy.sdc(68): ref_clk could not be matched with a port
Warning: Ignored create_clock at alt_10gbaser_phy.sdc(68): Argument <targets> is an empty collection
    Info: create_clock -name {pll_ref_clk} -period 1.552 -waveform { 0.000 0.776  } [get_ports {ref_clk}]
Info: Deriving PLL Clocks
    Info: create_clock -period 10.000 -waveform {0.000 5.000} -name free_100MHz free_100MHz
    Info: create_clock -period 5.000 -waveform {0.000 2.500} -name clk_200MHz clk_200MHz
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|refclk0in[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 32 -multiply_by 25 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[0]} {pll_156|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {pll_156|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll_156|altpll_component|auto_generated|pll1|clk[1]} {pll_156|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|rateswitchbaseclock} -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}
    Info: create_generated_clock -source {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk} -divide_by 2 -duty_cycle 50.00 -name {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout} {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|tx_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.193 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll0|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|rx_cdr_pll1|clk[0]} -divide_by 10 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|deserclock[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1|clockout} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|recoveredclk} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]} -divide_by 2 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1|refclk0in[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1|refclk0in[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {core|reconfig_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]} {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]}
    Info: create_clock -period 0.400 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll1|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll3|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll2|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll5|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll4|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll6|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6|deserclock[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|rx_cdr_pll7|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7|deserclock[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div0|analogfastrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkpulse} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkpulse}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogrefclkout[0]}
    Info: create_generated_clock -source {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|tx_pll0|clk[0]} -duty_cycle 50.00 -name {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogfastrefclkout[0]} {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|ch_clk_div1|analogfastrefclkout[0]}
    Info: create_generated_clock -source {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|refclkout} -duty_cycle 50.00 -name {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout} {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div1|refclkout}
    Info: create_generated_clock -source {pll644|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 33 -duty_cycle 50.00 -name {pll644|altpll_component|auto_generated|pll1|clk[0]} {pll644|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {refclk~input|o} -duty_cycle 50.00 -name {refclk~input~INSERTED_REFCLK_DIVIDER|clkout} {refclk~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
Warning: Ignored create_generated_clock at alt_10gbaser_phy.sdc(77): Argument -source is a collection with more than one object
    Info: create_generated_clock -name pll_mac_clk -source [get_pins -compatibility_mode {*altpll_component|auto_generated|pll1|clk[0]}] 
Warning: Ignored filter at alt_10gbaser_phy.sdc(78): *siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout could not be matched with a pin
Warning: Ignored create_generated_clock at alt_10gbaser_phy.sdc(78): Argument -source is an empty collection
    Info: create_generated_clock -name pma_tx_clk -source [get_pins -compatibility_mode {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] 
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Ignored filter at alt_10gbaser_phy.sdc(90): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(90): pll_ref_clk could not be matched with a clock
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(90): Argument -from with value [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] -to pll_ref_clk -setup 0.1
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(90): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored filter at alt_10gbaser_phy.sdc(91): *siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout could not be matched with a clock
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(91): Argument -from with value [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -setup 0.08
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(91): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(92): Argument -from with value [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] -to pll_ref_clk -hold 0.1
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(92): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(93): Argument -from with value [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] contains zero elements
    Info: set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -hold 0.08
Warning: Ignored set_clock_uncertainty at alt_10gbaser_phy.sdc(93): Argument -to with value pll_ref_clk could not match any element of the following types: ( clk )
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): phy_mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(109): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(113): *siv_10gbaser_xcvr*clk_reset_ctrl|rx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(113): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_pma_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(113): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(114): *siv_10gbaser_xcvr*clk_reset_ctrl|rx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(114): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_usr_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(114): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): mgmt_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): xgmii_tx_clk could not be matched with a clock
Warning: Ignored filter at alt_10gbaser_phy.sdc(115): *siv_10gbaser_xcvr*clk_reset_ctrl|tx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(115): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_pma_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(115): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(116): *siv_10gbaser_xcvr*clk_reset_ctrl|tx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(116): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_usr_rstn} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(116): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(117): *siv_10gbaser_xcvr*rx_analog_rst_lego|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(117): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*rx_analog_rst_lego|rinit} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(117): Argument <to> is an empty collection
Warning: Ignored filter at alt_10gbaser_phy.sdc(118): *siv_10gbaser_xcvr*rx_digital_rst_lego|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(118): Argument <from> is not an object ID
    Info: set_false_path -from {*siv_10gbaser_xcvr*rx_digital_rst_lego|rinit} -to [get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}  {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|clk[0]} mgmt_clk xgmii_tx_clk}]
Warning: Ignored set_false_path at alt_10gbaser_phy.sdc(118): Argument <to> is an empty collection
Info: Reading SDC File: 'top_example_chaining_top.sdc'
Warning: derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks.
Info: Deriving PLL Clocks
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[2] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[1] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[12] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma6~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[6] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma3~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma5~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs4~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[6] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma3~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[3] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma6~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pma1~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[8] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma4~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[4] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs7~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma1~OBSERVABLELOCKTODATA }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs2~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma7~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[0] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[0] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs3~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs6~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[10] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma5~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[5] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma2~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pma4~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIOLOAD }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIODISABLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLETXDIGITALRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLERXANALOGRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLEDPRIORESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[4] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma2~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[2] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|receive_pcs5~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 20.000
    Info: set_min_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|rx_pcs_rxfound_wire[14] }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE }] 0.000
    Info: set_max_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 20.000
    Info: set_min_delay -to [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|transmit_pma7~OBSERVABLE_TX_DET_RX }] 0.000
    Info: set_max_delay -from [get_ports { sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|tx_rxdetectvalidout[7] }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|transmit_pcs1~OBSERVABLEQUADRESET }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 20.000
    Info: set_min_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLESERIALLPBKEN }] 0.000
    Info: set_max_delay -to [get_ports { sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|receive_pma0~OBSERVABLELOCKTODATA }] 20.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Overwriting existing clock: free_100MHz
Warning: Node: sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_avalon_sc_fifo:avalon_read_master_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.LOCK_INIT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.LOCK_INIT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.INVALID_SH was determined to be a clock but was found without an associated clock assignment.
Warning: Node: sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|state.RESET_CNT was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|cent_unit0|dpclk  to: sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1  from: recoveredclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0  from: localrefclk  to: clkout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma0  from: refclk0in[0]  to: clockout
    Info: Cell: SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pma1  from: refclk0in[0]  to: clockout
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit0|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit0~OBSERVABLE_DPRIO_IN
    Info: From: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|cent_unit1|dpclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|cent_unit1~OBSERVABLE_DPRIO_IN
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma0  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma1  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma2  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma3  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma4  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma5  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma6  from: deserclock[0]  to: clockout
    Info: Cell: core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|receive_pma7  from: deserclock[0]  to: clockout
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pldclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK
    Info: From: core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk  to: sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[30]
    Info: Cell: core|reconfig_pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info: Cell: pll644|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info: Cell: pll_156|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {core|reconfig_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|pllfixedclk}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|transmit_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs1|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {SUT|sonic_pma|sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr_inst|pma_direct|auto_generated|receive_pcs0|clkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {pll_156|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -rise_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {core|ep_plus|epmap|wrapper|altpcie_hip_pipen1b_inst|stratix_iv.stratixiv_hssi_pcie_hip|coreclkout}] -fall_to [get_clocks {core|ep_plus|epmap|serdes|top_serdes_alt4gxb_80pa_component|central_clk_div0|coreclkout}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Critical Warning: (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 2 node(s) related to this rule.
    Critical Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Critical Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
Critical Warning: (High) Rule A108: Design should not contain latches. Found 148 latch(es) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|offset[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|block_lock"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|block_lock"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|slip_done"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|slip_done"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_invalid_cnt[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[1]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_blocksync_xg:blocksync|sh_cnt[30]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 37 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_31"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~DUPLICATE"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_45"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_23"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_27"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_43"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_5"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_39"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_25"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_49"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_11"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_35"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_13"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_47"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_19"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_9"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_29"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_17"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_33"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_7"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_37"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_21"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_15"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|always4~0"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_55"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset~_Duplicate_53"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 1 node(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_serdes:serdes|top_serdes_alt4gxb_80pa:top_serdes_alt4gxb_80pa_component|pllreset_delay_blk0c[0]"
Critical Warning: (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[428]"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[206]"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[206]"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[428]"
Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 3 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1"
Critical Warning: (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 15 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1~DUPLICATE"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[9]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|tagram_data_rd_cycle"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rcving_last_cpl_for_tag"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|transferring_data"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[7]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[8]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|enable_sfp1"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[5]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[6]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[2]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[3]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[4]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[0]"
    Critical Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold[1]"
Warning: (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule.
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 5 nodes related to this rule.
    Warning: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]"
    Warning: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_write"
    Warning: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_merlin_slave_translator:avalon_read_master_csr_translator|av_read"
    Warning: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]"
Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 2 node(s) related to this rule.
    Warning: Node  "local_rstn_ext"
    Warning: Node  "pcie_rstn"
Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 10 asynchronous clock domain interface structure(s) related to this rule.
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|data_out (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_read_dma_requester_128:read_requester_128|rx_data_fifo_length_hold (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_rx_ctl_66:rx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calc|sonic_common_gray_clock_crosser:rdcounter_to_wrclock|gray_data (Bus)"
    Warning: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|sonic_common_fifo_usedw_calculator:usedw_calculator|sonic_common_gray_clock_crosser:wrcounter_to_rdclock|gray_data (Bus)"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 676 node(s) with highest fan-out.
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl"
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_tx_ctl_66:tx_cbuf|rd_ready"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|state_mc_counter_q[5]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[6]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[4]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[5]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|Mux39~10"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[2]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[3]"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_valid~2"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|grant[0]~0"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[39]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[38]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[43]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|basic_address[0]"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|alt_xcvr_reconfig_siv:siv_reco|alt_xcvr_reconfig_basic_tgx:sc_basic|alt_dprio:inst_alt_dprio|Equal0~0"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|rd_req_rrr"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[0]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_tx_chan_66:sonic_tx_buf|sonic_gearbox_66_40:gearbox|state_r4[1]"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_cmd_ctl:sonic_cmd|Equal4~0"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_v1_15:SUT|altera_avalon_sc_fifo:sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[46]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[44]"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_cmd_xbar_mux_002:cmd_xbar_mux_002|src_data[42]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info: Node  "sonic_top:core|top_plus:ep_plus|top:epmap|top_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out~clkctrl"
    Info: Node  "pll_156:pll_156|altpll:altpll_component|pll_156_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info: Node  "sonic_top:core|top_plus:ep_plus|top_rs_hip:rs_hip|app_rstn"
    Info: Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|tx_coreclk_in[0]~clkctrl"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|tx_ctl_reset"
    Info: Node  "~QUARTUS_CREATED_GND~I"
    Info: Node  "sonic_v1_15:SUT|sonic_v1_15_nios_base:nios_base|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[0]~clkctrl_d"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[1]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|init"
    Info: Node  "sonic_v1_15:SUT|sonic_pma_v1_01:sonic_pma|altera_xcvr_low_latency_phy:sonic_pma_v1_01_inst|siv_xcvr_low_latency_phy_nr:siv_xcvr_low_latency_phy_nr_inst|alt4gxb:pma_direct|alt4gxb_tm79:auto_generated|rx_coreclk_in[1]~clkctrl_d"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[0]"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed"
    Info: Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|rx_ctl_reset"
    Info: Node  "sonic_v1_15:SUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_rx_chan_66:sonic_rx_buf|sonic_gearbox_40_66:gearbox|state[3]"
    Info: Node  "sonic_top:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_write|sonic_dma_prg_reg:dma_prg|soft_dma_reset"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app1|sonic_single_port_logic:chaining_dma_arb|sonic_dma_dt:dma_read|sonic_dma_prg_reg:dma_prg|soft_dma_reset"
    Info: Node  "sonic_top:core|sonic_application_streaming_port:app0|sonic_single_port_logic:chaining_dma_arb|sonic_irq_ctl:sonic_irq|sonic_irq_prg_reg:irq_prg_reg|soft_irq_reset"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 726 information messages and 229 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 371 warnings
    Info: Peak virtual memory: 587 megabytes
    Info: Processing ended: Fri Dec 16 18:20:13 2011
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:50


