Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Nov 29 20:16:44 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   AC_GPIO1_IBUF
   btn_down_IBUF
   hdmi_int_IBUF
   sw<1>_IBUF
   sw<2>_IBUF
   sw<3>_IBUF
   sw<4>_IBUF
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF
   sw<8>_IBUF


