TimeQuest Timing Analyzer report for radioberry
Sat May 04 15:51:57 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 16. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce0'
 21. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 24. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 25. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'spi_ce0'
 29. Slow 1200mV 85C Model Hold: 'spi_sck'
 30. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 31. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 32. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 33. Slow 1200mV 85C Model Recovery: 'spi_sck'
 34. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 35. Slow 1200mV 85C Model Removal: 'spi_sck'
 36. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'spi_sck'
 45. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 46. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 47. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 48. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 49. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 50. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 51. Slow 1200mV 0C Model Setup: 'spi_ce0'
 52. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 55. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 56. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 57. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 59. Slow 1200mV 0C Model Hold: 'spi_ce0'
 60. Slow 1200mV 0C Model Hold: 'spi_sck'
 61. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 62. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 63. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 64. Slow 1200mV 0C Model Recovery: 'spi_sck'
 65. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 66. Slow 1200mV 0C Model Removal: 'spi_sck'
 67. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'spi_sck'
 75. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 76. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 77. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 78. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 79. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 80. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 81. Fast 1200mV 0C Model Setup: 'spi_ce0'
 82. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 85. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'spi_sck'
 87. Fast 1200mV 0C Model Hold: 'spi_ce0'
 88. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 89. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 91. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 92. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 93. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 94. Fast 1200mV 0C Model Recovery: 'spi_sck'
 95. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
 96. Fast 1200mV 0C Model Removal: 'spi_sck'
 97. Fast 1200mV 0C Model Removal: 'clk_10mhz'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat May 04 15:51:48 2019 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 41.34 MHz  ; 41.34 MHz       ; spi_sck                                                     ;                                                   ;
; 97.04 MHz  ; 97.04 MHz       ; ad9866_clk                                                  ;                                                   ;
; 111.02 MHz ; 111.02 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 120.35 MHz ; 120.35 MHz      ; clk_10mhz                                                   ;                                                   ;
; 133.24 MHz ; 133.24 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 149.48 MHz ; 149.48 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 168.89 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 250.56 MHz ; 200.0 MHz       ; spi_slave:spi_slave_rx_inst|done                            ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.089     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.848     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.062     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.655     ; 0.000         ;
; ad9866_clk                                                  ; 2.715     ; 0.000         ;
; virt_ad9866_txclk                                           ; 6.748     ; 0.000         ;
; clk_10mhz                                                   ; 91.691    ; 0.000         ;
; spi_ce0                                                     ; 2494.079  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.663  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.828 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.431  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.453  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.455  ; 0.000         ;
; spi_ce0                                                     ; 0.467  ; 0.000         ;
; spi_sck                                                     ; 0.488  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.660  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.113  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.017 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.131  ; 0.000             ;
; clk_10mhz ; 95.514 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.189 ; 0.000             ;
; clk_10mhz ; 2.946 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.429     ; 0.000         ;
; ad9866_clk                                                  ; 5.739     ; 0.000         ;
; spi_sck                                                     ; 31.527    ; 0.000         ;
; clk_10mhz                                                   ; 49.549    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.338  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.387  ; 0.000         ;
; spi_ce1                                                     ; 1249.488  ; 0.000         ;
; spi_ce0                                                     ; 1249.506  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.354  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.854 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.089 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 6.086      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.190 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 6.074      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.227 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.174      ; 5.948      ;
; 0.303 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.348      ; 5.046      ;
; 0.303 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.348      ; 5.046      ;
; 0.303 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.348      ; 5.046      ;
; 0.303 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.348      ; 5.046      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.332 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.413      ; 5.082      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.386 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.263      ; 5.878      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 2.907      ; 4.494      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.410 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.432      ; 5.023      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.445 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.278      ; 4.824      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
; 0.453 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.196      ; 5.744      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.848 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.756     ; 2.138      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.766     ; 2.092      ;
; 0.893 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.766     ; 2.083      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.792      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.790      ;
; 0.945 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.758      ;
; 0.953 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.762      ;
; 0.977 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.726      ;
; 0.980 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.735      ;
; 0.993 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.710      ;
; 0.998 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.717      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.714      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.797      ;
; 1.079 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.785      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.771      ;
; 1.100 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.766     ; 1.876      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.870      ;
; 1.135 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.729      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.722      ;
; 1.155 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.805     ; 1.782      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.708      ;
; 1.165 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.699      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.763     ; 1.813      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.805     ; 1.761      ;
; 1.178 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.800      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.742     ; 1.815      ;
; 1.189 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.801      ;
; 1.194 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.805     ; 1.743      ;
; 1.210 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.780      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.488      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.754     ; 1.772      ;
; 1.224 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.722     ; 1.796      ;
; 1.225 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.478      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.807      ;
; 1.233 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.710     ; 1.799      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.710     ; 1.796      ;
; 1.237 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.478      ;
; 1.238 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.752      ;
; 1.240 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.738      ;
; 1.244 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.734      ;
; 1.248 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.763     ; 1.731      ;
; 1.248 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.742      ;
; 1.252 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.738      ;
; 1.254 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.449      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.752     ; 1.735      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.448      ;
; 1.256 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.039     ; 1.447      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.719      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.722     ; 1.761      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.751     ; 1.727      ;
; 1.268 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.447      ;
; 1.268 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.710      ;
; 1.271 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.707      ;
; 1.277 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.756      ;
; 1.287 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.428      ;
; 1.288 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.721     ; 1.733      ;
; 1.291 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.721     ; 1.730      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.721     ; 1.729      ;
; 1.300 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.027     ; 1.415      ;
; 1.303 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.751     ; 1.688      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.709     ; 1.716      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.427      ;
; 1.437 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.415      ;
; 1.443 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.409      ;
; 1.450 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.402      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.386      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.380      ;
; 1.472 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.380      ;
; 1.490 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.362      ;
; 1.496 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.368      ;
; 1.544 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.764     ; 1.434      ;
; 1.606 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.683      ;
; 1.647 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.717     ; 1.627      ;
; 1.652 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.637      ;
; 1.661 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.628      ;
; 1.680 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.717     ; 1.594      ;
; 1.684 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.605      ;
; 1.687 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.602      ;
; 2.033 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.914     ; 1.044      ;
; 2.266 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.634     ; 1.091      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.062 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 2.051      ;
; 1.122 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 2.047      ;
; 1.131 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 2.032      ;
; 1.131 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.426      ; 3.037      ;
; 1.173 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.426      ; 2.995      ;
; 1.268 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.845      ;
; 1.279 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.466     ; 2.246      ;
; 1.308 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.805      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.860      ;
; 1.325 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.844      ;
; 1.326 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.787      ;
; 1.328 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.841      ;
; 1.331 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.782      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.781      ;
; 1.338 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.858      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.771      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.818      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.817      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.817      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.814      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.802      ;
; 1.363 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.806      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.801      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.795      ;
; 1.369 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.744      ;
; 1.372 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.797      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.794      ;
; 1.378 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.785      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.789      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.814      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.814      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.779      ;
; 1.384 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.779      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.775      ;
; 1.391 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.772      ;
; 1.395 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.774      ;
; 1.402 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.767      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.791      ;
; 1.406 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.789      ;
; 1.408 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.755      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.781      ;
; 1.417 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.752      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.751      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.742      ;
; 1.423 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.773      ;
; 1.424 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.771      ;
; 1.426 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.769      ;
; 1.426 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.737      ;
; 1.428 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.579     ; 1.735      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.767      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.732      ;
; 1.445 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.724      ;
; 1.450 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.579      ; 3.120      ;
; 1.452 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.579      ; 3.118      ;
; 1.459 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.737      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.546     ; 1.735      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.733      ;
; 1.472 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.547     ; 1.723      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.417     ; 2.070      ;
; 1.556 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.427     ; 2.008      ;
; 1.596 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.420     ; 1.975      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.477     ; 1.906      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.477     ; 1.902      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.477     ; 1.889      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.426     ; 1.921      ;
; 1.654 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.916      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.914      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.911      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.908      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.894      ;
; 1.677 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.435      ;
; 1.678 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.427     ; 1.886      ;
; 1.687 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.883      ;
; 1.691 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.421      ;
; 1.692 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.482     ; 1.817      ;
; 1.694 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.421     ; 1.876      ;
; 1.703 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.409      ;
; 1.705 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.394     ; 1.892      ;
; 1.710 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.402      ;
; 1.713 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.629     ; 1.400      ;
; 1.730 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.573     ; 1.439      ;
; 1.730 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.382      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.436     ; 1.822      ;
; 1.734 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.378      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.630     ; 1.372      ;
; 1.742 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.436     ; 1.813      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.491     ; 1.751      ;
; 1.767 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.419     ; 1.805      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.477     ; 1.745      ;
; 1.772 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.468     ; 1.751      ;
; 1.777 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.476     ; 1.738      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.420     ; 1.787      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.419     ; 1.787      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.427     ; 1.778      ;
; 1.787 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.425     ; 1.779      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.474     ; 1.728      ;
; 1.794 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.426     ; 1.771      ;
; 1.806 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.430     ; 1.755      ;
; 1.807 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.474     ; 1.710      ;
; 1.819 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.419     ; 1.753      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.655 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.044      ; 7.646      ;
; 1.800 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.258      ; 7.916      ;
; 1.812 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.261      ; 7.905      ;
; 1.826 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.042      ; 7.666      ;
; 1.882 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.042      ; 7.610      ;
; 1.892 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.045      ; 7.604      ;
; 1.974 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.262      ; 7.746      ;
; 2.016 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.043      ; 7.476      ;
; 2.025 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.262      ; 7.695      ;
; 2.055 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.257      ; 7.659      ;
; 2.086 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.256      ; 7.626      ;
; 2.164 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.256      ; 7.548      ;
; 2.261 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.259      ; 7.454      ;
; 6.302 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.044      ; 7.999      ;
; 6.474 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.042      ; 8.018      ;
; 6.610 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.043      ; 7.882      ;
; 6.673 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.262      ; 8.047      ;
; 6.758 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.256      ; 7.954      ;
; 7.269 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.374      ; 7.563      ;
; 7.278 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.377      ; 7.555      ;
; 7.316 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.372      ; 7.512      ;
; 7.524 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.378      ; 7.312      ;
; 7.531 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.161      ; 7.081      ;
; 7.550 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.158      ; 7.058      ;
; 7.693 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.373      ; 7.137      ;
; 6.773 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.259      ; 7.942      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                        ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.715 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.734     ;
; 2.816 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.633     ;
; 2.889 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.560     ;
; 2.965 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.484     ;
; 2.973 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.506     ;
; 2.987 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.462     ;
; 3.010 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.439     ;
; 3.023 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.478     ;
; 3.034 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.415     ;
; 3.066 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.383     ;
; 3.067 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.382     ;
; 3.088 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.361     ;
; 3.109 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.370     ;
; 3.135 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.314     ;
; 3.139 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.310     ;
; 3.154 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.295     ;
; 3.161 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.288     ;
; 3.165 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.314     ;
; 3.168 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.281     ;
; 3.168 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.281     ;
; 3.177 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.324     ;
; 3.182 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.267     ;
; 3.191 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.258     ;
; 3.208 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.241     ;
; 3.210 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.239     ;
; 3.223 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.256     ;
; 3.224 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.255     ;
; 3.230 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.219     ;
; 3.241 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.208     ;
; 3.245 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.234     ;
; 3.260 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.189     ;
; 3.262 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.217     ;
; 3.269 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.180     ;
; 3.282 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.167     ;
; 3.283 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.166     ;
; 3.292 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.187     ;
; 3.311 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.138     ;
; 3.325 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.154     ;
; 3.329 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.120     ;
; 3.335 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.166     ;
; 3.338 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.141     ;
; 3.342 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.159     ;
; 3.342 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.107     ;
; 3.344 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.464      ; 10.161     ;
; 3.357 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.144     ;
; 3.359 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.120     ;
; 3.362 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.087     ;
; 3.375 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.126     ;
; 3.381 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.098     ;
; 3.384 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.065     ;
; 3.404 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.045     ;
; 3.415 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.064     ;
; 3.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.053     ;
; 3.426 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.023     ;
; 3.427 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.074     ;
; 3.428 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.051     ;
; 3.437 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.042     ;
; 3.441 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 10.008     ;
; 3.449 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.052     ;
; 3.461 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.018     ;
; 3.463 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.986      ;
; 3.463 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.986      ;
; 3.468 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.011     ;
; 3.473 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.976      ;
; 3.474 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 10.005     ;
; 3.479 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.431      ; 9.993      ;
; 3.480 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.969      ;
; 3.484 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.995      ;
; 3.495 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.464      ; 10.010     ;
; 3.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 10.005     ;
; 3.496 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.983      ;
; 3.501 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.431      ; 9.971      ;
; 3.502 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.947      ;
; 3.505 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.944      ;
; 3.506 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.943      ;
; 3.510 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.939      ;
; 3.512 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.967      ;
; 3.517 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.962      ;
; 3.529 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 9.972      ;
; 3.529 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 9.972      ;
; 3.534 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.945      ;
; 3.538 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 9.963      ;
; 3.543 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.906      ;
; 3.543 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.936      ;
; 3.549 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.900      ;
; 3.550 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.548      ; 10.039     ;
; 3.552 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 9.949      ;
; 3.562 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.917      ;
; 3.576 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.903      ;
; 3.580 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.460      ; 9.921      ;
; 3.581 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.898      ;
; 3.582 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.867      ;
; 3.588 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.891      ;
; 3.594 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.464      ; 9.911      ;
; 3.604 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.875      ;
; 3.607 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.408      ; 9.842      ;
; 3.609 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][13] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.516      ; 9.948      ;
; 3.610 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.869      ;
; 3.614 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.438      ; 9.865      ;
; 3.616 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35] ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk   ; ad9866_clk  ; 13.020       ; 0.464      ; 9.889      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 6.748 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.616     ; 6.216      ;
; 6.909 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.455     ; 6.216      ;
; 9.330 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.821     ; 3.429      ;
; 9.331 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.820     ; 3.429      ;
; 9.331 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.820     ; 3.429      ;
; 9.357 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.794     ; 3.429      ;
; 9.427 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.724     ; 3.429      ;
; 9.508 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.821     ; 3.251      ;
; 9.522 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.629     ; 3.429      ;
; 9.522 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.629     ; 3.429      ;
; 9.565 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.586     ; 3.429      ;
; 9.603 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.548     ; 3.429      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 91.691 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.068      ; 8.245      ;
; 91.864 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.068      ; 8.072      ;
; 91.959 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.068      ; 7.977      ;
; 92.004 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.275     ; 7.589      ;
; 92.037 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 7.772      ;
; 92.083 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.243      ; 8.028      ;
; 92.177 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.275     ; 7.416      ;
; 92.272 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.275     ; 7.321      ;
; 92.350 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 7.116      ;
; 92.406 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 7.372      ;
; 92.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.243      ; 7.693      ;
; 92.741 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 7.037      ;
; 92.894 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 6.915      ;
; 93.207 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.402     ; 6.259      ;
; 93.662 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.240      ; 6.446      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.771 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.948      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 93.944 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.775      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.039 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.282     ; 5.680      ;
; 94.114 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.659      ;
; 94.115 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.658      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.117 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 5.475      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.192 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.731      ;
; 94.248 ; counter[0]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 5.532      ;
; 94.301 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.472      ;
; 94.310 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.465      ;
; 94.361 ; counter[1]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 5.419      ;
; 94.397 ; counter[2]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 5.383      ;
; 94.422 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.098     ; 5.348      ;
; 94.445 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.094     ; 5.329      ;
; 94.450 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.095     ; 5.323      ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                          ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 5.925      ;
; 2494.132 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 5.872      ;
; 2494.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 5.277      ;
; 2494.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 5.224      ;
; 2494.864 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 5.140      ;
; 2494.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 5.136      ;
; 2494.899 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 5.105      ;
; 2495.268 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 5.002      ;
; 2495.297 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.017     ; 4.707      ;
; 2495.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.949      ;
; 2495.369 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 4.492      ;
; 2495.373 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 4.488      ;
; 2495.404 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 4.457      ;
; 2495.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.539      ; 5.066      ;
; 2495.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 4.412      ;
; 2495.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.539      ; 5.000      ;
; 2495.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.629      ; 5.066      ;
; 2495.635 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.626      ; 5.059      ;
; 2495.717 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.691      ; 5.042      ;
; 2495.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.629      ; 4.965      ;
; 2495.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 4.059      ;
; 2495.863 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 4.125      ;
; 2495.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.184      ; 4.358      ;
; 2495.965 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 4.048      ;
; 2495.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.539      ; 4.616      ;
; 2496.018 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 3.989      ;
; 2496.038 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.025     ; 4.005      ;
; 2496.053 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.217      ;
; 2496.057 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.213      ;
; 2496.065 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.176     ; 3.780      ;
; 2496.088 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.182      ;
; 2496.092 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.178      ;
; 2496.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.626      ; 4.542      ;
; 2496.154 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.116      ;
; 2496.167 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 4.615      ;
; 2496.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.736      ; 4.598      ;
; 2496.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.691      ; 4.542      ;
; 2496.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.357      ; 4.208      ;
; 2496.227 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.630      ; 4.471      ;
; 2496.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 4.166      ;
; 2496.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.736      ; 4.534      ;
; 2496.274 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.996      ;
; 2496.280 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 4.037      ;
; 2496.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.326      ; 4.110      ;
; 2496.309 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.630      ; 4.389      ;
; 2496.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.943      ;
; 2496.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.176     ; 3.513      ;
; 2496.340 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 4.084      ;
; 2496.358 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 3.630      ;
; 2496.366 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.326      ; 4.028      ;
; 2496.392 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 3.553      ;
; 2496.408 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.539      ; 4.199      ;
; 2496.445 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 3.500      ;
; 2496.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.626      ; 4.244      ;
; 2496.461 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.626      ; 4.233      ;
; 2496.486 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.784      ;
; 2496.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.565      ; 4.135      ;
; 2496.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.629      ; 4.199      ;
; 2496.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.023      ; 4.546      ;
; 2496.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.267      ; 3.784      ;
; 2496.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.691      ; 4.201      ;
; 2496.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.629      ; 4.132      ;
; 2496.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.565      ; 4.053      ;
; 2496.610 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.109      ; 4.567      ;
; 2496.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.023      ; 4.464      ;
; 2496.636 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.320      ; 3.752      ;
; 2496.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 4.132      ;
; 2496.692 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.109      ; 4.485      ;
; 2496.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.320      ; 3.670      ;
; 2496.744 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.736      ; 4.060      ;
; 2496.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.539      ; 3.851      ;
; 2496.765 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.233      ; 3.489      ;
; 2496.797 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.823      ; 4.094      ;
; 2496.805 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.959      ; 4.222      ;
; 2496.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.629      ; 3.863      ;
; 2496.859 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.176     ; 2.986      ;
; 2496.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.393      ;
; 2496.879 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.823      ; 4.012      ;
; 2496.882 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.388      ;
; 2496.895 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.959      ; 4.132      ;
; 2496.914 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.354      ; 3.508      ;
; 2496.918 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.000      ; 4.150      ;
; 2496.921 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.349      ;
; 2496.933 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 3.849      ;
; 2496.980 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.419      ; 3.507      ;
; 2496.987 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.042      ; 4.123      ;
; 2496.988 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.691      ; 3.771      ;
; 2496.991 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 2.963      ;
; 2497.033 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 3.749      ;
; 2497.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.736      ; 3.770      ;
; 2497.036 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.068      ; 4.100      ;
; 2497.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 2.910      ;
; 2497.052 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.233      ; 3.202      ;
; 2497.059 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.211      ;
; 2497.063 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.207      ;
; 2497.077 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.211      ; 3.202      ;
; 2497.081 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.464      ; 3.451      ;
; 2497.094 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.249      ; 3.176      ;
; 2497.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.068      ; 4.018      ;
; 2497.131 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.914      ; 3.851      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2599.663 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 4.263      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2600.220 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.240     ; 3.707      ;
; 2602.484 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 1.442      ;
; 2602.484 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 1.442      ;
; 2602.841 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.241     ; 1.085      ;
; 5202.193 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.061      ;
; 5202.193 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.061      ;
; 5202.193 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.061      ;
; 5202.193 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.061      ;
; 5202.223 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.031      ;
; 5202.223 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.031      ;
; 5202.223 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.031      ;
; 5202.223 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.031      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.233 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.021      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.263 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.991      ;
; 5202.412 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.842      ;
; 5202.412 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.842      ;
; 5202.412 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.842      ;
; 5202.412 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.842      ;
; 5202.428 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.826      ;
; 5202.428 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.826      ;
; 5202.428 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.826      ;
; 5202.428 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.826      ;
; 5202.433 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.824      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.452 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.802      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.459 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.795      ;
; 5202.473 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.782      ;
; 5202.473 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.782      ;
; 5202.473 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.782      ;
; 5202.473 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.782      ;
; 5202.487 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.770      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.513 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.742      ;
; 5202.547 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.710      ;
; 5202.581 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.673      ;
; 5202.581 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.673      ;
; 5202.581 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.673      ;
; 5202.581 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.673      ;
; 5202.618 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.639      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.621 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.633      ;
; 5202.672 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.585      ;
; 5202.710 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.545      ;
; 5202.710 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.545      ;
; 5202.710 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.545      ;
; 5202.710 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.545      ;
; 5202.732 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.077     ; 5.525      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.741 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.514      ;
; 5202.760 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.075     ; 5.499      ;
; 5202.803 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.075     ; 5.456      ;
; 5202.805 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.075     ; 5.454      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.828 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.425      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.859 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.396      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.920 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.333      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33325.951 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.304      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.142 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 7.111      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.173 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.082      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.252 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.003      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.264 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.989      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.283 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.077     ; 6.974      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.295 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.960      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.379 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.081     ; 6.874      ;
; 33326.410 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 6.845      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.431 ; transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|y5[50]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.361      ; 1.004      ;
; 0.459 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.787      ;
; 0.460 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[48]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[48]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.540      ; 1.212      ;
; 0.465 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[49]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[49]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.538      ; 1.215      ;
; 0.476 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[11]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.804      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[50]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.540      ; 1.231      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.809      ;
; 0.481 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.482 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.482 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.746      ;
; 0.483 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.491 ; transmitter:transmitter_inst|counter[0]                                                                                           ; transmitter:transmitter_inst|counter[0]                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.758      ;
; 0.497 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[47]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[47]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.538      ; 1.247      ;
; 0.497 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[8]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.825      ;
; 0.500 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.828      ;
; 0.501 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.496      ; 1.209      ;
; 0.508 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.777      ;
; 0.512 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.828      ;
; 0.512 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.496      ; 1.220      ;
; 0.514 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.780      ;
; 0.518 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.834      ;
; 0.520 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.496      ; 1.228      ;
; 0.521 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.418      ; 1.193      ;
; 0.523 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[8]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[8]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[5] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[6] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[11] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[4]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[6] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[12] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[8]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[12]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[10]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[10]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[10]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[10]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[10]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[8] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.793      ;
; 0.509 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.805      ;
; 0.517 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.809      ;
; 0.534 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.827      ;
; 0.551 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.843      ;
; 0.561 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.210      ;
; 0.562 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.394      ; 1.210      ;
; 0.579 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.228      ;
; 0.594 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.243      ;
; 0.603 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.252      ;
; 0.625 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.918      ;
; 0.641 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 0.933      ;
; 0.665 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.958      ;
; 0.667 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 0.960      ;
; 0.717 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.009      ;
; 0.741 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.034      ;
; 0.776 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.069      ;
; 0.782 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.075      ;
; 0.792 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.084      ;
; 0.798 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.091      ;
; 0.799 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.092      ;
; 0.800 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.093      ;
; 0.807 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.100      ;
; 0.810 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.103      ;
; 0.813 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.105      ;
; 0.815 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.107      ;
; 0.826 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.475      ;
; 0.845 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.138      ;
; 0.889 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.182      ;
; 0.889 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.539      ;
; 0.891 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 1.536      ;
; 0.899 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.546      ;
; 0.899 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.549      ;
; 0.899 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 1.541      ;
; 0.900 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.551      ;
; 0.900 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.550      ;
; 0.910 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.561      ;
; 0.915 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.392      ; 1.561      ;
; 0.919 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.392      ; 1.565      ;
; 0.922 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.572      ;
; 0.923 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.216      ;
; 0.923 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.216      ;
; 0.926 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.575      ;
; 0.931 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.392      ; 1.577      ;
; 0.931 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 1.576      ;
; 0.937 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.584      ;
; 0.937 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.580      ;
; 0.938 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.585      ;
; 0.940 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.583      ;
; 0.941 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.592      ;
; 0.941 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.588      ;
; 0.945 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.237      ;
; 0.948 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.390      ; 1.592      ;
; 0.956 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 1.598      ;
; 0.959 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 1.604      ;
; 0.959 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 1.604      ;
; 0.961 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.388      ; 1.603      ;
; 0.963 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.396      ; 1.613      ;
; 0.963 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.397      ; 1.614      ;
; 0.964 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.391      ; 1.609      ;
; 0.964 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.611      ;
; 0.967 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.392      ; 1.613      ;
; 0.967 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 1.610      ;
; 0.969 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.393      ; 1.616      ;
; 0.973 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.265      ;
; 0.990 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.202     ; 1.030      ;
; 1.015 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.307      ;
; 1.016 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.308      ;
; 1.021 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.313      ;
; 1.028 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.321      ;
; 1.042 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.080      ; 1.334      ;
; 1.055 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.348      ;
; 1.063 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.356      ;
; 1.070 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.363      ;
; 1.073 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.366      ;
; 1.089 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.382      ;
; 1.089 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.081      ; 1.382      ;
; 1.091 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.399      ; 1.744      ;
; 1.095 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.400      ; 1.749      ;
; 1.099 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.394      ; 1.747      ;
; 1.099 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.748      ;
; 1.107 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.403      ; 1.764      ;
; 1.115 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; tx_iq[28]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.136     ; 1.221      ;
; 1.115 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[7]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.082      ; 1.409      ;
; 1.121 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.395      ; 1.770      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.551 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.842      ;
; 0.555 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.846      ;
; 0.555 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.846      ;
; 0.642 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.933      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.027      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.744 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.784 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.075      ;
; 0.790 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.081      ;
; 0.792 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.083      ;
; 0.797 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.088      ;
; 0.823 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.056      ; 1.091      ;
; 0.825 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.116      ;
; 0.909 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.200      ;
; 0.958 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.283      ; 1.453      ;
; 1.022 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.313      ;
; 1.026 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.317      ;
; 1.063 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.354      ;
; 1.074 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.365      ;
; 1.080 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.283      ; 1.575      ;
; 1.089 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.081      ; 1.382      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.098 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.390      ;
; 1.098 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.185      ;
; 0.464 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.193      ;
; 0.467 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.196      ;
; 0.472 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.201      ;
; 0.477 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.206      ;
; 0.485 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.214      ;
; 0.492 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.783      ;
; 0.503 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.232      ;
; 0.509 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.238      ;
; 0.518 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.246      ;
; 0.520 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.811      ;
; 0.530 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.259      ;
; 0.729 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.020      ;
; 0.745 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.759 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.765 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.781 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.509      ;
; 0.793 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.521      ;
; 0.794 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.522      ;
; 0.796 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.524      ;
; 0.796 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.525      ;
; 0.801 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.529      ;
; 0.814 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.105      ;
; 0.817 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.545      ;
; 0.834 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.125      ;
; 0.839 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.130      ;
; 0.848 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.576      ;
; 0.867 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.595      ;
; 0.921 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.212      ;
; 1.081 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.369      ;
; 1.082 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.370      ;
; 1.089 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.378      ;
; 1.092 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.381      ;
; 1.092 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.381      ;
; 1.093 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.099 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.390      ;
; 1.100 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.107 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.495 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.786      ;
; 0.639 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.930      ;
; 0.651 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.942      ;
; 0.720 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.011      ;
; 0.753 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.044      ;
; 0.754 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.754 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.045      ;
; 0.756 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.047      ;
; 0.759 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.051      ;
; 0.765 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.771 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.062      ;
; 0.773 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.066      ;
; 0.798 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.089      ;
; 0.804 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.095      ;
; 0.841 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.132      ;
; 0.914 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.205      ;
; 0.952 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.243      ;
; 0.988 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.279      ;
; 1.030 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.321      ;
; 1.048 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.339      ;
; 1.066 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.357      ;
; 1.101 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.392      ;
; 1.107 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.398      ;
; 1.108 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.399      ;
; 1.115 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.406      ;
; 1.120 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.124 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.415      ;
; 1.124 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.127 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.133 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.143 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.436      ;
; 1.145 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.436      ;
; 1.181 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.472      ;
; 1.205 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.496      ;
; 1.236 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.529      ;
; 1.239 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.530      ;
; 1.245 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.538      ;
; 1.248 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.539      ;
; 1.251 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.542      ;
; 1.253 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.546      ;
; 1.256 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.547      ;
; 1.258 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.260 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.551      ;
; 1.262 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.555      ;
; 1.264 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.267 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.273 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.283 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.574      ;
; 1.284 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.575      ;
; 1.285 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.576      ;
; 1.285 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.576      ;
; 1.343 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.634      ;
; 1.374 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.665      ;
; 1.376 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.669      ;
; 1.377 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.670      ;
; 1.385 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.678      ;
; 1.386 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.679      ;
; 1.391 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.682      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.467 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.115      ; 0.794      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.115      ; 0.801      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.883      ; 1.646      ;
; 0.518 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 0.844      ;
; 0.560 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.826      ;
; 0.575 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.804      ;
; 0.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.805      ;
; 0.598 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.152      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.155      ;
; 0.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.157      ;
; 0.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.191      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.917      ;
; 0.657 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.211      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 1.027      ;
; 0.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.300      ; 1.222      ;
; 0.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 1.063      ;
; 0.703 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.419      ; 1.334      ;
; 0.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 1.032      ;
; 0.707 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.114      ; 1.033      ;
; 0.712 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.978      ;
; 0.714 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.943      ;
; 0.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 0.953      ;
; 0.753 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.021      ;
; 0.754 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.022      ;
; 0.770 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.036      ;
; 0.771 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.000      ;
; 0.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.622      ; 1.651      ;
; 0.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.020      ;
; 0.793 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.060      ;
; 0.795 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.405      ; 1.454      ;
; 0.796 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.033      ; 1.041      ;
; 0.811 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.040      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.081      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.088      ;
; 0.833 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.405      ; 1.492      ;
; 0.858 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.017      ; 1.087      ;
; 0.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.597      ;
; 0.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.039      ; 1.191      ;
; 0.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.602      ;
; 0.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.638      ;
; 0.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.485      ; 1.670      ;
; 0.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.209      ;
; 0.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.213      ;
; 0.950 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.313      ; 2.517      ;
; 0.952 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.419      ; 1.583      ;
; 0.962 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.663      ;
; 0.985 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 1.692      ;
; 0.986 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 1.299      ;
; 0.988 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 1.301      ;
; 0.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.880      ; 2.129      ;
; 0.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.269      ; 2.518      ;
; 0.996 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 1.663      ;
; 0.997 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.455      ; 1.664      ;
; 1.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.452      ; 1.666      ;
; 1.005 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.702      ; 1.961      ;
; 1.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.282      ;
; 1.019 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.033      ; 1.264      ;
; 1.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.733      ; 2.007      ;
; 1.032 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 1.689      ;
; 1.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.988      ; 2.276      ;
; 1.038 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.015     ; 1.235      ;
; 1.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.405      ; 1.661      ;
; 1.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.770      ; 2.070      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 1.704      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.733      ; 2.034      ;
; 1.056 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.227      ; 2.537      ;
; 1.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.033      ; 1.303      ;
; 1.072 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.988      ; 2.314      ;
; 1.097 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.392      ;
; 1.116 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.411      ;
; 1.120 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.083      ; 1.415      ;
; 1.126 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.052      ; 2.432      ;
; 1.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.485      ; 1.867      ;
; 1.131 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.224      ; 1.609      ;
; 1.131 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.687      ; 2.072      ;
; 1.149 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.702      ; 2.105      ;
; 1.153 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.619      ; 2.026      ;
; 1.159 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.860      ;
; 1.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.192      ; 1.608      ;
; 1.165 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.186      ; 1.605      ;
; 1.165 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.224      ; 1.643      ;
; 1.167 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.687      ; 2.108      ;
; 1.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.447      ; 1.874      ;
; 1.180 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.485      ; 1.919      ;
; 1.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.770      ; 2.217      ;
; 1.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.509      ; 1.956      ;
; 1.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.186      ; 1.636      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.488 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.802      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.803      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.804      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.805      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.805      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.779      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.779      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.793      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.793      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.530 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.798      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.801      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.801      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.804      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.521      ; 1.271      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.806      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.804      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.805      ;
; 0.548 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.234      ; 0.994      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.819      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.819      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.821      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.821      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_slave:spi_slave_rx_inst|treg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_slave:spi_slave_rx_inst|treg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.936      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.776 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.468      ; 6.505      ;
; 0.976 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.466      ; 6.703      ;
; 1.146 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.471      ; 6.878      ;
; 1.161 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.470      ; 6.892      ;
; 1.170 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.242      ; 6.673      ;
; 1.173 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.467      ; 6.901      ;
; 1.189 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.245      ; 6.695      ;
; 1.348 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.465      ; 7.074      ;
; 1.486 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.581      ; 7.328      ;
; 1.620 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.587      ; 7.468      ;
; 1.700 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.359      ; 7.320      ;
; 1.864 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.358      ; 7.483      ;
; 1.885 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.360      ; 7.506      ;
; 6.054 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.581      ; 6.916      ;
; 6.082 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.587      ; 6.950      ;
; 6.049 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.584      ; 6.914      ;
; 6.268 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.359      ; 6.908      ;
; 6.304 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.581      ; 7.166      ;
; 6.315 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.586      ; 7.182      ;
; 6.326 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.358      ; 6.965      ;
; 6.329 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.583      ; 7.193      ;
; 6.340 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.582      ; 7.203      ;
; 6.347 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.360      ; 6.988      ;
; 6.429 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.587      ; 7.297      ;
; 6.560 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.361      ; 7.202      ;
; 6.569 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.358      ; 7.208      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.363     ; 0.992      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.632     ; 0.978      ;
; 1.724 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.428     ; 1.538      ;
; 1.727 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.428     ; 1.541      ;
; 1.741 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.443     ; 1.540      ;
; 1.749 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.428     ; 1.563      ;
; 1.750 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.428     ; 1.564      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.443     ; 1.561      ;
; 1.792 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.428     ; 1.606      ;
; 2.012 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.370      ;
; 2.047 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.295      ;
; 2.062 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.298      ;
; 2.066 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.302      ;
; 2.073 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.309      ;
; 2.081 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.317      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.325      ;
; 2.094 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.330      ;
; 2.107 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.343      ;
; 2.116 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.573     ; 1.352      ;
; 2.197 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.608      ;
; 2.207 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.578      ;
; 2.223 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.329      ;
; 2.225 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.623      ;
; 2.229 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.627      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.647      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.634      ;
; 2.239 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.597      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.598      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.611      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.599      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.611      ;
; 2.242 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.438     ; 1.613      ;
; 2.251 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.621      ;
; 2.253 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.623      ;
; 2.255 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.361      ;
; 2.257 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.615      ;
; 2.258 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.668      ;
; 2.259 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.617      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.658      ;
; 2.266 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.359      ;
; 2.268 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.626      ;
; 2.270 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.668      ;
; 2.272 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.378      ;
; 2.275 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.645      ;
; 2.281 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.691      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.398     ; 1.698      ;
; 2.291 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.384      ;
; 2.291 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.384      ;
; 2.297 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.442     ; 1.664      ;
; 2.302 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.672      ;
; 2.304 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.410      ;
; 2.311 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.492     ; 1.628      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.671      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.406      ;
; 2.316 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.695      ;
; 2.323 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.416      ;
; 2.327 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.451     ; 1.685      ;
; 2.335 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.492     ; 1.652      ;
; 2.338 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.492     ; 1.655      ;
; 2.346 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.594      ;
; 2.355 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.603      ;
; 2.359 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.607      ;
; 2.363 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.611      ;
; 2.380 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.439     ; 1.750      ;
; 2.405 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.653      ;
; 2.412 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.767      ;
; 2.414 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.662      ;
; 2.422 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.670      ;
; 2.487 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.593      ;
; 2.494 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.600      ;
; 2.499 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.592      ;
; 2.513 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.619      ;
; 2.517 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.610      ;
; 2.525 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.618      ;
; 2.534 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.640      ;
; 2.540 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 1.646      ;
; 2.559 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.716     ; 1.652      ;
; 2.569 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.924      ;
; 2.615 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.970      ;
; 2.619 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.445     ; 1.983      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.017 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.431     ; 3.396      ;
; 12.054 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.468     ; 3.396      ;
; 12.084 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.693     ; 3.201      ;
; 12.095 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.509     ; 3.396      ;
; 12.095 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.509     ; 3.396      ;
; 12.186 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.600     ; 3.396      ;
; 12.254 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.668     ; 3.396      ;
; 12.278 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.692     ; 3.396      ;
; 12.278 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.692     ; 3.396      ;
; 12.279 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.693     ; 3.396      ;
; 14.526 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.342     ; 5.994      ;
; 14.681 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.497     ; 5.994      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                  ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.506     ; 4.214      ;
; 0.222 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.054      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.500 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.332      ; 3.823      ;
; 0.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.363      ; 3.825      ;
; 0.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.363      ; 3.825      ;
; 0.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.363      ; 3.825      ;
; 0.529 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.363      ; 3.825      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.567 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.400      ; 3.824      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.588 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.398      ; 3.801      ;
; 0.595 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.417      ; 3.813      ;
; 0.595 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.417      ; 3.813      ;
; 0.595 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.417      ; 3.813      ;
; 0.595 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.417      ; 3.813      ;
; 0.595 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.417      ; 3.813      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.616 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.457      ; 3.832      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.618 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.425      ; 3.798      ;
; 0.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.813      ;
; 0.626 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.813      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.808      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.808      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.808      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.495      ; 3.808      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.725 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.742 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.560      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.761 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.579      ; 3.809      ;
; 0.853 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.700      ; 3.838      ;
; 0.870 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.693      ; 3.814      ;
; 0.870 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.693      ; 3.814      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.514 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.111     ; 4.243      ;
; 95.514 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.110     ; 4.244      ;
; 96.074 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.223      ; 4.017      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.118     ; 3.801      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.118     ; 3.801      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.118     ; 3.801      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.082 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.117     ; 3.802      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.095 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.810      ;
; 96.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 3.801      ;
; 96.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 3.801      ;
; 96.244 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.044      ; 3.801      ;
; 96.352 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.166      ; 3.815      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.189 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.109      ; 3.540      ;
; 2.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.547      ;
; 2.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.547      ;
; 2.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.547      ;
; 2.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.547      ;
; 2.231 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.547      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.263 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 3.531      ;
; 2.264 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.548      ;
; 2.264 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.548      ;
; 2.264 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.548      ;
; 2.264 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.548      ;
; 2.264 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.548      ;
; 2.274 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.024      ; 3.540      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.276 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.563      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.308 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.016      ; 3.566      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.309 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.570      ;
; 2.311 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.987      ; 3.540      ;
; 2.311 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.987      ; 3.540      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.321 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.966      ; 3.529      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.325 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.963      ; 3.530      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.338 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 3.532      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.345 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.979      ; 3.566      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
; 2.357 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.945      ; 3.544      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                                ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.946 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.391      ; 3.549      ;
; 3.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.264      ; 3.533      ;
; 3.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.264      ; 3.533      ;
; 3.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.264      ; 3.533      ;
; 3.157 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.427      ; 3.705      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.241 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 3.533      ;
; 3.242 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 3.533      ;
; 3.242 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 3.533      ;
; 3.242 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 3.533      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.266 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.541      ;
; 3.853 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.064      ; 4.038      ;
; 3.854 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 4.038      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 93.544 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 44.37 MHz  ; 44.37 MHz       ; spi_sck                                                     ;                                                   ;
; 107.33 MHz ; 107.33 MHz      ; ad9866_clk                                                  ;                                                   ;
; 116.62 MHz ; 116.62 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 125.79 MHz ; 125.79 MHz      ; clk_10mhz                                                   ;                                                   ;
; 138.95 MHz ; 138.95 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 150.42 MHz ; 150.42 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 179.95 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 263.02 MHz ; 200.0 MHz       ; spi_slave:spi_slave_rx_inst|done                            ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.361     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.861     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.072     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.676     ; 0.000         ;
; ad9866_clk                                                  ; 3.703     ; 0.000         ;
; virt_ad9866_txclk                                           ; 7.944     ; 0.000         ;
; clk_10mhz                                                   ; 92.050    ; 0.000         ;
; spi_ce0                                                     ; 2494.443  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.879  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33326.136 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ad9866_clk                                                  ; 0.378  ; 0.000         ;
; clk_10mhz                                                   ; 0.402  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.402  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; spi_ce0                                                     ; 0.425  ; 0.000         ;
; spi_sck                                                     ; 0.452  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.612  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.166  ; 0.000         ;
; virt_ad9866_txclk                                           ; 11.313 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.612  ; 0.000            ;
; clk_10mhz ; 95.862 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.787 ; 0.000            ;
; clk_10mhz ; 2.606 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.325     ; 0.000         ;
; ad9866_clk                                                  ; 5.781     ; 0.000         ;
; spi_sck                                                     ; 31.477    ; 0.000         ;
; clk_10mhz                                                   ; 49.470    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.378  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.446  ; 0.000         ;
; spi_ce1                                                     ; 1249.453  ; 0.000         ;
; spi_ce0                                                     ; 1249.473  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.421  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.920 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.361 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.536      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.459 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.895      ; 5.438      ;
; 0.513 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.669      ;
; 0.513 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.669      ;
; 0.513 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.669      ;
; 0.513 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.180      ; 4.669      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.542 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.440      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.545 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.246      ; 4.703      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.550 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 2.980      ; 5.432      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.617 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.267      ; 4.652      ;
; 0.681 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 2.775      ; 4.086      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.741 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 3.126      ; 4.377      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
; 0.754 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.418      ; 4.666      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.861 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.853     ; 2.045      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.863     ; 2.012      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.863     ; 1.992      ;
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.699      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.700      ;
; 0.948 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.673      ;
; 0.952 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.677      ;
; 0.980 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.649      ;
; 0.986 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.635      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.620      ;
; 1.004 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.625      ;
; 1.007 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.622      ;
; 1.068 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.717      ;
; 1.082 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.703      ;
; 1.097 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.688      ;
; 1.109 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.863     ; 1.787      ;
; 1.127 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.777      ;
; 1.138 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.647      ;
; 1.147 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.638      ;
; 1.157 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.628      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.735      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.623      ;
; 1.168 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.701      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.845     ; 1.737      ;
; 1.183 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.714      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.683      ;
; 1.189 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.715      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.705      ;
; 1.205 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.890     ; 1.664      ;
; 1.208 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.413      ;
; 1.212 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.819     ; 1.728      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.852     ; 1.691      ;
; 1.217 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.404      ;
; 1.218 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.827     ; 1.714      ;
; 1.225 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.820     ; 1.714      ;
; 1.225 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.820     ; 1.714      ;
; 1.226 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.403      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.668      ;
; 1.237 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.660      ;
; 1.238 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.659      ;
; 1.241 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.663      ;
; 1.245 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.659      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.855     ; 1.657      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.650      ;
; 1.249 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.372      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.371      ;
; 1.251 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.138     ; 1.370      ;
; 1.256 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.827     ; 1.676      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.372      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.640      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.854     ; 1.646      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.819     ; 1.674      ;
; 1.267 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.630      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.628      ;
; 1.278 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.351      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.827     ; 1.653      ;
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.827     ; 1.648      ;
; 1.285 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.827     ; 1.647      ;
; 1.293 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.130     ; 1.336      ;
; 1.296 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.854     ; 1.609      ;
; 1.305 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.819     ; 1.635      ;
; 1.410 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.368      ;
; 1.429 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.349      ;
; 1.433 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.345      ;
; 1.442 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.336      ;
; 1.458 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.320      ;
; 1.465 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.313      ;
; 1.466 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.312      ;
; 1.480 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.305      ;
; 1.481 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 1.297      ;
; 1.540 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.862     ; 1.357      ;
; 1.603 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.795     ; 1.594      ;
; 1.645 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.795     ; 1.552      ;
; 1.649 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.805     ; 1.538      ;
; 1.658 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.795     ; 1.539      ;
; 1.682 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.795     ; 1.515      ;
; 1.684 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.795     ; 1.513      ;
; 1.685 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.805     ; 1.502      ;
; 1.996 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.008     ; 0.988      ;
; 2.264 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.725     ; 1.003      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.072 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.964      ;
; 1.117 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.966      ;
; 1.127 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.953      ;
; 1.157 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.272      ; 2.874      ;
; 1.201 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.272      ; 2.830      ;
; 1.272 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.764      ;
; 1.302 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.550     ; 2.140      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.776      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.724      ;
; 1.325 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.758      ;
; 1.325 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.758      ;
; 1.333 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.703      ;
; 1.336 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.700      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.774      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.693      ;
; 1.344 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.739      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.684      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.728      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.727      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.725      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.719      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.722      ;
; 1.367 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.713      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.712      ;
; 1.373 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.710      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.705      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.708      ;
; 1.376 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.707      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.700      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.656      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.698      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.728      ;
; 1.387 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.693      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.728      ;
; 1.393 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.687      ;
; 1.397 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.686      ;
; 1.401 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.682      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.712      ;
; 1.404 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.676      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.703      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.668      ;
; 1.416 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.667      ;
; 1.416 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.700      ;
; 1.418 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.662      ;
; 1.424 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.656      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.691      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.690      ;
; 1.426 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.690      ;
; 1.428 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.687      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.679     ; 1.650      ;
; 1.433 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.650      ;
; 1.444 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.639      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.425      ; 2.971      ;
; 1.447 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.425      ; 2.970      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.655      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.650      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.649      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.644     ; 1.638      ;
; 1.496 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.520     ; 1.976      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 1.914      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.523     ; 1.878      ;
; 1.620 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.571     ; 1.801      ;
; 1.625 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.571     ; 1.796      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.571     ; 1.786      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 1.822      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.817      ;
; 1.659 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.809      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.805      ;
; 1.664 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.804      ;
; 1.664 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.804      ;
; 1.664 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.371      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.793      ;
; 1.676 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.359      ;
; 1.681 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 1.784      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.340      ;
; 1.696 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.524     ; 1.772      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.723     ; 1.336      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.335      ;
; 1.710 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.676     ; 1.373      ;
; 1.712 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.491     ; 1.789      ;
; 1.716 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.744      ;
; 1.719 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.316      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.532     ; 1.735      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.310      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.724     ; 1.303      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.567     ; 1.692      ;
; 1.740 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.581     ; 1.671      ;
; 1.756 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.522     ; 1.714      ;
; 1.760 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.570     ; 1.662      ;
; 1.762 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.571     ; 1.659      ;
; 1.764 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.525     ; 1.703      ;
; 1.768 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.523     ; 1.701      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.522     ; 1.701      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.527     ; 1.696      ;
; 1.773 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.551     ; 1.668      ;
; 1.773 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 1.693      ;
; 1.782 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.568     ; 1.642      ;
; 1.792 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.529     ; 1.671      ;
; 1.794 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.568     ; 1.630      ;
; 1.798 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.522     ; 1.672      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.676 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.723      ; 7.540      ;
; 1.690 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.725      ; 7.527      ;
; 1.780 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.528      ; 7.234      ;
; 1.796 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.531      ; 7.221      ;
; 1.849 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.530      ; 6.996      ;
; 1.854 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.727      ; 7.366      ;
; 1.943 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.722      ; 7.271      ;
; 1.991 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.528      ; 7.022      ;
; 2.136 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.724      ; 7.079      ;
; 2.149 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.721      ; 7.064      ;
; 2.175 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.529      ; 6.839      ;
; 2.185 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.727      ; 7.036      ;
; 2.302 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.721      ; 6.910      ;
; 6.126 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.530      ; 7.719      ;
; 6.268 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.528      ; 7.745      ;
; 6.419 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.529      ; 7.595      ;
; 6.462 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.727      ; 7.759      ;
; 6.546 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.721      ; 7.666      ;
; 7.276 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.826      ; 7.043      ;
; 7.285 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.828      ; 7.035      ;
; 7.334 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.824      ; 6.982      ;
; 7.722 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.830      ; 6.601      ;
; 7.729 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.634      ; 6.391      ;
; 7.755 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.631      ; 6.362      ;
; 7.873 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.825      ; 6.444      ;
; 6.556 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.724      ; 7.659      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 3.703 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.749      ;
; 3.742 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.708      ;
; 3.765 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.685      ;
; 3.777 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.673      ;
; 3.792 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.660      ;
; 3.796 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.654      ;
; 3.813 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.639      ;
; 3.827 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.673      ;
; 3.834 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.618      ;
; 3.872 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.578      ;
; 3.875 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.575      ;
; 3.891 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.559      ;
; 3.896 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.554      ;
; 3.897 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.555      ;
; 3.902 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.550      ;
; 3.906 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.544      ;
; 3.908 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.542      ;
; 3.917 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.533      ;
; 3.923 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.529      ;
; 3.927 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.523      ;
; 3.929 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.521      ;
; 3.938 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.512      ;
; 3.982 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.468      ;
; 3.988 ; ad9866_adio[0]                                            ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.133      ; 2.030      ;
; 3.995 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.457      ;
; 4.001 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.449      ;
; 4.003 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.447      ;
; 4.007 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.445      ;
; 4.011 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.489      ;
; 4.022 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.428      ;
; 4.025 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.425      ;
; 4.028 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.424      ;
; 4.030 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.470      ;
; 4.031 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.421      ;
; 4.032 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.468      ;
; 4.034 ; ad9866_adio[1]                                            ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.179      ; 2.030      ;
; 4.046 ; ad9866_adio[5]                                            ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.490      ; 2.329      ;
; 4.046 ; ad9866_adio[6]                                            ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.490      ; 2.329      ;
; 4.047 ; ad9866_adio[8]                                            ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 2.329      ;
; 4.047 ; ad9866_adio[7]                                            ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 2.329      ;
; 4.051 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.401      ;
; 4.053 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.397      ;
; 4.057 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.393      ;
; 4.060 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.390      ;
; 4.064 ; ad9866_adio[2]                                            ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.209      ; 2.030      ;
; 4.068 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.433      ; 9.407      ;
; 4.069 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.381      ;
; 4.078 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.372      ;
; 4.078 ; ad9866_adio[10]                                           ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.223      ; 2.030      ;
; 4.084 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.368      ;
; 4.085 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.365      ;
; 4.088 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.362      ;
; 4.088 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.362      ;
; 4.090 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.360      ;
; 4.093 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.359      ;
; 4.097 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.353      ;
; 4.099 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.351      ;
; 4.107 ; ad9866_adio[3]                                            ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.252      ; 2.030      ;
; 4.107 ; ad9866_adio[4]                                            ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.252      ; 2.030      ;
; 4.109 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.341      ;
; 4.110 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.390      ;
; 4.115 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.335      ;
; 4.124 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.326      ;
; 4.124 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.328      ;
; 4.138 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.362      ;
; 4.139 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.313      ;
; 4.140 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.312      ;
; 4.157 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.465      ; 9.350      ;
; 4.159 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.291      ;
; 4.161 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.291      ;
; 4.164 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.286      ;
; 4.172 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.328      ;
; 4.177 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.275      ;
; 4.178 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.433      ; 9.297      ;
; 4.182 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.270      ;
; 4.183 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.267      ;
; 4.186 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.266      ;
; 4.189 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.263      ;
; 4.193 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.307      ;
; 4.193 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.257      ;
; 4.199 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.433      ; 9.276      ;
; 4.204 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.246      ;
; 4.205 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.245      ;
; 4.214 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.286      ;
; 4.218 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.282      ;
; 4.219 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.231      ;
; 4.232 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.220      ;
; 4.233 ; ad9866_adio[9]                                            ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.378      ; 2.030      ;
; 4.235 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.265      ;
; 4.240 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.210      ;
; 4.250 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.202      ;
; 4.251 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.465      ; 9.256      ;
; 4.253 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.458      ; 9.247      ;
; 4.266 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.184      ;
; 4.271 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.181      ;
; 4.272 ; ad9866_adio[11]                                           ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.417      ; 2.030      ;
; 4.279 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[1] ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.687     ; 8.076      ;
; 4.287 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.165      ;
; 4.308 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.410      ; 9.144      ;
; 4.308 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.408      ; 9.142      ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 7.944  ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.300     ; 5.336      ;
; 8.084  ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.160     ; 5.336      ;
; 10.075 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.482     ; 3.023      ;
; 10.076 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.481     ; 3.023      ;
; 10.076 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.481     ; 3.023      ;
; 10.104 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.453     ; 3.023      ;
; 10.164 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.393     ; 3.023      ;
; 10.240 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.482     ; 2.858      ;
; 10.247 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.310     ; 3.023      ;
; 10.247 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.310     ; 3.023      ;
; 10.287 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.270     ; 3.023      ;
; 10.320 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.237     ; 3.023      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 92.050 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.056      ; 7.881      ;
; 92.237 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.056      ; 7.694      ;
; 92.282 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.056      ; 7.649      ;
; 92.345 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.278     ; 7.252      ;
; 92.372 ; counter[22]                                        ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 7.444      ;
; 92.525 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.239      ; 7.589      ;
; 92.532 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.278     ; 7.065      ;
; 92.577 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.278     ; 7.020      ;
; 92.667 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.393     ; 6.815      ;
; 92.757 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.239      ; 7.357      ;
; 92.829 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 6.960      ;
; 93.061 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 6.728      ;
; 93.281 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 6.535      ;
; 93.576 ; ad9866:ad9866_inst|sen_n~_Duplicate_1              ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.393     ; 5.906      ;
; 93.943 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.237      ; 6.169      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.088 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.635      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.448      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.320 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.279     ; 5.403      ;
; 94.389 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.397      ;
; 94.390 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.396      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.410 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.394     ; 5.198      ;
; 94.565 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.221      ;
; 94.580 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 5.207      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.588 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.343      ;
; 94.701 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.085      ;
; 94.701 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 5.081      ;
; 94.749 ; counter[0]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 5.042      ;
; 94.768 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 5.018      ;
; 94.776 ; counter[22]                                        ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.395     ; 4.704      ;
; 94.820 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.111      ;
+--------+----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 5.564      ;
; 2494.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 5.512      ;
; 2494.891 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 5.002      ;
; 2494.943 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 4.950      ;
; 2495.178 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 4.829      ;
; 2495.181 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 4.826      ;
; 2495.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 4.801      ;
; 2495.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 4.734      ;
; 2495.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 4.682      ;
; 2495.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 4.411      ;
; 2495.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 4.267      ;
; 2495.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 4.264      ;
; 2495.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 4.239      ;
; 2495.741 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 4.817      ;
; 2495.797 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 4.761      ;
; 2495.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.568      ; 4.811      ;
; 2495.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.579      ; 4.818      ;
; 2495.874 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 4.122      ;
; 2495.892 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.633      ; 4.800      ;
; 2495.914 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.579      ; 4.724      ;
; 2496.044 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.129     ; 3.849      ;
; 2496.076 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.179      ; 4.162      ;
; 2496.138 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 3.858      ;
; 2496.151 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 4.407      ;
; 2496.162 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 3.871      ;
; 2496.215 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 3.811      ;
; 2496.232 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.001      ; 3.828      ;
; 2496.248 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.999      ;
; 2496.251 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.996      ;
; 2496.276 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.971      ;
; 2496.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.568      ; 4.321      ;
; 2496.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.560      ;
; 2496.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.656      ; 4.387      ;
; 2496.348 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.574      ; 4.285      ;
; 2496.349 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.675      ; 4.385      ;
; 2496.367 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.337      ; 4.029      ;
; 2496.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.633      ; 4.320      ;
; 2496.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.865      ;
; 2496.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.343      ; 3.983      ;
; 2496.421 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.675      ; 4.313      ;
; 2496.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.574      ; 4.208      ;
; 2496.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.232      ; 3.858      ;
; 2496.434 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.813      ;
; 2496.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.316      ; 3.925      ;
; 2496.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.343      ; 3.906      ;
; 2496.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.316      ; 3.848      ;
; 2496.541 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.706      ;
; 2496.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 4.005      ;
; 2496.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.568      ; 4.049      ;
; 2496.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.296      ;
; 2496.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.568      ; 4.041      ;
; 2496.593 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.654      ;
; 2496.609 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 3.387      ;
; 2496.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.521      ; 3.949      ;
; 2496.632 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.579      ; 4.006      ;
; 2496.644 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.071     ; 3.307      ;
; 2496.661 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.920      ; 4.318      ;
; 2496.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.581      ;
; 2496.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.633      ; 4.006      ;
; 2496.688 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.579      ; 3.950      ;
; 2496.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.071     ; 3.255      ;
; 2496.697 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.257      ; 3.619      ;
; 2496.708 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.521      ; 3.872      ;
; 2496.723 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.004      ; 4.340      ;
; 2496.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.920      ; 4.241      ;
; 2496.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.309      ; 3.589      ;
; 2496.784 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.656      ; 3.931      ;
; 2496.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 1.004      ; 4.263      ;
; 2496.855 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.675      ; 3.879      ;
; 2496.856 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.309      ; 3.512      ;
; 2496.883 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 3.675      ;
; 2496.913 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.870      ; 4.016      ;
; 2496.925 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.756      ; 3.890      ;
; 2496.944 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.214      ; 3.292      ;
; 2496.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.579      ; 3.687      ;
; 2496.999 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.870      ; 3.930      ;
; 2497.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.756      ; 3.813      ;
; 2497.013 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.904      ; 3.950      ;
; 2497.029 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.326      ; 3.356      ;
; 2497.042 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.656      ; 3.673      ;
; 2497.057 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 2.825      ;
; 2497.080 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.943      ; 3.922      ;
; 2497.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.633      ; 3.597      ;
; 2497.095 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.391      ; 3.355      ;
; 2497.102 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.145      ;
; 2497.107 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.140      ;
; 2497.135 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.970      ; 3.894      ;
; 2497.138 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.675      ; 3.596      ;
; 2497.139 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.656      ; 3.576      ;
; 2497.145 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.225      ; 3.102      ;
; 2497.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.433      ; 3.305      ;
; 2497.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.820      ; 3.677      ;
; 2497.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.820      ; 3.672      ;
; 2497.208 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.214      ; 3.028      ;
; 2497.212 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.970      ; 3.817      ;
; 2497.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.209      ; 3.052      ;
; 2497.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.820      ; 3.663      ;
; 2497.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 2.738      ;
; 2497.242 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.499      ; 3.316      ;
; 2497.269 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.870      ; 3.660      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2599.879 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 4.061      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2600.419 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.522      ;
; 2602.629 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 1.311      ;
; 2602.629 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 1.311      ;
; 2602.911 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.228     ; 1.029      ;
; 5202.512 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.751      ;
; 5202.512 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.751      ;
; 5202.512 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.751      ;
; 5202.512 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.751      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.552 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.712      ;
; 5202.604 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.659      ;
; 5202.604 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.659      ;
; 5202.604 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.659      ;
; 5202.604 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.659      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.644 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.620      ;
; 5202.692 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.571      ;
; 5202.692 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.571      ;
; 5202.692 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.571      ;
; 5202.692 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.571      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.732 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.532      ;
; 5202.758 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.505      ;
; 5202.758 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.505      ;
; 5202.758 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.505      ;
; 5202.758 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.505      ;
; 5202.763 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.500      ;
; 5202.763 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.500      ;
; 5202.763 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.500      ;
; 5202.763 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.500      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.787 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.477      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.803 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.461      ;
; 5202.820 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.447      ;
; 5202.852 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.411      ;
; 5202.852 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.411      ;
; 5202.852 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.411      ;
; 5202.852 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.411      ;
; 5202.871 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.396      ;
; 5202.882 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.385      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.892 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.372      ;
; 5202.933 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.334      ;
; 5202.971 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.296      ;
; 5203.033 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 5.234      ;
; 5203.056 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.212      ;
; 5203.098 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.170      ;
; 5203.114 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.154      ;
; 5203.115 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.153      ;
; 5203.134 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.129      ;
; 5203.134 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.129      ;
; 5203.134 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.129      ;
; 5203.134 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.129      ;
; 5203.156 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.112      ;
; 5203.157 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.067     ; 5.111      ;
; 5203.158 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.105      ;
; 5203.158 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.105      ;
; 5203.158 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.105      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.136 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.125      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.165 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.099      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.221 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 7.040      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.250 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.014      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.434 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.827      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.463 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.801      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.587 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.674      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.613 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 6.650      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.616 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.648      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.642 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.069     ; 6.624      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.718 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.074     ; 6.543      ;
; 33326.747 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 6.517      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.378 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[48]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[48]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.508      ; 1.081      ;
; 0.384 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[49]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[49]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.505      ; 1.084      ;
; 0.384 ; transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|y5[50]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.329      ; 0.908      ;
; 0.397 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[50]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.508      ; 1.100      ;
; 0.403 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.079      ;
; 0.410 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[47]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[47]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.505      ; 1.110      ;
; 0.411 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[24]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[24]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.087      ;
; 0.414 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.724      ;
; 0.418 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.094      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.429 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[16]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[16]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.105      ;
; 0.437 ; transmitter:transmitter_inst|counter[0]                                                                                           ; transmitter:transmitter_inst|counter[0]                                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.684      ;
; 0.437 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[11]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.747      ;
; 0.437 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.747      ;
; 0.454 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                       ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.481      ; 1.130      ;
; 0.461 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.771      ;
; 0.462 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[8]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.115      ; 0.772      ;
; 0.470 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.471 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[50]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.231      ; 0.897      ;
; 0.474 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]                ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.718      ;
; 0.475 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.771      ;
; 0.483 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.779      ;
; 0.487 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~portb_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.339      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.736      ;
; 0.489 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[6] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[8]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[5] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[8]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[8]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[4]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[4]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[0]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[6] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[12] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[4] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[4]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.739      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.510 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.776      ;
; 0.514 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.780      ;
; 0.515 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.781      ;
; 0.599 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.865      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.949      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.000      ;
; 0.735 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.002      ;
; 0.741 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.007      ;
; 0.746 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.012      ;
; 0.764 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 1.010      ;
; 0.771 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.037      ;
; 0.833 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.099      ;
; 0.861 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.279      ; 1.335      ;
; 0.938 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.204      ;
; 0.945 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.211      ;
; 0.972 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.279      ; 1.446      ;
; 0.973 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.239      ;
; 1.001 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.267      ;
; 1.003 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.271      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.669      ;
; 0.465 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.731      ;
; 0.470 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.739      ;
; 0.486 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.752      ;
; 0.497 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.764      ;
; 0.517 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.783      ;
; 0.526 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.103      ;
; 0.530 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 1.106      ;
; 0.543 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.120      ;
; 0.556 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.133      ;
; 0.565 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.142      ;
; 0.579 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.846      ;
; 0.595 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.861      ;
; 0.621 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.888      ;
; 0.623 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.890      ;
; 0.664 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 0.930      ;
; 0.690 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.957      ;
; 0.722 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.989      ;
; 0.722 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.989      ;
; 0.727 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 0.994      ;
; 0.737 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.003      ;
; 0.746 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.013      ;
; 0.748 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.015      ;
; 0.749 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.016      ;
; 0.751 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.018      ;
; 0.756 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.333      ;
; 0.759 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.026      ;
; 0.760 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.026      ;
; 0.763 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.029      ;
; 0.793 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.060      ;
; 0.812 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.079      ;
; 0.821 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.399      ;
; 0.823 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.396      ;
; 0.826 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.404      ;
; 0.827 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.340      ; 1.397      ;
; 0.828 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.406      ;
; 0.831 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.406      ;
; 0.833 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.411      ;
; 0.840 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.418      ;
; 0.842 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.109      ;
; 0.842 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.109      ;
; 0.843 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.417      ;
; 0.845 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.419      ;
; 0.849 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.427      ;
; 0.852 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.429      ;
; 0.853 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.119      ;
; 0.857 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.431      ;
; 0.860 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.433      ;
; 0.860 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.435      ;
; 0.865 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.440      ;
; 0.866 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.444      ;
; 0.867 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 1.438      ;
; 0.867 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.442      ;
; 0.869 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 1.440      ;
; 0.874 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.342      ; 1.446      ;
; 0.881 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.454      ;
; 0.883 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.456      ;
; 0.883 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.340      ; 1.453      ;
; 0.886 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.463      ;
; 0.886 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.461      ;
; 0.887 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.340      ; 1.457      ;
; 0.889 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.467      ;
; 0.889 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.341      ; 1.460      ;
; 0.891 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.343      ; 1.464      ;
; 0.892 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.466      ;
; 0.896 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.345      ; 1.471      ;
; 0.917 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.183      ;
; 0.934 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.200      ;
; 0.937 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.204      ;
; 0.938 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.204      ;
; 0.940 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.206      ;
; 0.962 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.229      ;
; 0.965 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.071      ; 1.231      ;
; 0.982 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.249      ;
; 0.993 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.260      ;
; 0.995 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.347      ; 1.572      ;
; 0.995 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[7]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.073      ; 1.263      ;
; 0.998 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.348      ; 1.576      ;
; 1.002 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.344      ; 1.576      ;
; 1.007 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 1.591      ;
; 1.013 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.318     ; 0.920      ;
; 1.018 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.072      ; 1.285      ;
; 1.028 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.346      ; 1.604      ;
; 1.040 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.352      ; 1.622      ;
; 1.048 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.349      ; 1.627      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.429 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.079      ;
; 0.435 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.086      ;
; 0.441 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.091      ;
; 0.447 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.098      ;
; 0.450 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.100      ;
; 0.457 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.721      ;
; 0.457 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.108      ;
; 0.466 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.732      ;
; 0.476 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.124      ;
; 0.480 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.130      ;
; 0.484 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.132      ;
; 0.489 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.498 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.148      ;
; 0.668 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.934      ;
; 0.689 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.694 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.959      ;
; 0.695 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.701 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.965      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.720 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.368      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.725 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.989      ;
; 0.733 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.382      ;
; 0.734 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.382      ;
; 0.735 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.383      ;
; 0.736 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.385      ;
; 0.737 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.387      ;
; 0.752 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.401      ;
; 0.765 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.031      ;
; 0.777 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.426      ;
; 0.778 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.044      ;
; 0.781 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.047      ;
; 0.802 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.450      ;
; 0.841 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.108      ;
; 0.964 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.227      ;
; 0.965 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.228      ;
; 0.972 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.235      ;
; 0.974 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.237      ;
; 0.974 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.237      ;
; 0.991 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.257      ;
; 1.013 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.016 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.016 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.016 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.016 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.019 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.458 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.592 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.858      ;
; 0.607 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.873      ;
; 0.639 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.905      ;
; 0.676 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.942      ;
; 0.680 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.946      ;
; 0.700 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.707 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.715 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.720 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.744 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.011      ;
; 0.751 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.017      ;
; 0.787 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.053      ;
; 0.841 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.107      ;
; 0.874 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.139      ;
; 0.924 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.190      ;
; 0.928 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.195      ;
; 0.969 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.234      ;
; 0.982 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.248      ;
; 0.984 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.250      ;
; 1.019 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.024 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.293      ;
; 1.025 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.292      ;
; 1.028 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.034 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.303      ;
; 1.039 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.308      ;
; 1.039 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.308      ;
; 1.043 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.309      ;
; 1.044 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.310      ;
; 1.050 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.317      ;
; 1.052 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.318      ;
; 1.054 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.054 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.321      ;
; 1.099 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.365      ;
; 1.102 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.368      ;
; 1.123 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.392      ;
; 1.123 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.390      ;
; 1.124 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.129 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.137 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.139 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.408      ;
; 1.139 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.406      ;
; 1.145 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.414      ;
; 1.146 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.415      ;
; 1.150 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.417      ;
; 1.154 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.423      ;
; 1.156 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.424      ;
; 1.159 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.425      ;
; 1.161 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.430      ;
; 1.161 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.428      ;
; 1.161 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.428      ;
; 1.161 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.163 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.430      ;
; 1.165 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.431      ;
; 1.172 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.439      ;
; 1.174 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.440      ;
; 1.176 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.443      ;
; 1.176 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.443      ;
; 1.221 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.488      ;
; 1.243 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.512      ;
; 1.245 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.514      ;
; 1.251 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.517      ;
; 1.253 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.519      ;
; 1.259 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.525      ;
; 1.259 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.526      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.442 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.738      ;
; 0.448 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.744      ;
; 0.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.797      ; 1.493      ;
; 0.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.100      ; 0.779      ;
; 0.514 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.756      ;
; 0.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.747      ;
; 0.537 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.747      ;
; 0.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.051      ;
; 0.551 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.053      ;
; 0.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.055      ;
; 0.583 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.085      ;
; 0.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 0.918      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.103      ;
; 0.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.845      ;
; 0.612 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.272      ; 1.114      ;
; 0.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.137      ; 0.954      ;
; 0.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 1.195      ;
; 0.643 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.885      ;
; 0.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.100      ; 0.949      ;
; 0.656 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.100      ; 0.951      ;
; 0.658 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.868      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.877      ;
; 0.679 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.923      ;
; 0.679 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.923      ;
; 0.702 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.564      ; 1.496      ;
; 0.712 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.922      ;
; 0.712 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.933      ;
; 0.712 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.922      ;
; 0.717 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.368      ; 1.315      ;
; 0.719 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.961      ;
; 0.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.979      ;
; 0.752 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 0.962      ;
; 0.758 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.002      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.011      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.368      ; 1.367      ;
; 0.798 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.015      ; 1.008      ;
; 0.810 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.411      ; 1.451      ;
; 0.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.411      ; 1.458      ;
; 0.820 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.039      ; 1.089      ;
; 0.842 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.518      ;
; 0.843 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.418      ; 1.491      ;
; 0.863 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.106      ;
; 0.870 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.176      ; 2.276      ;
; 0.871 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.375      ; 1.441      ;
; 0.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.411      ; 1.514      ;
; 0.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.120      ;
; 0.885 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.410      ; 1.490      ;
; 0.885 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.410      ; 1.490      ;
; 0.895 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.418      ; 1.543      ;
; 0.896 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 1.495      ;
; 0.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 1.195      ;
; 0.912 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.156      ;
; 0.912 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.135      ; 2.277      ;
; 0.913 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.785      ; 1.928      ;
; 0.917 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.632      ; 1.779      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 1.215      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.366      ; 1.488      ;
; 0.928 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.663      ; 1.821      ;
; 0.929 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 1.150      ;
; 0.929 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.893      ; 2.052      ;
; 0.931 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.389      ; 1.515      ;
; 0.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.389      ; 1.526      ;
; 0.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 1.167      ;
; 0.956 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.017     ; 1.134      ;
; 0.964 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.099      ; 2.293      ;
; 0.967 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.687      ; 1.884      ;
; 0.977 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.663      ; 1.870      ;
; 0.981 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.893      ; 2.104      ;
; 0.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.070      ; 1.260      ;
; 1.010 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.070      ; 1.275      ;
; 1.014 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.070      ; 1.279      ;
; 1.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.696      ;
; 1.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 1.466      ;
; 1.039 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.943      ; 2.212      ;
; 1.047 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.411      ; 1.688      ;
; 1.051 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.185      ; 1.466      ;
; 1.053 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.620      ; 1.903      ;
; 1.054 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.632      ; 1.916      ;
; 1.055 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.213      ; 1.498      ;
; 1.056 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.178      ; 1.464      ;
; 1.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.620      ; 1.908      ;
; 1.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.411      ; 1.702      ;
; 1.068 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.744      ;
; 1.078 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.552      ; 1.860      ;
; 1.079 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.896      ; 2.205      ;
; 1.081 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.446      ; 1.757      ;
; 1.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.489      ; 1.766      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.744      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.744      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.745      ;
; 0.454 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.746      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.747      ;
; 0.455 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.097      ; 0.747      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.717      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.717      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.493      ; 1.163      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.221      ; 0.891      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.739      ;
; 0.497 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.739      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.740      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.743      ;
; 0.499 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.741      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.500 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.743      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.746      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.747      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.747      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.748      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.749      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.758      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[38]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.607 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.294      ; 4.126      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.917      ;
; 0.612 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.919      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.715 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.909      ; 5.864      ;
; 0.909 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.908      ; 6.057      ;
; 1.059 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.912      ; 6.211      ;
; 1.072 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.911      ; 6.223      ;
; 1.073 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.706      ; 6.019      ;
; 1.079 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.908      ; 6.227      ;
; 1.099 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.709      ; 6.048      ;
; 1.429 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.906      ; 6.575      ;
; 1.663 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.009      ; 6.912      ;
; 1.791 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.015      ; 7.046      ;
; 1.862 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.810      ; 6.912      ;
; 2.013 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.809      ; 7.062      ;
; 2.036 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.811      ; 7.087      ;
; 5.895 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.009      ; 6.164      ;
; 5.919 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.015      ; 6.194      ;
; 6.093 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.810      ; 6.163      ;
; 6.141 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.809      ; 6.210      ;
; 6.163 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.811      ; 6.234      ;
; 5.893 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.012      ; 6.165      ;
; 6.370 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.009      ; 6.639      ;
; 6.378 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.014      ; 6.652      ;
; 6.388 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.011      ; 6.659      ;
; 6.572 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.011      ; 6.843      ;
; 6.666 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.015      ; 6.941      ;
; 6.767 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.812      ; 6.839      ;
; 6.783 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.809      ; 6.852      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.477     ; 0.914      ;
; 1.399 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.749     ; 0.875      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.398      ;
; 1.719 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.401      ;
; 1.730 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.554     ; 1.401      ;
; 1.735 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.417      ;
; 1.742 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.424      ;
; 1.744 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.554     ; 1.415      ;
; 1.773 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.455      ;
; 1.992 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.242      ;
; 2.021 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.166      ;
; 2.034 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.171      ;
; 2.038 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.175      ;
; 2.045 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.182      ;
; 2.050 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.187      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.192      ;
; 2.063 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.200      ;
; 2.073 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.210      ;
; 2.082 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.692     ; 1.219      ;
; 2.154 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.536     ; 1.447      ;
; 2.158 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.570     ; 1.417      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.462      ;
; 2.185 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.470      ;
; 2.185 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.470      ;
; 2.187 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.437      ;
; 2.189 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.439      ;
; 2.189 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.439      ;
; 2.191 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.570     ; 1.450      ;
; 2.192 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.536     ; 1.485      ;
; 2.193 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.451      ;
; 2.194 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.452      ;
; 2.200 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.450      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.578     ; 1.453      ;
; 2.203 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.461      ;
; 2.204 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.199      ;
; 2.205 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.463      ;
; 2.212 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.545     ; 1.496      ;
; 2.213 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.537     ; 1.505      ;
; 2.215 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.465      ;
; 2.220 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.545     ; 1.504      ;
; 2.225 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.483      ;
; 2.232 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.227      ;
; 2.233 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.536     ; 1.526      ;
; 2.237 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.537     ; 1.529      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.500      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.227      ;
; 2.246 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.606     ; 1.469      ;
; 2.247 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.505      ;
; 2.248 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.243      ;
; 2.254 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.504      ;
; 2.259 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.561     ; 1.527      ;
; 2.262 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.249      ;
; 2.262 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.249      ;
; 2.265 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.578     ; 1.516      ;
; 2.267 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.606     ; 1.490      ;
; 2.270 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.606     ; 1.493      ;
; 2.276 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.271      ;
; 2.280 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.267      ;
; 2.290 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.277      ;
; 2.290 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.435      ;
; 2.298 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.443      ;
; 2.300 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.445      ;
; 2.304 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.449      ;
; 2.325 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.571     ; 1.583      ;
; 2.345 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.490      ;
; 2.348 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.580     ; 1.597      ;
; 2.352 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.497      ;
; 2.358 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.684     ; 1.503      ;
; 2.437 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.432      ;
; 2.444 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.439      ;
; 2.446 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.433      ;
; 2.462 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.449      ;
; 2.463 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.458      ;
; 2.470 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.457      ;
; 2.479 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.474      ;
; 2.482 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.580     ; 1.731      ;
; 2.490 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.834     ; 1.485      ;
; 2.505 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.842     ; 1.492      ;
; 2.515 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.580     ; 1.764      ;
; 2.528 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.570     ; 1.787      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 11.313 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.134     ; 2.989      ;
; 11.345 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.166     ; 2.989      ;
; 11.373 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.370     ; 2.813      ;
; 11.384 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.205     ; 2.989      ;
; 11.384 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.205     ; 2.989      ;
; 11.463 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.284     ; 2.989      ;
; 11.521 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.342     ; 2.989      ;
; 11.548 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.369     ; 2.989      ;
; 11.548 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.369     ; 2.989      ;
; 11.549 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.370     ; 2.989      ;
; 13.418 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.061     ; 5.167      ;
; 13.552 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.195     ; 5.167      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.612 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 5.000        ; -0.365     ; 3.880      ;
; 0.657 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.167      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.785 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.295      ; 3.502      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.325      ; 3.503      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.325      ; 3.503      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.325      ; 3.503      ;
; 0.814 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.325      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 0.847 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.358      ; 3.503      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.000 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.486      ; 3.478      ;
; 1.019 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.512      ; 3.485      ;
; 1.019 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.512      ; 3.485      ;
; 1.019 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.512      ; 3.485      ;
; 1.019 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.512      ; 3.485      ;
; 1.019 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.512      ; 3.485      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.033 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.546      ; 3.505      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.034 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.518      ; 3.476      ;
; 1.042 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.536      ; 3.486      ;
; 1.042 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.536      ; 3.486      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.572      ; 3.485      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.572      ; 3.485      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.572      ; 3.485      ;
; 1.079 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.572      ; 3.485      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.129 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.623      ; 3.486      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.136 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.635      ; 3.491      ;
; 1.144 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.638      ; 3.486      ;
; 1.144 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.638      ; 3.486      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.906      ;
; 95.862 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.106     ; 3.907      ;
; 96.397 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.219      ; 3.697      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.107     ; 3.479      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.089     ; 3.488      ;
; 96.586 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.063      ; 3.479      ;
; 96.586 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.063      ; 3.479      ;
; 96.586 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.063      ; 3.479      ;
; 96.688 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.174      ; 3.488      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                    ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.787 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.159      ; 3.171      ;
; 1.809 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.174      ;
; 1.809 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.174      ;
; 1.809 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.174      ;
; 1.809 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.174      ;
; 1.809 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.140      ; 3.174      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.174      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.174      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.174      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.174      ;
; 1.838 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.111      ; 3.174      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.852 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.189      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.863 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.074      ; 3.162      ;
; 1.865 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 3.171      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.087      ; 3.197      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.885 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.083      ; 3.193      ;
; 1.903 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.043      ; 3.171      ;
; 1.903 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.043      ; 3.171      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.906 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.160      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.915 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.161      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.919 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.163      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.923 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.045      ; 3.193      ;
; 1.930 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.043      ; 3.198      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.057 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.888      ; 3.170      ;
; 2.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 3.171      ;
; 2.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 3.171      ;
; 2.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 3.171      ;
; 2.080 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.866      ; 3.171      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.606 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.375      ; 3.176      ;
; 2.709 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.260      ; 3.164      ;
; 2.709 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.260      ; 3.164      ;
; 2.709 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.260      ; 3.164      ;
; 2.813 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.400      ; 3.321      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.901 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.164      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 2.924 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.054      ; 3.173      ;
; 3.481 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.048      ; 3.637      ;
; 3.482 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.047      ; 3.637      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 94.435 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.561     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.684     ; 0.000         ;
; ad9866_clk                                                  ; 2.768     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.795     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.477     ; 0.000         ;
; virt_ad9866_txclk                                           ; 10.634    ; 0.000         ;
; clk_10mhz                                                   ; 96.223    ; 0.000         ;
; spi_ce0                                                     ; 2497.422  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2602.227  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33330.039 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; ad9866_clk                                                  ; 0.135 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.158 ; 0.000         ;
; spi_sck                                                     ; 0.168 ; 0.000         ;
; spi_ce0                                                     ; 0.172 ; 0.000         ;
; clk_10mhz                                                   ; 0.186 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.188 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.275 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.325 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.036 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.124  ; 0.000            ;
; clk_10mhz ; 97.944 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.456 ; 0.000            ;
; clk_10mhz ; 1.279 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.745     ; 0.000         ;
; ad9866_clk                                                  ; 5.472     ; 0.000         ;
; spi_sck                                                     ; 30.984    ; 0.000         ;
; clk_10mhz                                                   ; 49.223    ; 0.000         ;
; spi_ce0                                                     ; 1249.027  ; 0.000         ;
; spi_ce1                                                     ; 1249.254  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.656  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.684  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.670  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.203 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.561 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.156      ; 2.572      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.341      ; 2.723      ;
; 0.735 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.456      ; 2.708      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.405      ; 2.651      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.405      ; 2.651      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.405      ; 2.651      ;
; 0.741 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.405      ; 2.651      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.745 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.423      ; 2.665      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.755 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.485      ; 2.717      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.781 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.435      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.828 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.482      ; 2.641      ;
; 0.830 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.499      ; 2.656      ;
; 0.832 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.351      ; 2.506      ;
; 0.832 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.351      ; 2.506      ;
; 0.832 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.351      ; 2.506      ;
; 0.832 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.351      ; 2.506      ;
; 0.832 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.351      ; 2.506      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.846 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.372      ; 2.513      ;
; 0.851 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.362      ; 2.498      ;
; 0.851 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.362      ; 2.498      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.321 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.334      ; 1.990      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.347 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.421      ; 2.061      ;
; 1.397 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.487      ; 2.077      ;
; 1.397 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.487      ; 2.077      ;
; 1.397 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.487      ; 2.077      ;
; 1.397 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.487      ; 2.077      ;
; 1.397 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.487      ; 2.077      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.409 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.495      ; 2.073      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
; 1.446 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.496      ; 2.027      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.191     ; 0.987      ;
; 2.710 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.203     ; 0.949      ;
; 2.712 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.203     ; 0.947      ;
; 2.752 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.797      ;
; 2.765 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.790      ;
; 2.773 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.776      ;
; 2.776 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.779      ;
; 2.780 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.769      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.772      ;
; 2.789 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.760      ;
; 2.793 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.203     ; 0.866      ;
; 2.796 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.759      ;
; 2.800 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.755      ;
; 2.802 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.802      ;
; 2.803 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.801      ;
; 2.811 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.793      ;
; 2.812 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.856      ;
; 2.820 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.237     ; 0.805      ;
; 2.823 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.237     ; 0.802      ;
; 2.832 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.772      ;
; 2.834 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.770      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.237     ; 0.789      ;
; 2.837 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.767      ;
; 2.840 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.764      ;
; 2.852 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.182     ; 0.828      ;
; 2.854 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.809      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.802      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.171     ; 0.828      ;
; 2.863 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.187     ; 0.812      ;
; 2.865 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.803      ;
; 2.871 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.815      ;
; 2.872 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.796      ;
; 2.873 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.170     ; 0.819      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.171     ; 0.816      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.810      ;
; 2.877 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.786      ;
; 2.878 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.671      ;
; 2.883 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.785      ;
; 2.884 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.665      ;
; 2.884 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.784      ;
; 2.887 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.776      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.775      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.779      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.774      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.773      ;
; 2.893 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.770      ;
; 2.893 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.662      ;
; 2.894 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.194     ; 0.774      ;
; 2.895 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.791      ;
; 2.895 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.654      ;
; 2.897 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.170     ; 0.795      ;
; 2.897 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.652      ;
; 2.898 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.788      ;
; 2.898 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.193     ; 0.771      ;
; 2.899 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.787      ;
; 2.907 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.648      ;
; 2.907 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.313     ; 0.642      ;
; 2.917 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.638      ;
; 2.917 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.193     ; 0.752      ;
; 2.918 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.170     ; 0.774      ;
; 2.933 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.307     ; 0.622      ;
; 2.965 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.634      ;
; 2.973 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.626      ;
; 2.973 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.626      ;
; 2.983 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.616      ;
; 2.984 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.615      ;
; 2.989 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.610      ;
; 2.991 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.608      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.263     ; 0.607      ;
; 3.001 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.258     ; 0.603      ;
; 3.006 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.199     ; 0.657      ;
; 3.054 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.195     ; 0.728      ;
; 3.067 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.203     ; 0.707      ;
; 3.074 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.195     ; 0.708      ;
; 3.075 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.203     ; 0.699      ;
; 3.076 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.195     ; 0.706      ;
; 3.086 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.195     ; 0.696      ;
; 3.088 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.195     ; 0.694      ;
; 3.257 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.271     ; 0.449      ;
; 3.363 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.176     ; 0.438      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.768 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.451      ; 1.641      ;
; 2.768 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.451      ; 1.641      ;
; 2.769 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.452      ; 1.641      ;
; 2.769 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.452      ; 1.641      ;
; 2.800 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.297      ; 1.455      ;
; 2.850 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.347      ; 1.455      ;
; 2.857 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.354      ; 1.455      ;
; 2.866 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.363      ; 1.455      ;
; 2.888 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.385      ; 1.455      ;
; 2.888 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.385      ; 1.455      ;
; 2.901 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.398      ; 1.455      ;
; 2.933 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.430      ; 1.455      ;
; 7.004 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.537      ;
; 7.017 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.524      ;
; 7.021 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.520      ;
; 7.079 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.462      ;
; 7.080 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.461      ;
; 7.080 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.461      ;
; 7.080 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.461      ;
; 7.081 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.460      ;
; 7.091 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.450      ;
; 7.093 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.448      ;
; 7.094 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.447      ;
; 7.094 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.024      ; 0.447      ;
; 8.387 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.809      ;
; 8.451 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.745      ;
; 8.473 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.723      ;
; 8.516 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.680      ;
; 8.530 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.677      ;
; 8.538 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.658      ;
; 8.541 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.666      ;
; 8.546 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.650      ;
; 8.550 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.646      ;
; 8.553 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.643      ;
; 8.555 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.694      ;
; 8.602 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.594      ;
; 8.604 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.592      ;
; 8.610 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.586      ;
; 8.612 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.584      ;
; 8.613 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.604      ;
; 8.614 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.582      ;
; 8.617 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.579      ;
; 8.619 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.630      ;
; 8.622 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.627      ;
; 8.624 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.572      ;
; 8.627 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.569      ;
; 8.632 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.564      ;
; 8.636 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.560      ;
; 8.638 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.558      ;
; 8.639 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.557      ;
; 8.649 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.547      ;
; 8.667 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.529      ;
; 8.668 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.528      ;
; 8.670 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.579      ;
; 8.675 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.521      ;
; 8.675 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.574      ;
; 8.679 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.517      ;
; 8.681 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.526      ;
; 8.682 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.514      ;
; 8.689 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.518      ;
; 8.692 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.515      ;
; 8.693 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.514      ;
; 8.696 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.511      ;
; 8.700 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.507      ;
; 8.702 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.494      ;
; 8.704 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.503      ;
; 8.706 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.543      ;
; 8.707 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.500      ;
; 8.713 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[41]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.483      ;
; 8.714 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.535      ;
; 8.718 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.531      ;
; 8.721 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.528      ;
; 8.724 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.472      ;
; 8.728 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.521      ;
; 8.732 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.464      ;
; 8.743 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.464      ;
; 8.754 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.442      ;
; 8.755 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.441      ;
; 8.759 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.458      ;
; 8.763 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.433      ;
; 8.763 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.433      ;
; 8.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.453      ;
; 8.767 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.429      ;
; 8.767 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.429      ;
; 8.770 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.426      ;
; 8.770 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.479      ;
; 8.771 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.425      ;
; 8.772 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.445      ;
; 8.773 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.476      ;
; 8.775 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.421      ;
; 8.776 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.441      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.471      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.418      ;
; 8.778 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[40]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.169      ; 4.418      ;
; 8.779 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.190      ; 4.438      ;
; 8.780 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[1]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.328     ; 3.919      ;
; 8.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.180      ; 4.426      ;
; 8.781 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.468      ;
; 8.782 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.222      ; 4.467      ;
; 8.784 ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:G|Raccum[1]         ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.328     ; 3.915      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.795 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.910      ;
; 2.809 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.369      ; 1.422      ;
; 2.818 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.921      ;
; 2.829 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.369      ; 1.402      ;
; 2.830 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.909      ;
; 2.871 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.082     ; 1.024      ;
; 2.874 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.831      ;
; 2.895 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.810      ;
; 2.896 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.809      ;
; 2.898 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.807      ;
; 2.902 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.837      ;
; 2.903 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.802      ;
; 2.904 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.801      ;
; 2.907 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.832      ;
; 2.907 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.832      ;
; 2.910 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.829      ;
; 2.910 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.829      ;
; 2.912 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.834      ;
; 2.912 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.827      ;
; 2.921 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.784      ;
; 2.924 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.815      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.814      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.814      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.813      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.813      ;
; 2.927 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.812      ;
; 2.929 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.817      ;
; 2.929 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.810      ;
; 2.930 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.809      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.808      ;
; 2.932 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.807      ;
; 2.936 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.809      ;
; 2.937 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.802      ;
; 2.938 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.801      ;
; 2.939 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.800      ;
; 2.939 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.800      ;
; 2.939 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.807      ;
; 2.940 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.805      ;
; 2.940 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.799      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.803      ;
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.795      ;
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.801      ;
; 2.946 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.800      ;
; 2.946 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.793      ;
; 2.948 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.797      ;
; 2.949 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.790      ;
; 2.954 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.785      ;
; 2.955 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.784      ;
; 2.957 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.782      ;
; 2.957 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.788      ;
; 2.959 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.787      ;
; 2.962 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.777      ;
; 2.963 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 1.434      ;
; 2.965 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.420      ; 1.432      ;
; 2.965 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.774      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.777      ;
; 2.969 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.939      ;
; 2.970 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.116     ; 0.776      ;
; 2.970 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.117     ; 0.775      ;
; 3.035 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.870      ;
; 3.038 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 0.832      ;
; 3.040 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.864      ;
; 3.043 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 0.827      ;
; 3.052 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 0.818      ;
; 3.057 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.847      ;
; 3.058 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.846      ;
; 3.070 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.634      ;
; 3.073 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.831      ;
; 3.074 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.831      ;
; 3.077 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.627      ;
; 3.079 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.079     ; 0.819      ;
; 3.079 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.625      ;
; 3.082 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.822      ;
; 3.084 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.620      ;
; 3.085 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.619      ;
; 3.086 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.818      ;
; 3.087 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.157     ; 0.618      ;
; 3.087 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.817      ;
; 3.088 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.616      ;
; 3.089 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.079     ; 0.809      ;
; 3.092 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.158     ; 0.612      ;
; 3.094 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.107     ; 0.776      ;
; 3.095 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.809      ;
; 3.095 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.066     ; 0.816      ;
; 3.096 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.114     ; 0.767      ;
; 3.103 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.801      ;
; 3.104 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.106     ; 0.767      ;
; 3.108 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.103     ; 0.766      ;
; 3.108 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.084     ; 0.785      ;
; 3.109 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.123     ; 0.630      ;
; 3.114 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.079     ; 0.784      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.786      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.786      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.786      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.103     ; 0.752      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.783      ;
; 3.126 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.073     ; 0.778      ;
; 3.126 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.079     ; 0.772      ;
; 3.126 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.072     ; 0.779      ;
; 3.136 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.108     ; 0.733      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.477 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.351      ; 3.537      ;
; 3.562 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.349      ; 3.546      ;
; 3.583 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.350      ; 3.525      ;
; 3.649 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.446      ; 3.563      ;
; 3.656 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.440      ; 3.549      ;
; 3.796 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.442      ; 3.411      ;
; 3.798 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.440      ; 3.407      ;
; 3.804 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.445      ; 3.406      ;
; 3.967 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.352      ; 3.143      ;
; 3.986 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.349      ; 3.121      ;
; 3.993 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.446      ; 3.218      ;
; 4.030 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.441      ; 3.176      ;
; 3.656 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.443      ; 3.553      ;
; 8.702 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.496      ; 3.559      ;
; 8.710 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.499      ; 3.554      ;
; 8.717 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.500      ; 3.548      ;
; 8.724 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.351      ; 3.290      ;
; 8.726 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.406      ; 3.438      ;
; 8.753 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.403      ; 3.408      ;
; 8.795 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.495      ; 3.465      ;
; 8.810 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.349      ; 3.298      ;
; 8.848 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.350      ; 3.260      ;
; 8.875 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.494      ; 3.384      ;
; 8.878 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.497      ; 3.385      ;
; 8.896 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.446      ; 3.316      ;
; 8.921 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.440      ; 3.284      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 10.634 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.137     ; 3.809      ;
; 10.710 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.061     ; 3.809      ;
; 12.455 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.237     ; 1.888      ;
; 12.456 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.236     ; 1.888      ;
; 12.456 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.236     ; 1.888      ;
; 12.479 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.213     ; 1.888      ;
; 12.517 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.175     ; 1.888      ;
; 12.551 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.141     ; 1.888      ;
; 12.551 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.141     ; 1.888      ;
; 12.579 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.113     ; 1.888      ;
; 12.599 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.093     ; 1.888      ;
; 12.609 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.237     ; 1.734      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                     ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.223 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.032      ; 3.748      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.032      ; 3.697      ;
; 96.307 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.174     ; 3.458      ;
; 96.347 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.032      ; 3.624      ;
; 96.348 ; counter[22]                                         ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 3.547      ;
; 96.358 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.174     ; 3.407      ;
; 96.431 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.174     ; 3.334      ;
; 96.432 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.250     ; 3.257      ;
; 96.480 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.154      ; 3.613      ;
; 96.569 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.154      ; 3.524      ;
; 96.569 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.047     ; 3.323      ;
; 96.658 ; ad9866:ad9866_inst|dut1_pc[2]                       ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.047     ; 3.234      ;
; 96.796 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 3.099      ;
; 96.880 ; ad9866:ad9866_inst|sen_n~_Duplicate_1               ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.250     ; 2.809      ;
; 97.110 ; ad9866:ad9866_inst|dut2_state.1                     ; ad9866:ad9866_inst|sen_n               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.155      ; 2.984      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.213 ; ad9866:ad9866_inst|dut1_pc[4]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.601      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.264 ; ad9866:ad9866_inst|dut1_pc[3]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.550      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.337 ; ad9866:ad9866_inst|dut1_pc[5]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.173     ; 2.477      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.338 ; counter[22]                                         ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.249     ; 2.400      ;
; 97.358 ; ad9866:ad9866_inst|dut2_state.1                     ; ad9866:ad9866_inst|dut2_data[15]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.046     ; 2.535      ;
; 97.405 ; counter[1]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.491      ;
; 97.414 ; reset_handler:reset_handler_inst|reset_counter[15]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.474      ;
; 97.415 ; counter[0]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.481      ;
; 97.418 ; reset_handler:reset_handler_inst|reset_counter[12]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.470      ;
; 97.469 ; counter[3]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.427      ;
; 97.483 ; counter[2]                                          ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.413      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[14]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[0]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[1]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[2]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[3]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[8]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[10]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[9]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[13]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[12]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[11]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[7]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[6]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[5]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.485 ; ad9866:ad9866_inst|dut1_pc[1]                       ; ad9866:ad9866_inst|dut2_data[4]        ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.466      ;
; 97.498 ; counter[22]                                         ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.252     ; 2.189      ;
; 97.499 ; reset_handler:reset_handler_inst|reset_counter[14]  ; reset_handler:reset_handler_inst|reset ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.051     ; 2.389      ;
; 97.527 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; counter[23]                            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.065     ; 2.347      ;
+--------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                           ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                    ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.578      ;
; 2497.453 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.547      ;
; 2497.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.381      ;
; 2497.609 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.350      ;
; 2497.770 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.230      ;
; 2497.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.226      ;
; 2497.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.201      ;
; 2497.876 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 2.396      ;
; 2497.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 2.378      ;
; 2497.926 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.033      ;
; 2497.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.029      ;
; 2497.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 2.389      ;
; 2497.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 2.397      ;
; 2497.954 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 2.046      ;
; 2497.955 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.004      ;
; 2497.961 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 2.366      ;
; 2497.981 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 2.162      ;
; 2497.982 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.328      ; 2.375      ;
; 2498.012 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 2.131      ;
; 2498.033 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.074      ; 2.070      ;
; 2498.046 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.035     ; 1.948      ;
; 2498.064 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 1.925      ;
; 2498.088 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.019     ; 1.922      ;
; 2498.091 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.006     ; 1.910      ;
; 2498.105 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 2.167      ;
; 2498.110 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 1.849      ;
; 2498.157 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 2.162      ;
; 2498.189 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.170      ; 2.010      ;
; 2498.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.328      ; 2.161      ;
; 2498.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 1.939      ;
; 2498.208 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.006     ; 1.793      ;
; 2498.212 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.349      ; 2.166      ;
; 2498.233 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 2.152      ;
; 2498.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 2.150      ;
; 2498.247 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.713      ;
; 2498.280 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 1.992      ;
; 2498.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.302      ; 2.050      ;
; 2498.301 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.302      ; 2.030      ;
; 2498.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.175      ; 1.898      ;
; 2498.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 2.005      ;
; 2498.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.159      ; 1.865      ;
; 2498.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.175      ; 1.878      ;
; 2498.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 1.993      ;
; 2498.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.814      ;
; 2498.332 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.115      ; 1.812      ;
; 2498.333 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.810      ;
; 2498.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 1.993      ;
; 2498.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.159      ; 1.845      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.786      ;
; 2498.358 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.785      ;
; 2498.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.596      ;
; 2498.388 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.755      ;
; 2498.389 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.328      ; 1.968      ;
; 2498.397 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 1.930      ;
; 2498.409 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.268      ; 1.888      ;
; 2498.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.349      ; 1.953      ;
; 2498.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.268      ; 1.868      ;
; 2498.434 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.709      ;
; 2498.434 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.006     ; 1.567      ;
; 2498.457 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.492      ; 2.064      ;
; 2498.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.684      ;
; 2498.464 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 1.808      ;
; 2498.469 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.491      ;
; 2498.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.492      ; 2.044      ;
; 2498.483 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 1.902      ;
; 2498.489 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.154      ; 1.694      ;
; 2498.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.460      ;
; 2498.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.454      ; 1.982      ;
; 2498.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.542      ; 2.068      ;
; 2498.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 1.820      ;
; 2498.509 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.154      ; 1.674      ;
; 2498.513 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.630      ;
; 2498.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.162      ; 1.672      ;
; 2498.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.542      ; 2.048      ;
; 2498.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.454      ; 1.952      ;
; 2498.556 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.476      ; 1.949      ;
; 2498.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.200      ; 1.671      ;
; 2498.569 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.088      ; 1.548      ;
; 2498.572 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.328      ; 1.785      ;
; 2498.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.349      ; 1.800      ;
; 2498.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.503      ; 1.943      ;
; 2498.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.047     ; 1.370      ;
; 2498.597 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.415      ; 1.847      ;
; 2498.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.356      ; 1.784      ;
; 2498.609 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.228      ; 1.648      ;
; 2498.615 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.349      ; 1.763      ;
; 2498.617 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a22~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.415      ; 1.827      ;
; 2498.618 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 1.654      ;
; 2498.628 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.426      ; 1.827      ;
; 2498.630 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.243      ; 1.642      ;
; 2498.637 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.426      ; 1.818      ;
; 2498.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.426      ; 1.813      ;
; 2498.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.137      ; 1.494      ;
; 2498.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.093      ; 1.457      ;
; 2498.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 1.650      ;
; 2498.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.463      ;
; 2498.682 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.476      ; 1.823      ;
; 2498.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.136      ; 1.459      ;
; 2498.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.298      ; 1.643      ;
; 2498.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.454      ; 1.787      ;
+----------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.227 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 1.850      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2602.468 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.075     ; 1.610      ;
; 2603.450 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 0.627      ;
; 2603.451 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 0.626      ;
; 2603.604 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.076     ; 0.473      ;
; 5205.624 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.660      ;
; 5205.624 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.660      ;
; 5205.624 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.660      ;
; 5205.624 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.660      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.640 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.644      ;
; 5205.647 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.637      ;
; 5205.647 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.637      ;
; 5205.647 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.637      ;
; 5205.647 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.637      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.663 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.621      ;
; 5205.699 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.585      ;
; 5205.699 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.585      ;
; 5205.699 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.585      ;
; 5205.699 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.585      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.715 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.569      ;
; 5205.733 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.551      ;
; 5205.733 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.551      ;
; 5205.733 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.551      ;
; 5205.733 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.551      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.749 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.535      ;
; 5205.760 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.524      ;
; 5205.760 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.524      ;
; 5205.760 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.524      ;
; 5205.760 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.524      ;
; 5205.770 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.033     ; 2.517      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.771 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.513      ;
; 5205.787 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.497      ;
; 5205.787 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.497      ;
; 5205.787 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.497      ;
; 5205.787 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.497      ;
; 5205.793 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.033     ; 2.494      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.803 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.481      ;
; 5205.827 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.033     ; 2.460      ;
; 5205.832 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.033     ; 2.455      ;
; 5205.850 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.033     ; 2.437      ;
; 5205.897 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.387      ;
; 5205.897 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.387      ;
; 5205.897 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.387      ;
; 5205.897 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.387      ;
; 5205.903 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.032     ; 2.385      ;
; 5205.908 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.032     ; 2.380      ;
; 5205.913 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.032     ; 2.375      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.913 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.371      ;
; 5205.917 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.367      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.039 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.242      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.060 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.224      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.084 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.197      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.105 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.179      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.161 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.120      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.182 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.102      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.193 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 3.088      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.214 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.070      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.259 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.025      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.280 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.033     ; 3.007      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.296 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.039     ; 2.985      ;
; 33330.317 ; iambic:iambic_inst|delay[12] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 2.967      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|y5[50]                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.174      ; 0.393      ;
; 0.160 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[48]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[48]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.240      ; 0.485      ;
; 0.167 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[49]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[49]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.238      ; 0.489      ;
; 0.168 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[50]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.240      ; 0.492      ;
; 0.175 ; transmitter:transmitter_inst|CicInterpM5:in2|q4[47]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[47]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.238      ; 0.497      ;
; 0.180 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.206      ; 0.490      ;
; 0.185 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[9]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.206      ; 0.495      ;
; 0.187 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~porta_address_reg0                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.206      ; 0.497      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.318      ;
; 0.190 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[50]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[50]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.387      ;
; 0.190 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[11]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.320      ;
; 0.195 ; transmitter:transmitter_inst|FirInterp8_1024:fi|caddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_23b1:auto_generated|ram_block1a0~porta_address_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.188      ; 0.487      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~portb_address_reg0                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.190      ; 0.490      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a6                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a8                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a0                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a7                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a2                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a11                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a1                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a4                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a3                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a5                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a9                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a10                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_177:rdptr_g1p|counter5a12                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.330      ;
; 0.202 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.021      ; 0.307      ;
; 0.202 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[8]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.332      ;
; 0.203 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.333      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe12a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe13a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[5] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[5]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[10] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.087      ; 0.376      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[2]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[10] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[10]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[11] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[11]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[0]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[0]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[1]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[5]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[9]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[8]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[8]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|ws_dgrp_reg[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[12]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[2]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][1]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][1]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe10a[12] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe11a[12]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[3]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[3]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[11]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[11]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe7a[6]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe8a[6]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|alt_synch_pipe_iql:rs_dgwp|dffpipe_7g9:dffpipe5|dffe9a[6]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]  ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.158 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.163 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.165 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.175 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.501      ;
; 0.180 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.180 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.504      ;
; 0.182 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.508      ;
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.517      ;
; 0.195 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.204 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.286 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.295 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.623      ;
; 0.299 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.630      ;
; 0.306 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.638      ;
; 0.316 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.640      ;
; 0.316 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.642      ;
; 0.317 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.641      ;
; 0.323 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.647      ;
; 0.332 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.657      ;
; 0.334 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.345 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.670      ;
; 0.373 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.429 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.440 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.557      ;
; 0.441 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[7]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.558      ;
; 0.442 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[3]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.559      ;
; 0.444 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.561      ;
; 0.444 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.561      ;
; 0.445 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.453 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.230      ; 0.482      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.042      ; 0.321      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_slave:spi_slave_rx_inst|treg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.317      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.319      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_slave:spi_slave_rx_inst|treg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.320      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[33]  ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[8]   ; spi_slave:spi_slave_rx_inst|rreg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rreg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rreg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.091      ; 0.386      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.319      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.317      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[27] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[19]  ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212 ; spi_slave:spi_slave_rx2_inst|rreg[45] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.321      ;
; 0.213 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.321      ;
; 0.214 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.320      ;
; 0.215 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.321      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[0]   ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[31] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[1]   ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[30] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[12] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
; 0.249 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.013      ; 2.366      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.314      ;
; 0.175 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[12]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.317      ;
; 0.182 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.420      ; 0.706      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.337      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.336      ;
; 0.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.320      ;
; 0.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.320      ;
; 0.231 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 0.401      ;
; 0.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.086      ; 0.416      ;
; 0.250 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.212      ; 0.546      ;
; 0.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.472      ;
; 0.258 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.472      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.371      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.475      ;
; 0.265 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.407      ;
; 0.266 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.408      ;
; 0.271 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[3] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.382      ;
; 0.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[6]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.486      ;
; 0.280 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.494      ;
; 0.285 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 0.499      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a12                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.402      ;
; 0.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.402      ;
; 0.292 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.383      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.390      ;
; 0.301 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.392      ;
; 0.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.298      ; 0.705      ;
; 0.306 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.417      ;
; 0.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.401      ;
; 0.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.404      ;
; 0.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.427      ;
; 0.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.440      ;
; 0.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a11      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.419      ;
; 0.334 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.446      ;
; 0.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.212      ; 0.634      ;
; 0.340 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.174      ; 0.618      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.634      ; 1.083      ;
; 0.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.174      ; 0.629      ;
; 0.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[2]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.446      ;
; 0.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.695      ;
; 0.364 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.696      ;
; 0.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.202      ; 0.671      ;
; 0.369 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.202      ; 0.675      ;
; 0.370 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.481      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.515      ;
; 0.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a5       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.516      ;
; 0.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.606      ; 1.084      ;
; 0.376 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.703      ;
; 0.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 0.692      ;
; 0.388 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.222      ; 0.694      ;
; 0.392 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a26~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.012     ; 0.484      ;
; 0.393 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a9       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.505      ;
; 0.395 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[7]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.702      ;
; 0.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.510      ;
; 0.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.202      ; 0.705      ;
; 0.399 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a2~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.582      ; 1.085      ;
; 0.405 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.495      ;
; 0.406 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.206      ; 0.716      ;
; 0.414 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[5]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.209      ; 0.707      ;
; 0.415 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[11]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.484      ; 1.003      ;
; 0.416 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.359      ; 0.879      ;
; 0.417 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.412      ; 0.933      ;
; 0.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.359      ; 0.881      ;
; 0.419 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|parity9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.019     ; 0.484      ;
; 0.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a4       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[1]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.510      ;
; 0.420 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.209      ; 0.713      ;
; 0.421 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[3]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.320      ; 0.845      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[12]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a14~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.484      ; 1.014      ;
; 0.433 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.356      ; 0.893      ;
; 0.440 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.512      ; 1.056      ;
; 0.456 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.788      ;
; 0.457 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.789      ;
; 0.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.329      ; 0.891      ;
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.644      ;
; 0.476 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.681      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[2]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a6~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.481      ; 1.062      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.290      ; 0.871      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[0]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.329      ; 0.913      ;
; 0.481 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[10]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.808      ;
; 0.482 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[4]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.276      ; 0.842      ;
; 0.483 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.599      ;
; 0.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[1]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a10~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.320      ; 0.908      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a1       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.817      ;
; 0.487 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a2       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|sub_parity10a[0]              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.248      ; 0.819      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a18~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.101      ; 0.693      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a6       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|a_graycounter_tkc:wrptr_g1p|counter8a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.608      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[9]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a30~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 0.676      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|wrptr_g[8]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_tln1:auto_generated|altsyncram_1271:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.084      ; 0.680      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.230 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.350      ;
; 0.234 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.354      ;
; 0.235 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.355      ;
; 0.252 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.372      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.316 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.442      ;
; 0.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.445      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.343 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.173      ; 0.600      ;
; 0.350 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.470      ;
; 0.398 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.173      ; 0.655      ;
; 0.410 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.530      ;
; 0.417 ; counter[23]~_Duplicate_1                           ; counter[23]~_Duplicate_1                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.537      ;
; 0.426 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.546      ;
; 0.435 ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; ad9866:ad9866_inst|sclk~_Duplicate_1               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.555      ;
; 0.439 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.038      ; 0.561      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.203 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.257 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.274 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.288 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.292 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.302 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.322 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.340 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.353 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.473      ;
; 0.370 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.489      ;
; 0.391 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.511      ;
; 0.401 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.522      ;
; 0.410 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.530      ;
; 0.428 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.548      ;
; 0.451 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.571      ;
; 0.454 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.583      ;
; 0.463 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.477 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.597      ;
; 0.511 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.634      ;
; 0.514 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.646      ;
; 0.524 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.649      ;
; 0.526 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.649      ;
; 0.529 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.652      ;
; 0.530 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.660      ;
; 0.560 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.681      ;
; 0.563 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.683      ;
; 0.573 ; iambic:iambic_inst|keyer_out           ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.693      ;
; 0.576 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.700      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.307      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.323      ;
; 0.206 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.328      ;
; 0.215 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.496      ;
; 0.218 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.499      ;
; 0.219 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.338      ;
; 0.220 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.339      ;
; 0.228 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.509      ;
; 0.229 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.510      ;
; 0.234 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.515      ;
; 0.253 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.372      ;
; 0.262 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.381      ;
; 0.270 ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                              ; tx_iq[20]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 0.400      ;
; 0.278 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[0]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10     ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.398      ;
; 0.296 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.415      ;
; 0.306 ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                              ; tx_gain[1]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.037      ; 0.457      ;
; 0.311 ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                              ; tx_gain[0]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.037      ; 0.462      ;
; 0.315 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.434      ;
; 0.315 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.434      ;
; 0.319 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[1]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.438      ;
; 0.321 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.440      ;
; 0.323 ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                               ; tx_iq[3]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.490      ;
; 0.325 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                              ; tx_iq[28]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.049      ; 0.488      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                               ; tx_iq[1]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.492      ;
; 0.328 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.447      ;
; 0.328 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.447      ;
; 0.328 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.447      ;
; 0.328 ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                              ; rx1_freq[21]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 0.458      ;
; 0.329 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.448      ;
; 0.330 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.449      ;
; 0.330 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.449      ;
; 0.330 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.449      ;
; 0.330 ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                              ; tx_iq[22]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 0.460      ;
; 0.330 ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                              ; tx_gain[2]                                                                                                                       ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.031      ; 0.475      ;
; 0.339 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.177      ; 0.620      ;
; 0.343 ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                               ; rx1_freq[1]~_Duplicate_2                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.051      ; 0.508      ;
; 0.346 ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                              ; tx_iq[25]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.049      ; 0.509      ;
; 0.347 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.466      ;
; 0.359 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.641      ;
; 0.364 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.646      ;
; 0.365 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.484      ;
; 0.367 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                              ; tx_iq[30]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.056      ; 0.537      ;
; 0.370 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                              ; rx1_freq[27]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.056      ; 0.540      ;
; 0.370 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; rx1_freq[26]~_Duplicate_2                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.056      ; 0.540      ;
; 0.370 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.489      ;
; 0.370 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.652      ;
; 0.370 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.175      ; 0.649      ;
; 0.371 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.648      ;
; 0.372 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.654      ;
; 0.372 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.175      ; 0.651      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                              ; tx_iq[31]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.056      ; 0.544      ;
; 0.375 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.176      ; 0.655      ;
; 0.375 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.657      ;
; 0.376 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.171      ; 0.651      ;
; 0.377 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.496      ;
; 0.377 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.659      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                              ; tx_iq[26]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.049      ; 0.541      ;
; 0.380 ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                              ; tx_iq[27]                                                                                                                        ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.049      ; 0.543      ;
; 0.380 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.662      ;
; 0.380 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.662      ;
; 0.381 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.176      ; 0.661      ;
; 0.383 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.175      ; 0.662      ;
; 0.384 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.175      ; 0.663      ;
; 0.387 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.664      ;
; 0.388 ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                               ; tx_iq[2]                                                                                                                         ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.554      ;
; 0.390 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.667      ;
; 0.391 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.510      ;
; 0.392 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4         ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.511      ;
; 0.392 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.176      ; 0.672      ;
; 0.393 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.675      ;
; 0.394 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.176      ; 0.674      ;
; 0.396 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.673      ;
; 0.396 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.171      ; 0.671      ;
; 0.396 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.171      ; 0.671      ;
; 0.396 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.171      ; 0.671      ;
; 0.397 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.176      ; 0.677      ;
; 0.397 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.674      ;
; 0.398 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.171      ; 0.673      ;
; 0.399 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.178      ; 0.681      ;
; 0.400 ; spi_slave:spi_slave_rx_inst|rdata[38]                                                                              ; cw_fpga                                                                                                                          ; spi_sck                          ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.040      ; 0.554      ;
; 0.400 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.173      ; 0.677      ;
; 0.401 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.520      ;
; 0.403 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.522      ;
; 0.404 ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6      ; rxFIFO:rx_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.035      ; 0.523      ;
+-------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.276 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.603      ; 2.984      ;
; 0.281 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.597      ; 2.983      ;
; 0.364 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.503      ; 2.972      ;
; 0.372 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.504      ; 2.981      ;
; 0.376 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.502      ; 2.983      ;
; 0.275 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.600      ; 2.980      ;
; 0.538 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.548      ; 3.191      ;
; 0.538 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.543      ; 3.186      ;
; 0.541 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.545      ; 3.191      ;
; 0.600 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.545      ; 3.250      ;
; 0.665 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.448      ; 3.218      ;
; 0.682 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.549      ; 3.336      ;
; 0.690 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.451      ; 3.246      ;
; 5.149 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.600      ; 2.874      ;
; 5.252 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.599      ; 2.976      ;
; 5.299 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.603      ; 3.027      ;
; 5.326 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.502      ; 2.953      ;
; 5.338 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.602      ; 3.065      ;
; 5.342 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.599      ; 3.066      ;
; 5.345 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.505      ; 2.975      ;
; 5.478 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.597      ; 3.200      ;
; 5.518 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.597      ; 3.240      ;
; 5.575 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.603      ; 3.303      ;
; 5.601 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.503      ; 3.229      ;
; 5.671 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.504      ; 3.300      ;
; 5.675 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.502      ; 3.302      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                  ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.325 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.051     ; 0.388      ;
; 0.410 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers             ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.143     ; 0.381      ;
; 0.562 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 0.607      ;
; 0.564 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 0.609      ;
; 0.568 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 0.613      ;
; 0.570 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.077     ; 0.607      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 0.618      ;
; 0.576 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.077     ; 0.613      ;
; 0.582 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.069     ; 0.627      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.567      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.525      ;
; 0.741 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.529      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.532      ;
; 0.747 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.535      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.536      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.536      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.543      ;
; 0.758 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.546      ;
; 0.760 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.119     ; 0.548      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.670      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.049     ; 0.652      ;
; 0.799 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.547      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.683      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.552      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.049     ; 0.666      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.681      ;
; 0.810 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.558      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.683      ;
; 0.812 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.684      ;
; 0.817 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.674      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.675      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.669      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.669      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.675      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.670      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.568      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.677      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.671      ;
; 0.822 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.563      ;
; 0.823 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.674      ;
; 0.823 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.564      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.028     ; 0.703      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.676      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.566      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.698      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.709      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.572      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.689      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.029     ; 0.711      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.046     ; 0.695      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.577      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.694      ;
; 0.838 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.710      ;
; 0.840 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.040     ; 0.707      ;
; 0.842 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.693      ;
; 0.845 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 0.696      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.093     ; 0.679      ;
; 0.871 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.665      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.668      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.093     ; 0.688      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.669      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.732      ;
; 0.880 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.674      ;
; 0.886 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.093     ; 0.700      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.684      ;
; 0.894 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.688      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.060     ; 0.743      ;
; 0.898 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.113     ; 0.692      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.659      ;
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.664      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.668      ;
; 0.921 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.662      ;
; 0.926 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.674      ;
; 0.931 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.672      ;
; 0.936 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.159     ; 0.684      ;
; 0.939 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.680      ;
; 0.951 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.166     ; 0.692      ;
; 0.958 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.060     ; 0.805      ;
; 0.970 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.060     ; 0.817      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]          ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.050     ; 0.852      ;
+-------+----------------------------------------+--------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.036  ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.037     ; 1.809      ;
; 9.055  ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.056     ; 1.809      ;
; 9.082  ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.083     ; 1.809      ;
; 9.082  ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.083     ; 1.809      ;
; 9.088  ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.175     ; 1.723      ;
; 9.115  ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.116     ; 1.809      ;
; 9.151  ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.152     ; 1.809      ;
; 9.174  ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.175     ; 1.809      ;
; 9.174  ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.175     ; 1.809      ;
; 9.174  ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.175     ; 1.809      ;
; 10.694 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.006     ; 3.498      ;
; 10.767 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.079     ; 3.498      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.124 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.087     ; 1.766      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.320 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.091      ; 1.748      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.328 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.098      ; 1.747      ;
; 2.329 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.756      ;
; 2.329 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.756      ;
; 2.329 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.756      ;
; 2.329 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.756      ;
; 2.329 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.756      ;
; 2.340 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.119      ; 1.756      ;
; 2.340 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.119      ; 1.756      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.341 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.129      ; 1.765      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.162      ; 1.752      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.162      ; 1.752      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.162      ; 1.752      ;
; 2.387 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.162      ; 1.752      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.402 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.178      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.404 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.180      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.416 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.192      ; 1.753      ;
; 2.418 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.213      ; 1.772      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.425 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.196      ; 1.748      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.434 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.203      ; 1.746      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.242      ; 1.771      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.448 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.239      ; 1.768      ;
; 2.451 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.221      ; 1.747      ;
; 2.451 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.221      ; 1.747      ;
+-------+-----------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                                 ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.944 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.932      ;
; 97.945 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.931      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.175 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.750      ;
; 98.176 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.749      ;
; 98.176 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.749      ;
; 98.176 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.062     ; 1.749      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.179 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.053     ; 1.755      ;
; 98.258 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.138      ; 1.819      ;
; 98.290 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.052      ; 1.749      ;
; 98.290 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.052      ; 1.749      ;
; 98.290 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.052      ; 1.749      ;
; 98.354 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.125      ; 1.758      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                   ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.456 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.600      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.629 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.861      ; 1.604      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.645 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.846      ; 1.605      ;
; 0.664 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.828      ; 1.606      ;
; 0.664 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.828      ; 1.606      ;
; 0.664 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.828      ; 1.606      ;
; 0.664 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.828      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.671 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.821      ; 1.606      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.678 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.812      ; 1.604      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[32] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[33] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 0.690 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|treg[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.804      ; 1.608      ;
; 1.078 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.404      ; 1.596      ;
; 1.078 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.404      ; 1.596      ;
; 1.078 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.404      ; 1.596      ;
; 1.078 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.404      ; 1.596      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                                 ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.279 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n~_Duplicate_1 ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.234      ; 1.597      ;
; 1.349 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[4]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.158      ; 1.591      ;
; 1.349 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[3]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.158      ; 1.591      ;
; 1.349 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[5]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.158      ; 1.591      ;
; 1.377 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sen_n              ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.236      ; 1.669      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[14]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[1]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[0]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[10]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[11]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[6]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[12]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[8]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[7]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[9]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut1_pc[2]         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.476 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[13]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.031      ; 1.591      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_state.1       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk~_Duplicate_1  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[1]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[3]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[2]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.493 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_bitcount[0]   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.597      ;
; 1.708 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|dut2_data[15]      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.020      ; 1.784      ;
; 1.709 ; reset_handler:reset_handler_inst|reset~_Duplicate_1 ; ad9866:ad9866_inst|sclk               ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.019      ; 1.784      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 8 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 99.667 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.089     ; 0.135 ; 0.131    ; 0.456   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.663  ; 0.158 ; N/A      ; N/A     ; 2603.354            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.828 ; 0.187 ; N/A      ; N/A     ; 16665.854           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.655     ; 0.275 ; N/A      ; N/A     ; 4.325               ;
;  ad9866_clk                                                  ; 2.715     ; 0.135 ; N/A      ; N/A     ; 5.472               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 91.691    ; 0.186 ; 95.514   ; 1.279   ; 49.223              ;
;  spi_ce0                                                     ; 2494.079  ; 0.172 ; N/A      ; N/A     ; 1249.027            ;
;  spi_ce1                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 1249.254            ;
;  spi_sck                                                     ; 0.089     ; 0.168 ; 0.131    ; 0.456   ; 30.984              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.848     ; 0.325 ; N/A      ; N/A     ; 1249.338            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.062     ; 0.188 ; N/A      ; N/A     ; 1249.387            ;
;  virt_ad9866_txclk                                           ; 6.748     ; 9.036 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 302242     ; 0          ; 12         ; 12         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 12         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 354        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 48         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 48         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_sck                                                     ; 0          ; 0          ; 48         ; 0          ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 80         ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; 308        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 302242     ; 0          ; 12         ; 12         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 12         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1657       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 354        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 48         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 48         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_sck                                                     ; 0          ; 0          ; 48         ; 0          ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 80         ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; 308        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 31         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat May 04 15:51:46 2019
Info: Command: quartus_sta radioberry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_tln1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_8g9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_7g9:dffpipe5|dffe6a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_8g9:dffpipe14|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(48): rx2_samples could not be matched with a port File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 48
Warning (332049): Ignored set_false_path at radioberry.sdc(48): Argument <to> is an empty collection File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 48
    Info (332050): set_false_path -to [get_ports {rx2_samples}] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 48
Warning (332174): Ignored filter at radioberry.sdc(49): pistrobe could not be matched with a port File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 49
Warning (332049): Ignored set_false_path at radioberry.sdc(49): Argument <to> is an empty collection File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 49
    Info (332050): set_false_path -to [get_ports {pistrobe}] File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 49
Warning (332174): Ignored filter at radioberry.sdc(96): txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332049): Ignored set_max_delay at radioberry.sdc(96): Argument <to> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx_inst|rdata[*]    -to txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332174): Ignored filter at radioberry.sdc(97): txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
Warning (332049): Ignored set_max_delay at radioberry.sdc(97): Argument <to> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
    Info (332050): set_max_delay -from spi_slave:spi_slave_rx_inst|rdata[*]    -to txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 97
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 spi_sck 
    Info (332119):     0.848               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.062               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.655               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.715               0.000 ad9866_clk 
    Info (332119):     6.748               0.000 virt_ad9866_txclk 
    Info (332119):    91.691               0.000 clk_10mhz 
    Info (332119):  2494.079               0.000 spi_ce0 
    Info (332119):  2599.663               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.828               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 ad9866_clk 
    Info (332119):     0.453               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.467               0.000 spi_ce0 
    Info (332119):     0.488               0.000 spi_sck 
    Info (332119):     0.660               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.113               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    12.017               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 spi_sck 
    Info (332119):    95.514               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.189               0.000 spi_sck 
    Info (332119):     2.946               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.429               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.739               0.000 ad9866_clk 
    Info (332119):    31.527               0.000 spi_sck 
    Info (332119):    49.549               0.000 clk_10mhz 
    Info (332119):  1249.338               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.387               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.488               0.000 spi_ce1 
    Info (332119):  1249.506               0.000 spi_ce0 
    Info (332119):  2603.354               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.854               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 93.544 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 spi_sck 
    Info (332119):     0.861               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.072               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.676               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     3.703               0.000 ad9866_clk 
    Info (332119):     7.944               0.000 virt_ad9866_txclk 
    Info (332119):    92.050               0.000 clk_10mhz 
    Info (332119):  2494.443               0.000 spi_ce0 
    Info (332119):  2599.879               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33326.136               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 ad9866_clk 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.402               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.425               0.000 spi_ce0 
    Info (332119):     0.452               0.000 spi_sck 
    Info (332119):     0.612               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.166               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    11.313               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.612               0.000 spi_sck 
    Info (332119):    95.862               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.787               0.000 spi_sck 
    Info (332119):     2.606               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.325               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.781               0.000 ad9866_clk 
    Info (332119):    31.477               0.000 spi_sck 
    Info (332119):    49.470               0.000 clk_10mhz 
    Info (332119):  1249.378               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.446               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.453               0.000 spi_ce1 
    Info (332119):  1249.473               0.000 spi_ce0 
    Info (332119):  2603.421               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.920               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 94.435 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.561               0.000 spi_sck 
    Info (332119):     2.684               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.768               0.000 ad9866_clk 
    Info (332119):     2.795               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.477               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):    10.634               0.000 virt_ad9866_txclk 
    Info (332119):    96.223               0.000 clk_10mhz 
    Info (332119):  2497.422               0.000 spi_ce0 
    Info (332119):  2602.227               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33330.039               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 ad9866_clk 
    Info (332119):     0.158               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.168               0.000 spi_sck 
    Info (332119):     0.172               0.000 spi_ce0 
    Info (332119):     0.186               0.000 clk_10mhz 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.275               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.325               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     9.036               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.124               0.000 spi_sck 
    Info (332119):    97.944               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 spi_sck 
    Info (332119):     1.279               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.745               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.472               0.000 ad9866_clk 
    Info (332119):    30.984               0.000 spi_sck 
    Info (332119):    49.223               0.000 clk_10mhz 
    Info (332119):  1249.027               0.000 spi_ce0 
    Info (332119):  1249.254               0.000 spi_ce1 
    Info (332119):  1249.656               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.684               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.670               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.203               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 8 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 99.667 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Sat May 04 15:51:57 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


