Here is a Verilog code for a one-bit wide, 2-to-1 multiplexer. When sel=0, choose a. When sel=1, choose b.
```
module top_module(
    input wire a,
    input wire b,
    input wire sel,
    output wire out);

    assign out = sel ? b : a;

endmodule
```