
webcam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009cdc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409cdc  00409cdc  00019cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20000000  00409ce4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000ce18  200009bc  0040a6a0  000209bc  2**2
                  ALLOC
  4 .stack        00003004  2000d7d4  004174b8  000209bc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001aa97  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000368b  00000000  00000000  0003b4d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000085a6  00000000  00000000  0003eb61  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ea8  00000000  00000000  00047107  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000dc8  00000000  00000000  00047faf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008d67  00000000  00000000  00048d77  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000113da  00000000  00000000  00051ade  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00050763  00000000  00000000  00062eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004a28  00000000  00000000  000b361c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 07 01 20 69 38 40 00 31 39 40 00 31 39 40 00     ... i8@.19@.19@.
  400010:	31 39 40 00 31 39 40 00 31 39 40 00 00 00 00 00     19@.19@.19@.....
	...
  40002c:	31 39 40 00 31 39 40 00 00 00 00 00 31 39 40 00     19@.19@.....19@.
  40003c:	31 39 40 00 31 39 40 00 31 39 40 00 31 39 40 00     19@.19@.19@.19@.
  40004c:	31 39 40 00 31 39 40 00 31 39 40 00 31 39 40 00     19@.19@.19@.19@.
  40005c:	00 00 00 00 31 39 40 00 31 39 40 00 00 00 00 00     ....19@.19@.....
  40006c:	b9 09 40 00 d1 09 40 00 00 00 00 00 c1 1d 40 00     ..@...@.......@.
  40007c:	31 39 40 00 00 00 00 00 00 00 00 00 31 39 40 00     19@.........19@.
  40008c:	31 39 40 00 31 39 40 00 31 39 40 00 29 07 40 00     19@.19@.19@.).@.
  40009c:	01 1c 40 00 31 39 40 00 31 39 40 00 00 00 00 00     ..@.19@.19@.....
	...
  4000b4:	31 39 40 00 31 39 40 00 31 39 40 00 31 39 40 00     19@.19@.19@.19@.
  4000c4:	31 39 40 00 31 39 40 00                             19@.19@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009bc 	.word	0x200009bc
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409ce4 	.word	0x00409ce4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00409ce4 	.word	0x00409ce4
  40012c:	200009c0 	.word	0x200009c0
  400130:	00409ce4 	.word	0x00409ce4
  400134:	00000000 	.word	0x00000000

00400138 <ssc_set_clock_divider>:
 * \retval SSC_RC_YES Success.
 * \retval SSC_RC_NO Invalid input value.
 */
uint32_t ssc_set_clock_divider(Ssc *p_ssc, uint32_t ul_bitrate,
		uint32_t ul_mck)
{
  400138:	b480      	push	{r7}
  40013a:	b085      	sub	sp, #20
  40013c:	af00      	add	r7, sp, #0
  40013e:	60f8      	str	r0, [r7, #12]
  400140:	60b9      	str	r1, [r7, #8]
  400142:	607a      	str	r2, [r7, #4]
	if (ul_mck && ul_bitrate) {
  400144:	687b      	ldr	r3, [r7, #4]
  400146:	2b00      	cmp	r3, #0
  400148:	d00f      	beq.n	40016a <ssc_set_clock_divider+0x32>
  40014a:	68bb      	ldr	r3, [r7, #8]
  40014c:	2b00      	cmp	r3, #0
  40014e:	d00c      	beq.n	40016a <ssc_set_clock_divider+0x32>
		p_ssc->SSC_CMR = SSC_CMR_DIV(((ul_mck + ul_bitrate) / ul_bitrate) >> 1);
  400150:	687a      	ldr	r2, [r7, #4]
  400152:	68bb      	ldr	r3, [r7, #8]
  400154:	441a      	add	r2, r3
  400156:	68bb      	ldr	r3, [r7, #8]
  400158:	fbb2 f3f3 	udiv	r3, r2, r3
  40015c:	085b      	lsrs	r3, r3, #1
  40015e:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400162:	68fb      	ldr	r3, [r7, #12]
  400164:	605a      	str	r2, [r3, #4]
		return SSC_RC_YES;
  400166:	2300      	movs	r3, #0
  400168:	e000      	b.n	40016c <ssc_set_clock_divider+0x34>
	} else {
		return SSC_RC_NO;
  40016a:	2301      	movs	r3, #1
	}
}
  40016c:	4618      	mov	r0, r3
  40016e:	3714      	adds	r7, #20
  400170:	46bd      	mov	sp, r7
  400172:	bc80      	pop	{r7}
  400174:	4770      	bx	lr
	...

00400178 <ssc_i2s_set_receiver>:
 * \param ul_ch_mode Channel mode, stereo or mono.
 * \param ul_datlen Data length for one channel.
 */
void ssc_i2s_set_receiver(Ssc *p_ssc, uint32_t ul_mode,
		uint32_t ul_cks, uint32_t ul_ch_mode, uint32_t ul_datlen)
{
  400178:	b580      	push	{r7, lr}
  40017a:	b092      	sub	sp, #72	; 0x48
  40017c:	af00      	add	r7, sp, #0
  40017e:	60f8      	str	r0, [r7, #12]
  400180:	60b9      	str	r1, [r7, #8]
  400182:	607a      	str	r2, [r7, #4]
  400184:	603b      	str	r3, [r7, #0]
	clock_opt_t rx_clk_option;
	data_frame_opt_t rx_data_frame_option;

	/* Initialize the local variable. */
	memset((uint8_t *)&rx_clk_option, 0, sizeof(clock_opt_t));
  400186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40018a:	221c      	movs	r2, #28
  40018c:	2100      	movs	r1, #0
  40018e:	4618      	mov	r0, r3
  400190:	4b36      	ldr	r3, [pc, #216]	; (40026c <ssc_i2s_set_receiver+0xf4>)
  400192:	4798      	blx	r3
	memset((uint8_t *)&rx_data_frame_option, 0, sizeof(data_frame_opt_t));
  400194:	f107 0310 	add.w	r3, r7, #16
  400198:	221c      	movs	r2, #28
  40019a:	2100      	movs	r1, #0
  40019c:	4618      	mov	r0, r3
  40019e:	4b33      	ldr	r3, [pc, #204]	; (40026c <ssc_i2s_set_receiver+0xf4>)
  4001a0:	4798      	blx	r3

	/* Data start: MonoLeft-Falling, MonoRight-Rising, Stero-Edge. */
	switch (ul_ch_mode) {
  4001a2:	683b      	ldr	r3, [r7, #0]
  4001a4:	2b02      	cmp	r3, #2
  4001a6:	d004      	beq.n	4001b2 <ssc_i2s_set_receiver+0x3a>
  4001a8:	2b03      	cmp	r3, #3
  4001aa:	d00a      	beq.n	4001c2 <ssc_i2s_set_receiver+0x4a>
  4001ac:	2b01      	cmp	r3, #1
  4001ae:	d004      	beq.n	4001ba <ssc_i2s_set_receiver+0x42>
  4001b0:	e00b      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_MONO_RIGHT:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_RISING;
  4001b2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  4001b6:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001b8:	e007      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_MONO_LEFT:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_FALLING;
  4001ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4001be:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001c0:	e003      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_STERO:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  4001c2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  4001c6:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001c8:	bf00      	nop
	}
	if (ul_mode & SSC_I2S_MASTER_IN) {
  4001ca:	68bb      	ldr	r3, [r7, #8]
  4001cc:	f003 0302 	and.w	r3, r3, #2
  4001d0:	2b00      	cmp	r3, #0
  4001d2:	d022      	beq.n	40021a <ssc_i2s_set_receiver+0xa2>
		/* Stereo has 2 data words, and mono has only one data word. */
		if (SSC_AUDIO_STERO == ul_ch_mode) {
  4001d4:	683b      	ldr	r3, [r7, #0]
  4001d6:	2b03      	cmp	r3, #3
  4001d8:	d102      	bne.n	4001e0 <ssc_i2s_set_receiver+0x68>
			rx_data_frame_option.ul_datnb = 1;
  4001da:	2301      	movs	r3, #1
  4001dc:	61bb      	str	r3, [r7, #24]
  4001de:	e001      	b.n	4001e4 <ssc_i2s_set_receiver+0x6c>
		} else {
			rx_data_frame_option.ul_datnb = 0;
  4001e0:	2300      	movs	r3, #0
  4001e2:	61bb      	str	r3, [r7, #24]
		}

		/* Configure RCMR Settings. */
		rx_clk_option.ul_cks = SSC_TCMR_CKS_MCK;
  4001e4:	2300      	movs	r3, #0
  4001e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		rx_clk_option.ul_cko = SSC_TCMR_CKO_CONTINUOUS;
  4001e8:	2304      	movs	r3, #4
  4001ea:	633b      	str	r3, [r7, #48]	; 0x30
		rx_clk_option.ul_cki = 0;
  4001ec:	2300      	movs	r3, #0
  4001ee:	637b      	str	r3, [r7, #52]	; 0x34
		rx_clk_option.ul_ckg = 0;
  4001f0:	2300      	movs	r3, #0
  4001f2:	63bb      	str	r3, [r7, #56]	; 0x38
		rx_clk_option.ul_sttdly = 1;
  4001f4:	2301      	movs	r3, #1
  4001f6:	643b      	str	r3, [r7, #64]	; 0x40
		rx_clk_option.ul_period = ul_datlen - 1;
  4001f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4001fa:	3b01      	subs	r3, #1
  4001fc:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Configure RFMR Settings. */
		rx_data_frame_option.ul_datlen = ul_datlen - 1;
  4001fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400200:	3b01      	subs	r3, #1
  400202:	613b      	str	r3, [r7, #16]
		rx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400204:	2380      	movs	r3, #128	; 0x80
  400206:	617b      	str	r3, [r7, #20]
		rx_data_frame_option.ul_fslen = ul_datlen - 1;
  400208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40020a:	3b01      	subs	r3, #1
  40020c:	61fb      	str	r3, [r7, #28]
		rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NEGATIVE;
  40020e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400212:	627b      	str	r3, [r7, #36]	; 0x24
		rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400214:	2300      	movs	r3, #0
  400216:	62bb      	str	r3, [r7, #40]	; 0x28
  400218:	e01b      	b.n	400252 <ssc_i2s_set_receiver+0xda>
	} else if (ul_mode & SSC_I2S_SLAVE_IN) {
  40021a:	68bb      	ldr	r3, [r7, #8]
  40021c:	f003 0308 	and.w	r3, r3, #8
  400220:	2b00      	cmp	r3, #0
  400222:	d016      	beq.n	400252 <ssc_i2s_set_receiver+0xda>
		/* Configure TCMR Settings. */
		rx_clk_option.ul_cks = ul_cks;
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	62fb      	str	r3, [r7, #44]	; 0x2c
		rx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400228:	2300      	movs	r3, #0
  40022a:	633b      	str	r3, [r7, #48]	; 0x30
		rx_clk_option.ul_cki = 0;
  40022c:	2300      	movs	r3, #0
  40022e:	637b      	str	r3, [r7, #52]	; 0x34
		rx_clk_option.ul_ckg = 0;
  400230:	2300      	movs	r3, #0
  400232:	63bb      	str	r3, [r7, #56]	; 0x38
		rx_clk_option.ul_sttdly = 1;
  400234:	2301      	movs	r3, #1
  400236:	643b      	str	r3, [r7, #64]	; 0x40
		rx_clk_option.ul_period = 0;
  400238:	2300      	movs	r3, #0
  40023a:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Configure TFMR Settings. */
		rx_data_frame_option.ul_datlen = ul_datlen - 1;
  40023c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40023e:	3b01      	subs	r3, #1
  400240:	613b      	str	r3, [r7, #16]
		rx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400242:	2380      	movs	r3, #128	; 0x80
  400244:	617b      	str	r3, [r7, #20]
		rx_data_frame_option.ul_fslen = 0;
  400246:	2300      	movs	r3, #0
  400248:	61fb      	str	r3, [r7, #28]
		rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40024a:	2300      	movs	r3, #0
  40024c:	627b      	str	r3, [r7, #36]	; 0x24
		rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40024e:	2300      	movs	r3, #0
  400250:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	/* Configure the SSC receiver. */
	ssc_set_receiver(p_ssc, &rx_clk_option, &rx_data_frame_option);
  400252:	f107 0210 	add.w	r2, r7, #16
  400256:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40025a:	4619      	mov	r1, r3
  40025c:	68f8      	ldr	r0, [r7, #12]
  40025e:	4b04      	ldr	r3, [pc, #16]	; (400270 <ssc_i2s_set_receiver+0xf8>)
  400260:	4798      	blx	r3
}
  400262:	bf00      	nop
  400264:	3748      	adds	r7, #72	; 0x48
  400266:	46bd      	mov	sp, r7
  400268:	bd80      	pop	{r7, pc}
  40026a:	bf00      	nop
  40026c:	00404139 	.word	0x00404139
  400270:	004002c5 	.word	0x004002c5

00400274 <ssc_reset>:
 * \brief Reset SSC module.
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
  400274:	b480      	push	{r7}
  400276:	b083      	sub	sp, #12
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	p_ssc->SSC_CR = SSC_CR_SWRST;
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400282:	601a      	str	r2, [r3, #0]
	p_ssc->SSC_CMR = 0;
  400284:	687b      	ldr	r3, [r7, #4]
  400286:	2200      	movs	r2, #0
  400288:	605a      	str	r2, [r3, #4]
	p_ssc->SSC_RCMR = 0;
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	2200      	movs	r2, #0
  40028e:	611a      	str	r2, [r3, #16]
	p_ssc->SSC_RFMR = 0;
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	2200      	movs	r2, #0
  400294:	615a      	str	r2, [r3, #20]
	p_ssc->SSC_TCMR = 0;
  400296:	687b      	ldr	r3, [r7, #4]
  400298:	2200      	movs	r2, #0
  40029a:	619a      	str	r2, [r3, #24]
	p_ssc->SSC_TFMR = 0;
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2200      	movs	r2, #0
  4002a0:	61da      	str	r2, [r3, #28]
}
  4002a2:	bf00      	nop
  4002a4:	370c      	adds	r7, #12
  4002a6:	46bd      	mov	sp, r7
  4002a8:	bc80      	pop	{r7}
  4002aa:	4770      	bx	lr

004002ac <ssc_enable_rx>:
 * \brief Enable SSC receiver.
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
  4002ac:	b480      	push	{r7}
  4002ae:	b083      	sub	sp, #12
  4002b0:	af00      	add	r7, sp, #0
  4002b2:	6078      	str	r0, [r7, #4]
	p_ssc->SSC_CR = SSC_CR_RXEN;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	2201      	movs	r2, #1
  4002b8:	601a      	str	r2, [r3, #0]
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  4002c4:	b480      	push	{r7}
  4002c6:	b085      	sub	sp, #20
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	60f8      	str	r0, [r7, #12]
  4002cc:	60b9      	str	r1, [r7, #8]
  4002ce:	607a      	str	r2, [r7, #4]
	if (p_rx_clk_opt == NULL) {
  4002d0:	68bb      	ldr	r3, [r7, #8]
  4002d2:	2b00      	cmp	r3, #0
  4002d4:	d103      	bne.n	4002de <ssc_set_receiver+0x1a>
		p_ssc->SSC_RCMR = 0;
  4002d6:	68fb      	ldr	r3, [r7, #12]
  4002d8:	2200      	movs	r2, #0
  4002da:	611a      	str	r2, [r3, #16]
  4002dc:	e01c      	b.n	400318 <ssc_set_receiver+0x54>
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4002de:	68fb      	ldr	r3, [r7, #12]
  4002e0:	691a      	ldr	r2, [r3, #16]
  4002e2:	68bb      	ldr	r3, [r7, #8]
  4002e4:	6819      	ldr	r1, [r3, #0]
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002e6:	68bb      	ldr	r3, [r7, #8]
  4002e8:	685b      	ldr	r3, [r3, #4]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4002ea:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002ec:	68bb      	ldr	r3, [r7, #8]
  4002ee:	689b      	ldr	r3, [r3, #8]
  4002f0:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_ckg |
  4002f2:	68bb      	ldr	r3, [r7, #8]
  4002f4:	68db      	ldr	r3, [r3, #12]
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002f6:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_start_sel |
  4002f8:	68bb      	ldr	r3, [r7, #8]
  4002fa:	699b      	ldr	r3, [r3, #24]
				p_rx_clk_opt->ul_ckg |
  4002fc:	4319      	orrs	r1, r3
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4002fe:	68bb      	ldr	r3, [r7, #8]
  400300:	691b      	ldr	r3, [r3, #16]
  400302:	061b      	lsls	r3, r3, #24
				p_rx_clk_opt->ul_start_sel |
  400304:	4319      	orrs	r1, r3
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  400306:	68bb      	ldr	r3, [r7, #8]
  400308:	695b      	ldr	r3, [r3, #20]
  40030a:	041b      	lsls	r3, r3, #16
  40030c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  400310:	430b      	orrs	r3, r1
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  400312:	431a      	orrs	r2, r3
  400314:	68fb      	ldr	r3, [r7, #12]
  400316:	611a      	str	r2, [r3, #16]
	}

	if (p_rx_data_frame == NULL) {
  400318:	687b      	ldr	r3, [r7, #4]
  40031a:	2b00      	cmp	r3, #0
  40031c:	d103      	bne.n	400326 <ssc_set_receiver+0x62>
		p_ssc->SSC_RFMR = 0;
  40031e:	68fb      	ldr	r3, [r7, #12]
  400320:	2200      	movs	r2, #0
  400322:	615a      	str	r2, [r3, #20]
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  400324:	e021      	b.n	40036a <ssc_set_receiver+0xa6>
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400326:	68fb      	ldr	r3, [r7, #12]
  400328:	695a      	ldr	r2, [r3, #20]
  40032a:	687b      	ldr	r3, [r7, #4]
  40032c:	681b      	ldr	r3, [r3, #0]
  40032e:	f003 011f 	and.w	r1, r3, #31
				p_rx_data_frame->ul_msbf |
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	685b      	ldr	r3, [r3, #4]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400336:	4319      	orrs	r1, r3
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	689b      	ldr	r3, [r3, #8]
  40033c:	021b      	lsls	r3, r3, #8
  40033e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
				p_rx_data_frame->ul_msbf |
  400342:	4319      	orrs	r1, r3
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	68db      	ldr	r3, [r3, #12]
  400348:	041b      	lsls	r3, r3, #16
  40034a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  40034e:	4319      	orrs	r1, r3
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  400350:	687b      	ldr	r3, [r7, #4]
  400352:	691b      	ldr	r3, [r3, #16]
  400354:	071b      	lsls	r3, r3, #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  400356:	4319      	orrs	r1, r3
				p_rx_data_frame->ul_fsos |
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	695b      	ldr	r3, [r3, #20]
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  40035c:	4319      	orrs	r1, r3
				p_rx_data_frame->ul_fsedge;
  40035e:	687b      	ldr	r3, [r7, #4]
  400360:	699b      	ldr	r3, [r3, #24]
				p_rx_data_frame->ul_fsos |
  400362:	430b      	orrs	r3, r1
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400364:	431a      	orrs	r2, r3
  400366:	68fb      	ldr	r3, [r7, #12]
  400368:	615a      	str	r2, [r3, #20]
}
  40036a:	bf00      	nop
  40036c:	3714      	adds	r7, #20
  40036e:	46bd      	mov	sp, r7
  400370:	bc80      	pop	{r7}
  400372:	4770      	bx	lr

00400374 <ssc_enable_interrupt>:
 *
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_enable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
  400374:	b480      	push	{r7}
  400376:	b083      	sub	sp, #12
  400378:	af00      	add	r7, sp, #0
  40037a:	6078      	str	r0, [r7, #4]
  40037c:	6039      	str	r1, [r7, #0]
	p_ssc->SSC_IER = ul_sources;
  40037e:	687b      	ldr	r3, [r7, #4]
  400380:	683a      	ldr	r2, [r7, #0]
  400382:	645a      	str	r2, [r3, #68]	; 0x44
}
  400384:	bf00      	nop
  400386:	370c      	adds	r7, #12
  400388:	46bd      	mov	sp, r7
  40038a:	bc80      	pop	{r7}
  40038c:	4770      	bx	lr

0040038e <ssc_get_status>:
 * \param p_ssc Pointer to an SSC instance.
 *
 * \return The SSC status value.
 */
uint32_t ssc_get_status(Ssc *p_ssc)
{
  40038e:	b480      	push	{r7}
  400390:	b083      	sub	sp, #12
  400392:	af00      	add	r7, sp, #0
  400394:	6078      	str	r0, [r7, #4]
	return p_ssc->SSC_SR;
  400396:	687b      	ldr	r3, [r7, #4]
  400398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
  40039a:	4618      	mov	r0, r3
  40039c:	370c      	adds	r7, #12
  40039e:	46bd      	mov	sp, r7
  4003a0:	bc80      	pop	{r7}
  4003a2:	4770      	bx	lr

004003a4 <ssc_read>:
 *
 * \retval SSC_RC_ERROR Time-out.
 * \retval SSC_RC_OK Success.
 */
uint32_t ssc_read(Ssc *p_ssc, uint32_t *ul_data)
{
  4003a4:	b480      	push	{r7}
  4003a6:	b085      	sub	sp, #20
  4003a8:	af00      	add	r7, sp, #0
  4003aa:	6078      	str	r0, [r7, #4]
  4003ac:	6039      	str	r1, [r7, #0]
	uint32_t ul_timeout = SSC_DEFAULT_TIMEOUT;
  4003ae:	f242 7310 	movw	r3, #10000	; 0x2710
  4003b2:	60fb      	str	r3, [r7, #12]

	while (!(p_ssc->SSC_SR & SSC_SR_RXRDY)) {
  4003b4:	e006      	b.n	4003c4 <ssc_read+0x20>
		if (!ul_timeout--) {
  4003b6:	68fb      	ldr	r3, [r7, #12]
  4003b8:	1e5a      	subs	r2, r3, #1
  4003ba:	60fa      	str	r2, [r7, #12]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d101      	bne.n	4003c4 <ssc_read+0x20>
			return SSC_RC_ERROR;
  4003c0:	2301      	movs	r3, #1
  4003c2:	e00a      	b.n	4003da <ssc_read+0x36>
	while (!(p_ssc->SSC_SR & SSC_SR_RXRDY)) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4003c8:	f003 0310 	and.w	r3, r3, #16
  4003cc:	2b00      	cmp	r3, #0
  4003ce:	d0f2      	beq.n	4003b6 <ssc_read+0x12>
		}
	}

	*ul_data = p_ssc->SSC_RHR;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	6a1a      	ldr	r2, [r3, #32]
  4003d4:	683b      	ldr	r3, [r7, #0]
  4003d6:	601a      	str	r2, [r3, #0]
	return SSC_RC_OK;
  4003d8:	2300      	movs	r3, #0
}
  4003da:	4618      	mov	r0, r3
  4003dc:	3714      	adds	r7, #20
  4003de:	46bd      	mov	sp, r7
  4003e0:	bc80      	pop	{r7}
  4003e2:	4770      	bx	lr

004003e4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b087      	sub	sp, #28
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	60f8      	str	r0, [r7, #12]
  4003ec:	60b9      	str	r1, [r7, #8]
  4003ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003f0:	68fa      	ldr	r2, [r7, #12]
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	019b      	lsls	r3, r3, #6
  4003f6:	4413      	add	r3, r2
  4003f8:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003fa:	697b      	ldr	r3, [r7, #20]
  4003fc:	2202      	movs	r2, #2
  4003fe:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400400:	697b      	ldr	r3, [r7, #20]
  400402:	f04f 32ff 	mov.w	r2, #4294967295
  400406:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400408:	697b      	ldr	r3, [r7, #20]
  40040a:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40040c:	697b      	ldr	r3, [r7, #20]
  40040e:	687a      	ldr	r2, [r7, #4]
  400410:	605a      	str	r2, [r3, #4]
}
  400412:	bf00      	nop
  400414:	371c      	adds	r7, #28
  400416:	46bd      	mov	sp, r7
  400418:	bc80      	pop	{r7}
  40041a:	4770      	bx	lr

0040041c <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40041c:	b480      	push	{r7}
  40041e:	b083      	sub	sp, #12
  400420:	af00      	add	r7, sp, #0
  400422:	6078      	str	r0, [r7, #4]
  400424:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400426:	687a      	ldr	r2, [r7, #4]
  400428:	683b      	ldr	r3, [r7, #0]
  40042a:	019b      	lsls	r3, r3, #6
  40042c:	4413      	add	r3, r2
  40042e:	2205      	movs	r2, #5
  400430:	601a      	str	r2, [r3, #0]
}
  400432:	bf00      	nop
  400434:	370c      	adds	r7, #12
  400436:	46bd      	mov	sp, r7
  400438:	bc80      	pop	{r7}
  40043a:	4770      	bx	lr

0040043c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40043c:	b480      	push	{r7}
  40043e:	b085      	sub	sp, #20
  400440:	af00      	add	r7, sp, #0
  400442:	60f8      	str	r0, [r7, #12]
  400444:	60b9      	str	r1, [r7, #8]
  400446:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400448:	68fa      	ldr	r2, [r7, #12]
  40044a:	68bb      	ldr	r3, [r7, #8]
  40044c:	019b      	lsls	r3, r3, #6
  40044e:	4413      	add	r3, r2
  400450:	331c      	adds	r3, #28
  400452:	687a      	ldr	r2, [r7, #4]
  400454:	601a      	str	r2, [r3, #0]
}
  400456:	bf00      	nop
  400458:	3714      	adds	r7, #20
  40045a:	46bd      	mov	sp, r7
  40045c:	bc80      	pop	{r7}
  40045e:	4770      	bx	lr

00400460 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400460:	b480      	push	{r7}
  400462:	b087      	sub	sp, #28
  400464:	af00      	add	r7, sp, #0
  400466:	60f8      	str	r0, [r7, #12]
  400468:	60b9      	str	r1, [r7, #8]
  40046a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40046c:	68fa      	ldr	r2, [r7, #12]
  40046e:	68bb      	ldr	r3, [r7, #8]
  400470:	019b      	lsls	r3, r3, #6
  400472:	4413      	add	r3, r2
  400474:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400476:	697b      	ldr	r3, [r7, #20]
  400478:	687a      	ldr	r2, [r7, #4]
  40047a:	625a      	str	r2, [r3, #36]	; 0x24
}
  40047c:	bf00      	nop
  40047e:	371c      	adds	r7, #28
  400480:	46bd      	mov	sp, r7
  400482:	bc80      	pop	{r7}
  400484:	4770      	bx	lr

00400486 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400486:	b480      	push	{r7}
  400488:	b085      	sub	sp, #20
  40048a:	af00      	add	r7, sp, #0
  40048c:	6078      	str	r0, [r7, #4]
  40048e:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400490:	687a      	ldr	r2, [r7, #4]
  400492:	683b      	ldr	r3, [r7, #0]
  400494:	019b      	lsls	r3, r3, #6
  400496:	4413      	add	r3, r2
  400498:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40049a:	68fb      	ldr	r3, [r7, #12]
  40049c:	6a1b      	ldr	r3, [r3, #32]
}
  40049e:	4618      	mov	r0, r3
  4004a0:	3714      	adds	r7, #20
  4004a2:	46bd      	mov	sp, r7
  4004a4:	bc80      	pop	{r7}
  4004a6:	4770      	bx	lr

004004a8 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4004a8:	b480      	push	{r7}
  4004aa:	b08d      	sub	sp, #52	; 0x34
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	60f8      	str	r0, [r7, #12]
  4004b0:	60b9      	str	r1, [r7, #8]
  4004b2:	607a      	str	r2, [r7, #4]
  4004b4:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004b6:	2302      	movs	r3, #2
  4004b8:	613b      	str	r3, [r7, #16]
  4004ba:	2308      	movs	r3, #8
  4004bc:	617b      	str	r3, [r7, #20]
  4004be:	2320      	movs	r3, #32
  4004c0:	61bb      	str	r3, [r7, #24]
  4004c2:	2380      	movs	r3, #128	; 0x80
  4004c4:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4004c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4004c8:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004ca:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4004cc:	2300      	movs	r3, #0
  4004ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  4004d0:	e01a      	b.n	400508 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4004d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004d4:	009b      	lsls	r3, r3, #2
  4004d6:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4004da:	4413      	add	r3, r2
  4004dc:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	fbb2 f3f3 	udiv	r3, r2, r3
  4004e6:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4004e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004ea:	0c1b      	lsrs	r3, r3, #16
  4004ec:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4004ee:	68fa      	ldr	r2, [r7, #12]
  4004f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004f2:	429a      	cmp	r2, r3
  4004f4:	d901      	bls.n	4004fa <tc_find_mck_divisor+0x52>
			return 0;
  4004f6:	2300      	movs	r3, #0
  4004f8:	e023      	b.n	400542 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4004fa:	68fa      	ldr	r2, [r7, #12]
  4004fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004fe:	429a      	cmp	r2, r3
  400500:	d206      	bcs.n	400510 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400504:	3301      	adds	r3, #1
  400506:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40050a:	2b04      	cmp	r3, #4
  40050c:	d9e1      	bls.n	4004d2 <tc_find_mck_divisor+0x2a>
  40050e:	e000      	b.n	400512 <tc_find_mck_divisor+0x6a>
			break;
  400510:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400514:	2b04      	cmp	r3, #4
  400516:	d901      	bls.n	40051c <tc_find_mck_divisor+0x74>
		return 0;
  400518:	2300      	movs	r3, #0
  40051a:	e012      	b.n	400542 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	2b00      	cmp	r3, #0
  400520:	d008      	beq.n	400534 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400524:	009b      	lsls	r3, r3, #2
  400526:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40052a:	4413      	add	r3, r2
  40052c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400534:	683b      	ldr	r3, [r7, #0]
  400536:	2b00      	cmp	r3, #0
  400538:	d002      	beq.n	400540 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  40053a:	683b      	ldr	r3, [r7, #0]
  40053c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40053e:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400540:	2301      	movs	r3, #1
}
  400542:	4618      	mov	r0, r3
  400544:	3734      	adds	r7, #52	; 0x34
  400546:	46bd      	mov	sp, r7
  400548:	bc80      	pop	{r7}
  40054a:	4770      	bx	lr

0040054c <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  40054c:	b480      	push	{r7}
  40054e:	b083      	sub	sp, #12
  400550:	af00      	add	r7, sp, #0
  400552:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40055a:	605a      	str	r2, [r3, #4]

}
  40055c:	bf00      	nop
  40055e:	370c      	adds	r7, #12
  400560:	46bd      	mov	sp, r7
  400562:	bc80      	pop	{r7}
  400564:	4770      	bx	lr
	...

00400568 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400568:	b480      	push	{r7}
  40056a:	b083      	sub	sp, #12
  40056c:	af00      	add	r7, sp, #0
  40056e:	4603      	mov	r3, r0
  400570:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400572:	4908      	ldr	r1, [pc, #32]	; (400594 <NVIC_EnableIRQ+0x2c>)
  400574:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400578:	095b      	lsrs	r3, r3, #5
  40057a:	79fa      	ldrb	r2, [r7, #7]
  40057c:	f002 021f 	and.w	r2, r2, #31
  400580:	2001      	movs	r0, #1
  400582:	fa00 f202 	lsl.w	r2, r0, r2
  400586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40058a:	bf00      	nop
  40058c:	370c      	adds	r7, #12
  40058e:	46bd      	mov	sp, r7
  400590:	bc80      	pop	{r7}
  400592:	4770      	bx	lr
  400594:	e000e100 	.word	0xe000e100

00400598 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  400598:	b480      	push	{r7}
  40059a:	b083      	sub	sp, #12
  40059c:	af00      	add	r7, sp, #0
  40059e:	4603      	mov	r3, r0
  4005a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4005a2:	4909      	ldr	r1, [pc, #36]	; (4005c8 <NVIC_DisableIRQ+0x30>)
  4005a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4005a8:	095b      	lsrs	r3, r3, #5
  4005aa:	79fa      	ldrb	r2, [r7, #7]
  4005ac:	f002 021f 	and.w	r2, r2, #31
  4005b0:	2001      	movs	r0, #1
  4005b2:	fa00 f202 	lsl.w	r2, r0, r2
  4005b6:	3320      	adds	r3, #32
  4005b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4005bc:	bf00      	nop
  4005be:	370c      	adds	r7, #12
  4005c0:	46bd      	mov	sp, r7
  4005c2:	bc80      	pop	{r7}
  4005c4:	4770      	bx	lr
  4005c6:	bf00      	nop
  4005c8:	e000e100 	.word	0xe000e100

004005cc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4005cc:	b480      	push	{r7}
  4005ce:	b083      	sub	sp, #12
  4005d0:	af00      	add	r7, sp, #0
  4005d2:	4603      	mov	r3, r0
  4005d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4005d6:	4909      	ldr	r1, [pc, #36]	; (4005fc <NVIC_ClearPendingIRQ+0x30>)
  4005d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4005dc:	095b      	lsrs	r3, r3, #5
  4005de:	79fa      	ldrb	r2, [r7, #7]
  4005e0:	f002 021f 	and.w	r2, r2, #31
  4005e4:	2001      	movs	r0, #1
  4005e6:	fa00 f202 	lsl.w	r2, r0, r2
  4005ea:	3360      	adds	r3, #96	; 0x60
  4005ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4005f0:	bf00      	nop
  4005f2:	370c      	adds	r7, #12
  4005f4:	46bd      	mov	sp, r7
  4005f6:	bc80      	pop	{r7}
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop
  4005fc:	e000e100 	.word	0xe000e100

00400600 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400600:	b480      	push	{r7}
  400602:	b083      	sub	sp, #12
  400604:	af00      	add	r7, sp, #0
  400606:	4603      	mov	r3, r0
  400608:	6039      	str	r1, [r7, #0]
  40060a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40060c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400610:	2b00      	cmp	r3, #0
  400612:	da0b      	bge.n	40062c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400614:	490d      	ldr	r1, [pc, #52]	; (40064c <NVIC_SetPriority+0x4c>)
  400616:	79fb      	ldrb	r3, [r7, #7]
  400618:	f003 030f 	and.w	r3, r3, #15
  40061c:	3b04      	subs	r3, #4
  40061e:	683a      	ldr	r2, [r7, #0]
  400620:	b2d2      	uxtb	r2, r2
  400622:	0112      	lsls	r2, r2, #4
  400624:	b2d2      	uxtb	r2, r2
  400626:	440b      	add	r3, r1
  400628:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40062a:	e009      	b.n	400640 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40062c:	4908      	ldr	r1, [pc, #32]	; (400650 <NVIC_SetPriority+0x50>)
  40062e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400632:	683a      	ldr	r2, [r7, #0]
  400634:	b2d2      	uxtb	r2, r2
  400636:	0112      	lsls	r2, r2, #4
  400638:	b2d2      	uxtb	r2, r2
  40063a:	440b      	add	r3, r1
  40063c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400640:	bf00      	nop
  400642:	370c      	adds	r7, #12
  400644:	46bd      	mov	sp, r7
  400646:	bc80      	pop	{r7}
  400648:	4770      	bx	lr
  40064a:	bf00      	nop
  40064c:	e000ed00 	.word	0xe000ed00
  400650:	e000e100 	.word	0xe000e100

00400654 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400654:	b480      	push	{r7}
  400656:	b083      	sub	sp, #12
  400658:	af00      	add	r7, sp, #0
  40065a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40065c:	687b      	ldr	r3, [r7, #4]
  40065e:	2b07      	cmp	r3, #7
  400660:	d825      	bhi.n	4006ae <osc_get_rate+0x5a>
  400662:	a201      	add	r2, pc, #4	; (adr r2, 400668 <osc_get_rate+0x14>)
  400664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400668:	00400689 	.word	0x00400689
  40066c:	0040068f 	.word	0x0040068f
  400670:	00400695 	.word	0x00400695
  400674:	0040069b 	.word	0x0040069b
  400678:	0040069f 	.word	0x0040069f
  40067c:	004006a3 	.word	0x004006a3
  400680:	004006a7 	.word	0x004006a7
  400684:	004006ab 	.word	0x004006ab
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400688:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40068c:	e010      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40068e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400692:	e00d      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400694:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400698:	e00a      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40069a:	4b08      	ldr	r3, [pc, #32]	; (4006bc <osc_get_rate+0x68>)
  40069c:	e008      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40069e:	4b08      	ldr	r3, [pc, #32]	; (4006c0 <osc_get_rate+0x6c>)
  4006a0:	e006      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4006a2:	4b08      	ldr	r3, [pc, #32]	; (4006c4 <osc_get_rate+0x70>)
  4006a4:	e004      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4006a6:	4b07      	ldr	r3, [pc, #28]	; (4006c4 <osc_get_rate+0x70>)
  4006a8:	e002      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4006aa:	4b06      	ldr	r3, [pc, #24]	; (4006c4 <osc_get_rate+0x70>)
  4006ac:	e000      	b.n	4006b0 <osc_get_rate+0x5c>
	}

	return 0;
  4006ae:	2300      	movs	r3, #0
}
  4006b0:	4618      	mov	r0, r3
  4006b2:	370c      	adds	r7, #12
  4006b4:	46bd      	mov	sp, r7
  4006b6:	bc80      	pop	{r7}
  4006b8:	4770      	bx	lr
  4006ba:	bf00      	nop
  4006bc:	003d0900 	.word	0x003d0900
  4006c0:	007a1200 	.word	0x007a1200
  4006c4:	00b71b00 	.word	0x00b71b00

004006c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4006c8:	b580      	push	{r7, lr}
  4006ca:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4006cc:	2006      	movs	r0, #6
  4006ce:	4b04      	ldr	r3, [pc, #16]	; (4006e0 <sysclk_get_main_hz+0x18>)
  4006d0:	4798      	blx	r3
  4006d2:	4602      	mov	r2, r0
  4006d4:	4613      	mov	r3, r2
  4006d6:	009b      	lsls	r3, r3, #2
  4006d8:	4413      	add	r3, r2
  4006da:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4006dc:	4618      	mov	r0, r3
  4006de:	bd80      	pop	{r7, pc}
  4006e0:	00400655 	.word	0x00400655

004006e4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4006e4:	b580      	push	{r7, lr}
  4006e6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4006e8:	4b02      	ldr	r3, [pc, #8]	; (4006f4 <sysclk_get_cpu_hz+0x10>)
  4006ea:	4798      	blx	r3
  4006ec:	4603      	mov	r3, r0
  4006ee:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4006f0:	4618      	mov	r0, r3
  4006f2:	bd80      	pop	{r7, pc}
  4006f4:	004006c9 	.word	0x004006c9

004006f8 <start_i2s_capture>:
/** Receiver buffer content. */
volatile uint16_t i2s_rec_buf[AUDIO_BUFFER_SIZE] = {0};
	
volatile uint8_t capture_toggle = 0;

void start_i2s_capture(void){ ssc_enable_interrupt(SSC, SSC_IDR_RXRDY); }
  4006f8:	b580      	push	{r7, lr}
  4006fa:	af00      	add	r7, sp, #0
  4006fc:	2110      	movs	r1, #16
  4006fe:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400702:	4b02      	ldr	r3, [pc, #8]	; (40070c <start_i2s_capture+0x14>)
  400704:	4798      	blx	r3
  400706:	bf00      	nop
  400708:	bd80      	pop	{r7, pc}
  40070a:	bf00      	nop
  40070c:	00400375 	.word	0x00400375

00400710 <modify_data>:

// get rid of zero padding and tristated signal
uint16_t modify_data(uint32_t data_to_modify) {
  400710:	b480      	push	{r7}
  400712:	b083      	sub	sp, #12
  400714:	af00      	add	r7, sp, #0
  400716:	6078      	str	r0, [r7, #4]
	return (uint16_t) (data_to_modify >> 16);
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	0c1b      	lsrs	r3, r3, #16
  40071c:	b29b      	uxth	r3, r3
}
  40071e:	4618      	mov	r0, r3
  400720:	370c      	adds	r7, #12
  400722:	46bd      	mov	sp, r7
  400724:	bc80      	pop	{r7}
  400726:	4770      	bx	lr

00400728 <SSC_Handler>:

/**
 * \brief Synchronous Serial Controller Handler.
 */
void SSC_Handler(void) {
  400728:	b590      	push	{r4, r7, lr}
  40072a:	b083      	sub	sp, #12
  40072c:	af00      	add	r7, sp, #0
	uint32_t ul_data;
	ssc_get_status(SSC);
  40072e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400732:	4b19      	ldr	r3, [pc, #100]	; (400798 <SSC_Handler+0x70>)
  400734:	4798      	blx	r3
	ssc_read(SSC, &ul_data);
  400736:	1d3b      	adds	r3, r7, #4
  400738:	4619      	mov	r1, r3
  40073a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40073e:	4b17      	ldr	r3, [pc, #92]	; (40079c <SSC_Handler+0x74>)
  400740:	4798      	blx	r3
	
	if(!(capture_toggle++ % 2) && i2s_capture_index < AUDIO_BUFFER_SIZE)
  400742:	4b17      	ldr	r3, [pc, #92]	; (4007a0 <SSC_Handler+0x78>)
  400744:	781b      	ldrb	r3, [r3, #0]
  400746:	b2db      	uxtb	r3, r3
  400748:	1c5a      	adds	r2, r3, #1
  40074a:	b2d1      	uxtb	r1, r2
  40074c:	4a14      	ldr	r2, [pc, #80]	; (4007a0 <SSC_Handler+0x78>)
  40074e:	7011      	strb	r1, [r2, #0]
  400750:	f003 0301 	and.w	r3, r3, #1
  400754:	b2db      	uxtb	r3, r3
  400756:	2b00      	cmp	r3, #0
  400758:	d112      	bne.n	400780 <SSC_Handler+0x58>
  40075a:	4b12      	ldr	r3, [pc, #72]	; (4007a4 <SSC_Handler+0x7c>)
  40075c:	681b      	ldr	r3, [r3, #0]
  40075e:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
  400762:	d20d      	bcs.n	400780 <SSC_Handler+0x58>
		i2s_rec_buf[i2s_capture_index++] = modify_data(ul_data);
  400764:	4b0f      	ldr	r3, [pc, #60]	; (4007a4 <SSC_Handler+0x7c>)
  400766:	681c      	ldr	r4, [r3, #0]
  400768:	1c63      	adds	r3, r4, #1
  40076a:	4a0e      	ldr	r2, [pc, #56]	; (4007a4 <SSC_Handler+0x7c>)
  40076c:	6013      	str	r3, [r2, #0]
  40076e:	687b      	ldr	r3, [r7, #4]
  400770:	4618      	mov	r0, r3
  400772:	4b0d      	ldr	r3, [pc, #52]	; (4007a8 <SSC_Handler+0x80>)
  400774:	4798      	blx	r3
  400776:	4603      	mov	r3, r0
  400778:	461a      	mov	r2, r3
  40077a:	4b0c      	ldr	r3, [pc, #48]	; (4007ac <SSC_Handler+0x84>)
  40077c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]

	if (i2s_capture_index >= AUDIO_BUFFER_SIZE)// && !buffer_filled)
  400780:	4b08      	ldr	r3, [pc, #32]	; (4007a4 <SSC_Handler+0x7c>)
  400782:	681b      	ldr	r3, [r3, #0]
  400784:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
  400788:	d302      	bcc.n	400790 <SSC_Handler+0x68>
		//buffer_filled = 1;
		i2s_capture_index = 0;
  40078a:	4b06      	ldr	r3, [pc, #24]	; (4007a4 <SSC_Handler+0x7c>)
  40078c:	2200      	movs	r2, #0
  40078e:	601a      	str	r2, [r3, #0]
}
  400790:	bf00      	nop
  400792:	370c      	adds	r7, #12
  400794:	46bd      	mov	sp, r7
  400796:	bd90      	pop	{r4, r7, pc}
  400798:	0040038f 	.word	0x0040038f
  40079c:	004003a5 	.word	0x004003a5
  4007a0:	200086dc 	.word	0x200086dc
  4007a4:	200009d8 	.word	0x200009d8
  4007a8:	00400711 	.word	0x00400711
  4007ac:	200009dc 	.word	0x200009dc

004007b0 <configure_i2s>:
 * \brief Set up clock.
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_bitrate Desired bit clock.
 * \param ul_mck MCK clock.
*/
void configure_i2s(void) {
  4007b0:	b590      	push	{r4, r7, lr}
  4007b2:	b085      	sub	sp, #20
  4007b4:	af02      	add	r7, sp, #8
	/* Initialize the SSC module and work in loop mode. */
	pmc_enable_periph_clk(ID_SSC);
  4007b6:	2016      	movs	r0, #22
  4007b8:	4b18      	ldr	r3, [pc, #96]	; (40081c <configure_i2s+0x6c>)
  4007ba:	4798      	blx	r3
	ssc_reset(SSC);
  4007bc:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007c0:	4b17      	ldr	r3, [pc, #92]	; (400820 <configure_i2s+0x70>)
  4007c2:	4798      	blx	r3
	uint32_t ul_mck = sysclk_get_cpu_hz();
  4007c4:	4b17      	ldr	r3, [pc, #92]	; (400824 <configure_i2s+0x74>)
  4007c6:	4798      	blx	r3
  4007c8:	6078      	str	r0, [r7, #4]
	
	if (ssc_set_clock_divider(SSC, SSC_BIT_RATE, ul_mck) != SSC_RC_YES) { return 1; }
  4007ca:	687a      	ldr	r2, [r7, #4]
  4007cc:	f44f 11fa 	mov.w	r1, #2048000	; 0x1f4000
  4007d0:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007d4:	4b14      	ldr	r3, [pc, #80]	; (400828 <configure_i2s+0x78>)
  4007d6:	4798      	blx	r3
  4007d8:	4603      	mov	r3, r0
  4007da:	2b00      	cmp	r3, #0
  4007dc:	d11a      	bne.n	400814 <configure_i2s+0x64>
	
	// is2 setup
	ssc_i2s_set_receiver(SSC, SSC_I2S_MASTER_IN, SSC_RCMR_CKS_RK, SSC_AUDIO_MONO_LEFT, 32);
  4007de:	2320      	movs	r3, #32
  4007e0:	9300      	str	r3, [sp, #0]
  4007e2:	2301      	movs	r3, #1
  4007e4:	2202      	movs	r2, #2
  4007e6:	2102      	movs	r1, #2
  4007e8:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007ec:	4c0f      	ldr	r4, [pc, #60]	; (40082c <configure_i2s+0x7c>)
  4007ee:	47a0      	blx	r4

	/* Enable the rx function. */
	ssc_enable_rx(SSC);
  4007f0:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007f4:	4b0e      	ldr	r3, [pc, #56]	; (400830 <configure_i2s+0x80>)
  4007f6:	4798      	blx	r3

	/* Enable SSC interrupt line from the core */
	NVIC_DisableIRQ(SSC_IRQn);
  4007f8:	2016      	movs	r0, #22
  4007fa:	4b0e      	ldr	r3, [pc, #56]	; (400834 <configure_i2s+0x84>)
  4007fc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(SSC_IRQn);
  4007fe:	2016      	movs	r0, #22
  400800:	4b0d      	ldr	r3, [pc, #52]	; (400838 <configure_i2s+0x88>)
  400802:	4798      	blx	r3
	NVIC_SetPriority(SSC_IRQn, SSC_IRQ_PRIO);
  400804:	2104      	movs	r1, #4
  400806:	2016      	movs	r0, #22
  400808:	4b0c      	ldr	r3, [pc, #48]	; (40083c <configure_i2s+0x8c>)
  40080a:	4798      	blx	r3
	NVIC_EnableIRQ(SSC_IRQn);
  40080c:	2016      	movs	r0, #22
  40080e:	4b0c      	ldr	r3, [pc, #48]	; (400840 <configure_i2s+0x90>)
  400810:	4798      	blx	r3
  400812:	e000      	b.n	400816 <configure_i2s+0x66>
	if (ssc_set_clock_divider(SSC, SSC_BIT_RATE, ul_mck) != SSC_RC_YES) { return 1; }
  400814:	bf00      	nop
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	bd90      	pop	{r4, r7, pc}
  40081c:	0040342d 	.word	0x0040342d
  400820:	00400275 	.word	0x00400275
  400824:	004006e5 	.word	0x004006e5
  400828:	00400139 	.word	0x00400139
  40082c:	00400179 	.word	0x00400179
  400830:	004002ad 	.word	0x004002ad
  400834:	00400599 	.word	0x00400599
  400838:	004005cd 	.word	0x004005cd
  40083c:	00400601 	.word	0x00400601
  400840:	00400569 	.word	0x00400569

00400844 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400844:	b580      	push	{r7, lr}
  400846:	b084      	sub	sp, #16
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
  40084c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40084e:	6878      	ldr	r0, [r7, #4]
  400850:	4b2c      	ldr	r3, [pc, #176]	; (400904 <pio_handler_process+0xc0>)
  400852:	4798      	blx	r3
  400854:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400856:	6878      	ldr	r0, [r7, #4]
  400858:	4b2b      	ldr	r3, [pc, #172]	; (400908 <pio_handler_process+0xc4>)
  40085a:	4798      	blx	r3
  40085c:	4602      	mov	r2, r0
  40085e:	68fb      	ldr	r3, [r7, #12]
  400860:	4013      	ands	r3, r2
  400862:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400864:	68fb      	ldr	r3, [r7, #12]
  400866:	2b00      	cmp	r3, #0
  400868:	d03c      	beq.n	4008e4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40086a:	2300      	movs	r3, #0
  40086c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40086e:	e034      	b.n	4008da <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400870:	4a26      	ldr	r2, [pc, #152]	; (40090c <pio_handler_process+0xc8>)
  400872:	68bb      	ldr	r3, [r7, #8]
  400874:	011b      	lsls	r3, r3, #4
  400876:	4413      	add	r3, r2
  400878:	681a      	ldr	r2, [r3, #0]
  40087a:	683b      	ldr	r3, [r7, #0]
  40087c:	429a      	cmp	r2, r3
  40087e:	d126      	bne.n	4008ce <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400880:	4a22      	ldr	r2, [pc, #136]	; (40090c <pio_handler_process+0xc8>)
  400882:	68bb      	ldr	r3, [r7, #8]
  400884:	011b      	lsls	r3, r3, #4
  400886:	4413      	add	r3, r2
  400888:	3304      	adds	r3, #4
  40088a:	681a      	ldr	r2, [r3, #0]
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	4013      	ands	r3, r2
  400890:	2b00      	cmp	r3, #0
  400892:	d01c      	beq.n	4008ce <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400894:	4a1d      	ldr	r2, [pc, #116]	; (40090c <pio_handler_process+0xc8>)
  400896:	68bb      	ldr	r3, [r7, #8]
  400898:	011b      	lsls	r3, r3, #4
  40089a:	4413      	add	r3, r2
  40089c:	330c      	adds	r3, #12
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	491a      	ldr	r1, [pc, #104]	; (40090c <pio_handler_process+0xc8>)
  4008a2:	68ba      	ldr	r2, [r7, #8]
  4008a4:	0112      	lsls	r2, r2, #4
  4008a6:	440a      	add	r2, r1
  4008a8:	6810      	ldr	r0, [r2, #0]
  4008aa:	4918      	ldr	r1, [pc, #96]	; (40090c <pio_handler_process+0xc8>)
  4008ac:	68ba      	ldr	r2, [r7, #8]
  4008ae:	0112      	lsls	r2, r2, #4
  4008b0:	440a      	add	r2, r1
  4008b2:	3204      	adds	r2, #4
  4008b4:	6812      	ldr	r2, [r2, #0]
  4008b6:	4611      	mov	r1, r2
  4008b8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008ba:	4a14      	ldr	r2, [pc, #80]	; (40090c <pio_handler_process+0xc8>)
  4008bc:	68bb      	ldr	r3, [r7, #8]
  4008be:	011b      	lsls	r3, r3, #4
  4008c0:	4413      	add	r3, r2
  4008c2:	3304      	adds	r3, #4
  4008c4:	681b      	ldr	r3, [r3, #0]
  4008c6:	43db      	mvns	r3, r3
  4008c8:	68fa      	ldr	r2, [r7, #12]
  4008ca:	4013      	ands	r3, r2
  4008cc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	3301      	adds	r3, #1
  4008d2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008d4:	68bb      	ldr	r3, [r7, #8]
  4008d6:	2b06      	cmp	r3, #6
  4008d8:	d803      	bhi.n	4008e2 <pio_handler_process+0x9e>
		while (status != 0) {
  4008da:	68fb      	ldr	r3, [r7, #12]
  4008dc:	2b00      	cmp	r3, #0
  4008de:	d1c7      	bne.n	400870 <pio_handler_process+0x2c>
  4008e0:	e000      	b.n	4008e4 <pio_handler_process+0xa0>
				break;
  4008e2:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4008e4:	4b0a      	ldr	r3, [pc, #40]	; (400910 <pio_handler_process+0xcc>)
  4008e6:	681b      	ldr	r3, [r3, #0]
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d007      	beq.n	4008fc <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  4008ec:	4b09      	ldr	r3, [pc, #36]	; (400914 <pio_handler_process+0xd0>)
  4008ee:	681b      	ldr	r3, [r3, #0]
  4008f0:	2b00      	cmp	r3, #0
  4008f2:	d003      	beq.n	4008fc <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  4008f4:	4b07      	ldr	r3, [pc, #28]	; (400914 <pio_handler_process+0xd0>)
  4008f6:	681b      	ldr	r3, [r3, #0]
  4008f8:	6878      	ldr	r0, [r7, #4]
  4008fa:	4798      	blx	r3
		}
	}
#endif
}
  4008fc:	bf00      	nop
  4008fe:	3710      	adds	r7, #16
  400900:	46bd      	mov	sp, r7
  400902:	bd80      	pop	{r7, pc}
  400904:	00402f37 	.word	0x00402f37
  400908:	00402f4d 	.word	0x00402f4d
  40090c:	200086e0 	.word	0x200086e0
  400910:	2000d7cc 	.word	0x2000d7cc
  400914:	20008754 	.word	0x20008754

00400918 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400918:	b580      	push	{r7, lr}
  40091a:	b086      	sub	sp, #24
  40091c:	af00      	add	r7, sp, #0
  40091e:	60f8      	str	r0, [r7, #12]
  400920:	60b9      	str	r1, [r7, #8]
  400922:	607a      	str	r2, [r7, #4]
  400924:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400926:	4b21      	ldr	r3, [pc, #132]	; (4009ac <pio_handler_set+0x94>)
  400928:	681b      	ldr	r3, [r3, #0]
  40092a:	2b06      	cmp	r3, #6
  40092c:	d901      	bls.n	400932 <pio_handler_set+0x1a>
		return 1;
  40092e:	2301      	movs	r3, #1
  400930:	e038      	b.n	4009a4 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400932:	2300      	movs	r3, #0
  400934:	75fb      	strb	r3, [r7, #23]
  400936:	e011      	b.n	40095c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400938:	7dfb      	ldrb	r3, [r7, #23]
  40093a:	011b      	lsls	r3, r3, #4
  40093c:	4a1c      	ldr	r2, [pc, #112]	; (4009b0 <pio_handler_set+0x98>)
  40093e:	4413      	add	r3, r2
  400940:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400942:	693b      	ldr	r3, [r7, #16]
  400944:	681a      	ldr	r2, [r3, #0]
  400946:	68bb      	ldr	r3, [r7, #8]
  400948:	429a      	cmp	r2, r3
  40094a:	d104      	bne.n	400956 <pio_handler_set+0x3e>
  40094c:	693b      	ldr	r3, [r7, #16]
  40094e:	685a      	ldr	r2, [r3, #4]
  400950:	687b      	ldr	r3, [r7, #4]
  400952:	429a      	cmp	r2, r3
  400954:	d008      	beq.n	400968 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400956:	7dfb      	ldrb	r3, [r7, #23]
  400958:	3301      	adds	r3, #1
  40095a:	75fb      	strb	r3, [r7, #23]
  40095c:	7dfa      	ldrb	r2, [r7, #23]
  40095e:	4b13      	ldr	r3, [pc, #76]	; (4009ac <pio_handler_set+0x94>)
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	429a      	cmp	r2, r3
  400964:	d9e8      	bls.n	400938 <pio_handler_set+0x20>
  400966:	e000      	b.n	40096a <pio_handler_set+0x52>
			break;
  400968:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40096a:	693b      	ldr	r3, [r7, #16]
  40096c:	68ba      	ldr	r2, [r7, #8]
  40096e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400970:	693b      	ldr	r3, [r7, #16]
  400972:	687a      	ldr	r2, [r7, #4]
  400974:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400976:	693b      	ldr	r3, [r7, #16]
  400978:	683a      	ldr	r2, [r7, #0]
  40097a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40097c:	693b      	ldr	r3, [r7, #16]
  40097e:	6a3a      	ldr	r2, [r7, #32]
  400980:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400982:	7dfa      	ldrb	r2, [r7, #23]
  400984:	4b09      	ldr	r3, [pc, #36]	; (4009ac <pio_handler_set+0x94>)
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	3301      	adds	r3, #1
  40098a:	429a      	cmp	r2, r3
  40098c:	d104      	bne.n	400998 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40098e:	4b07      	ldr	r3, [pc, #28]	; (4009ac <pio_handler_set+0x94>)
  400990:	681b      	ldr	r3, [r3, #0]
  400992:	3301      	adds	r3, #1
  400994:	4a05      	ldr	r2, [pc, #20]	; (4009ac <pio_handler_set+0x94>)
  400996:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400998:	683a      	ldr	r2, [r7, #0]
  40099a:	6879      	ldr	r1, [r7, #4]
  40099c:	68f8      	ldr	r0, [r7, #12]
  40099e:	4b05      	ldr	r3, [pc, #20]	; (4009b4 <pio_handler_set+0x9c>)
  4009a0:	4798      	blx	r3

	return 0;
  4009a2:	2300      	movs	r3, #0
}
  4009a4:	4618      	mov	r0, r3
  4009a6:	3718      	adds	r7, #24
  4009a8:	46bd      	mov	sp, r7
  4009aa:	bd80      	pop	{r7, pc}
  4009ac:	20008750 	.word	0x20008750
  4009b0:	200086e0 	.word	0x200086e0
  4009b4:	00402e99 	.word	0x00402e99

004009b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009b8:	b580      	push	{r7, lr}
  4009ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009bc:	210b      	movs	r1, #11
  4009be:	4802      	ldr	r0, [pc, #8]	; (4009c8 <PIOA_Handler+0x10>)
  4009c0:	4b02      	ldr	r3, [pc, #8]	; (4009cc <PIOA_Handler+0x14>)
  4009c2:	4798      	blx	r3
}
  4009c4:	bf00      	nop
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	400e0e00 	.word	0x400e0e00
  4009cc:	00400845 	.word	0x00400845

004009d0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009d4:	210c      	movs	r1, #12
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOB_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOB_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e1000 	.word	0x400e1000
  4009e4:	00400845 	.word	0x00400845

004009e8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4009e8:	b480      	push	{r7}
  4009ea:	b083      	sub	sp, #12
  4009ec:	af00      	add	r7, sp, #0
  4009ee:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4009f0:	687b      	ldr	r3, [r7, #4]
  4009f2:	2208      	movs	r2, #8
  4009f4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4009f6:	687b      	ldr	r3, [r7, #4]
  4009f8:	2220      	movs	r2, #32
  4009fa:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4009fc:	687b      	ldr	r3, [r7, #4]
  4009fe:	2204      	movs	r2, #4
  400a00:	601a      	str	r2, [r3, #0]
}
  400a02:	bf00      	nop
  400a04:	370c      	adds	r7, #12
  400a06:	46bd      	mov	sp, r7
  400a08:	bc80      	pop	{r7}
  400a0a:	4770      	bx	lr

00400a0c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400a0c:	b580      	push	{r7, lr}
  400a0e:	b084      	sub	sp, #16
  400a10:	af00      	add	r7, sp, #0
  400a12:	6078      	str	r0, [r7, #4]
  400a14:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  400a16:	2300      	movs	r3, #0
  400a18:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400a1a:	687b      	ldr	r3, [r7, #4]
  400a1c:	f04f 32ff 	mov.w	r2, #4294967295
  400a20:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400a22:	687b      	ldr	r3, [r7, #4]
  400a24:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  400a26:	6878      	ldr	r0, [r7, #4]
  400a28:	4b0e      	ldr	r3, [pc, #56]	; (400a64 <twi_master_init+0x58>)
  400a2a:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  400a2c:	6878      	ldr	r0, [r7, #4]
  400a2e:	4b0e      	ldr	r3, [pc, #56]	; (400a68 <twi_master_init+0x5c>)
  400a30:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400a32:	683b      	ldr	r3, [r7, #0]
  400a34:	6859      	ldr	r1, [r3, #4]
  400a36:	683b      	ldr	r3, [r7, #0]
  400a38:	681b      	ldr	r3, [r3, #0]
  400a3a:	461a      	mov	r2, r3
  400a3c:	6878      	ldr	r0, [r7, #4]
  400a3e:	4b0b      	ldr	r3, [pc, #44]	; (400a6c <twi_master_init+0x60>)
  400a40:	4798      	blx	r3
  400a42:	4603      	mov	r3, r0
  400a44:	2b01      	cmp	r3, #1
  400a46:	d101      	bne.n	400a4c <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400a48:	2301      	movs	r3, #1
  400a4a:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400a4c:	683b      	ldr	r3, [r7, #0]
  400a4e:	7a5b      	ldrb	r3, [r3, #9]
  400a50:	2b01      	cmp	r3, #1
  400a52:	d102      	bne.n	400a5a <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  400a54:	687b      	ldr	r3, [r7, #4]
  400a56:	2240      	movs	r2, #64	; 0x40
  400a58:	601a      	str	r2, [r3, #0]
	}

	return status;
  400a5a:	68fb      	ldr	r3, [r7, #12]
}
  400a5c:	4618      	mov	r0, r3
  400a5e:	3710      	adds	r7, #16
  400a60:	46bd      	mov	sp, r7
  400a62:	bd80      	pop	{r7, pc}
  400a64:	00400da9 	.word	0x00400da9
  400a68:	004009e9 	.word	0x004009e9
  400a6c:	00400a71 	.word	0x00400a71

00400a70 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400a70:	b480      	push	{r7}
  400a72:	b089      	sub	sp, #36	; 0x24
  400a74:	af00      	add	r7, sp, #0
  400a76:	60f8      	str	r0, [r7, #12]
  400a78:	60b9      	str	r1, [r7, #8]
  400a7a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400a7c:	2300      	movs	r3, #0
  400a7e:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400a80:	68bb      	ldr	r3, [r7, #8]
  400a82:	4a34      	ldr	r2, [pc, #208]	; (400b54 <twi_set_speed+0xe4>)
  400a84:	4293      	cmp	r3, r2
  400a86:	d901      	bls.n	400a8c <twi_set_speed+0x1c>
		return FAIL;
  400a88:	2301      	movs	r3, #1
  400a8a:	e05d      	b.n	400b48 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400a8c:	68bb      	ldr	r3, [r7, #8]
  400a8e:	4a32      	ldr	r2, [pc, #200]	; (400b58 <twi_set_speed+0xe8>)
  400a90:	4293      	cmp	r3, r2
  400a92:	d937      	bls.n	400b04 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400a94:	687b      	ldr	r3, [r7, #4]
  400a96:	4a31      	ldr	r2, [pc, #196]	; (400b5c <twi_set_speed+0xec>)
  400a98:	fba2 2303 	umull	r2, r3, r2, r3
  400a9c:	0b9b      	lsrs	r3, r3, #14
  400a9e:	3b04      	subs	r3, #4
  400aa0:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400aa2:	68ba      	ldr	r2, [r7, #8]
  400aa4:	4b2e      	ldr	r3, [pc, #184]	; (400b60 <twi_set_speed+0xf0>)
  400aa6:	4413      	add	r3, r2
  400aa8:	009b      	lsls	r3, r3, #2
  400aaa:	687a      	ldr	r2, [r7, #4]
  400aac:	fbb2 f3f3 	udiv	r3, r2, r3
  400ab0:	3b04      	subs	r3, #4
  400ab2:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ab4:	e005      	b.n	400ac2 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  400ab6:	69fb      	ldr	r3, [r7, #28]
  400ab8:	3301      	adds	r3, #1
  400aba:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400abc:	697b      	ldr	r3, [r7, #20]
  400abe:	085b      	lsrs	r3, r3, #1
  400ac0:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ac2:	697b      	ldr	r3, [r7, #20]
  400ac4:	2bff      	cmp	r3, #255	; 0xff
  400ac6:	d909      	bls.n	400adc <twi_set_speed+0x6c>
  400ac8:	69fb      	ldr	r3, [r7, #28]
  400aca:	2b06      	cmp	r3, #6
  400acc:	d9f3      	bls.n	400ab6 <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ace:	e005      	b.n	400adc <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400ad0:	69fb      	ldr	r3, [r7, #28]
  400ad2:	3301      	adds	r3, #1
  400ad4:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  400ad6:	693b      	ldr	r3, [r7, #16]
  400ad8:	085b      	lsrs	r3, r3, #1
  400ada:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400adc:	693b      	ldr	r3, [r7, #16]
  400ade:	2bff      	cmp	r3, #255	; 0xff
  400ae0:	d902      	bls.n	400ae8 <twi_set_speed+0x78>
  400ae2:	69fb      	ldr	r3, [r7, #28]
  400ae4:	2b06      	cmp	r3, #6
  400ae6:	d9f3      	bls.n	400ad0 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400ae8:	697b      	ldr	r3, [r7, #20]
  400aea:	b2da      	uxtb	r2, r3
  400aec:	693b      	ldr	r3, [r7, #16]
  400aee:	021b      	lsls	r3, r3, #8
  400af0:	b29b      	uxth	r3, r3
  400af2:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400af4:	69fb      	ldr	r3, [r7, #28]
  400af6:	041b      	lsls	r3, r3, #16
  400af8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400afc:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400afe:	68fb      	ldr	r3, [r7, #12]
  400b00:	611a      	str	r2, [r3, #16]
  400b02:	e020      	b.n	400b46 <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400b04:	68bb      	ldr	r3, [r7, #8]
  400b06:	005b      	lsls	r3, r3, #1
  400b08:	687a      	ldr	r2, [r7, #4]
  400b0a:	fbb2 f3f3 	udiv	r3, r2, r3
  400b0e:	3b04      	subs	r3, #4
  400b10:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b12:	e005      	b.n	400b20 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  400b14:	69fb      	ldr	r3, [r7, #28]
  400b16:	3301      	adds	r3, #1
  400b18:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  400b1a:	69bb      	ldr	r3, [r7, #24]
  400b1c:	085b      	lsrs	r3, r3, #1
  400b1e:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b20:	69bb      	ldr	r3, [r7, #24]
  400b22:	2bff      	cmp	r3, #255	; 0xff
  400b24:	d902      	bls.n	400b2c <twi_set_speed+0xbc>
  400b26:	69fb      	ldr	r3, [r7, #28]
  400b28:	2b06      	cmp	r3, #6
  400b2a:	d9f3      	bls.n	400b14 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b2c:	69bb      	ldr	r3, [r7, #24]
  400b2e:	b2da      	uxtb	r2, r3
  400b30:	69bb      	ldr	r3, [r7, #24]
  400b32:	021b      	lsls	r3, r3, #8
  400b34:	b29b      	uxth	r3, r3
  400b36:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  400b38:	69fb      	ldr	r3, [r7, #28]
  400b3a:	041b      	lsls	r3, r3, #16
  400b3c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b40:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400b42:	68fb      	ldr	r3, [r7, #12]
  400b44:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  400b46:	2300      	movs	r3, #0
}
  400b48:	4618      	mov	r0, r3
  400b4a:	3724      	adds	r7, #36	; 0x24
  400b4c:	46bd      	mov	sp, r7
  400b4e:	bc80      	pop	{r7}
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	00061a80 	.word	0x00061a80
  400b58:	0005dc00 	.word	0x0005dc00
  400b5c:	057619f1 	.word	0x057619f1
  400b60:	3ffd1200 	.word	0x3ffd1200

00400b64 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  400b64:	b480      	push	{r7}
  400b66:	b085      	sub	sp, #20
  400b68:	af00      	add	r7, sp, #0
  400b6a:	6078      	str	r0, [r7, #4]
  400b6c:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  400b6e:	683b      	ldr	r3, [r7, #0]
  400b70:	2b00      	cmp	r3, #0
  400b72:	d101      	bne.n	400b78 <twi_mk_addr+0x14>
		return 0;
  400b74:	2300      	movs	r3, #0
  400b76:	e01d      	b.n	400bb4 <twi_mk_addr+0x50>

	val = addr[0];
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	781b      	ldrb	r3, [r3, #0]
  400b7c:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  400b7e:	683b      	ldr	r3, [r7, #0]
  400b80:	2b01      	cmp	r3, #1
  400b82:	dd09      	ble.n	400b98 <twi_mk_addr+0x34>
		val <<= 8;
  400b84:	68fb      	ldr	r3, [r7, #12]
  400b86:	021b      	lsls	r3, r3, #8
  400b88:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  400b8a:	687b      	ldr	r3, [r7, #4]
  400b8c:	3301      	adds	r3, #1
  400b8e:	781b      	ldrb	r3, [r3, #0]
  400b90:	461a      	mov	r2, r3
  400b92:	68fb      	ldr	r3, [r7, #12]
  400b94:	4313      	orrs	r3, r2
  400b96:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	2b02      	cmp	r3, #2
  400b9c:	dd09      	ble.n	400bb2 <twi_mk_addr+0x4e>
		val <<= 8;
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	021b      	lsls	r3, r3, #8
  400ba2:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  400ba4:	687b      	ldr	r3, [r7, #4]
  400ba6:	3302      	adds	r3, #2
  400ba8:	781b      	ldrb	r3, [r3, #0]
  400baa:	461a      	mov	r2, r3
  400bac:	68fb      	ldr	r3, [r7, #12]
  400bae:	4313      	orrs	r3, r2
  400bb0:	60fb      	str	r3, [r7, #12]
	}
	return val;
  400bb2:	68fb      	ldr	r3, [r7, #12]
}
  400bb4:	4618      	mov	r0, r3
  400bb6:	3714      	adds	r7, #20
  400bb8:	46bd      	mov	sp, r7
  400bba:	bc80      	pop	{r7}
  400bbc:	4770      	bx	lr
	...

00400bc0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400bc0:	b580      	push	{r7, lr}
  400bc2:	b088      	sub	sp, #32
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	6078      	str	r0, [r7, #4]
  400bc8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400bca:	683b      	ldr	r3, [r7, #0]
  400bcc:	68db      	ldr	r3, [r3, #12]
  400bce:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  400bd0:	683b      	ldr	r3, [r7, #0]
  400bd2:	689b      	ldr	r3, [r3, #8]
  400bd4:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  400bd6:	2300      	movs	r3, #0
  400bd8:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  400bda:	f643 2398 	movw	r3, #15000	; 0x3a98
  400bde:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  400be0:	69fb      	ldr	r3, [r7, #28]
  400be2:	2b00      	cmp	r3, #0
  400be4:	d101      	bne.n	400bea <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  400be6:	2301      	movs	r3, #1
  400be8:	e069      	b.n	400cbe <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400bea:	687b      	ldr	r3, [r7, #4]
  400bec:	2200      	movs	r2, #0
  400bee:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400bf0:	683b      	ldr	r3, [r7, #0]
  400bf2:	7c1b      	ldrb	r3, [r3, #16]
  400bf4:	041b      	lsls	r3, r3, #16
  400bf6:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400bfa:	683b      	ldr	r3, [r7, #0]
  400bfc:	685b      	ldr	r3, [r3, #4]
  400bfe:	021b      	lsls	r3, r3, #8
  400c00:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400c04:	4313      	orrs	r3, r2
  400c06:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400c0e:	687b      	ldr	r3, [r7, #4]
  400c10:	2200      	movs	r2, #0
  400c12:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400c14:	683a      	ldr	r2, [r7, #0]
  400c16:	683b      	ldr	r3, [r7, #0]
  400c18:	685b      	ldr	r3, [r3, #4]
  400c1a:	4619      	mov	r1, r3
  400c1c:	4610      	mov	r0, r2
  400c1e:	4b2a      	ldr	r3, [pc, #168]	; (400cc8 <twi_master_read+0x108>)
  400c20:	4798      	blx	r3
  400c22:	4602      	mov	r2, r0
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400c28:	69fb      	ldr	r3, [r7, #28]
  400c2a:	2b01      	cmp	r3, #1
  400c2c:	d105      	bne.n	400c3a <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2203      	movs	r2, #3
  400c32:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  400c34:	2301      	movs	r3, #1
  400c36:	75fb      	strb	r3, [r7, #23]
  400c38:	e034      	b.n	400ca4 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400c3a:	687b      	ldr	r3, [r7, #4]
  400c3c:	2201      	movs	r2, #1
  400c3e:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  400c40:	2300      	movs	r3, #0
  400c42:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  400c44:	e02e      	b.n	400ca4 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	6a1b      	ldr	r3, [r3, #32]
  400c4a:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400c4c:	68fb      	ldr	r3, [r7, #12]
  400c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400c52:	2b00      	cmp	r3, #0
  400c54:	d001      	beq.n	400c5a <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  400c56:	2305      	movs	r3, #5
  400c58:	e031      	b.n	400cbe <twi_master_read+0xfe>
		}

		if (!timeout--) {
  400c5a:	693b      	ldr	r3, [r7, #16]
  400c5c:	1e5a      	subs	r2, r3, #1
  400c5e:	613a      	str	r2, [r7, #16]
  400c60:	2b00      	cmp	r3, #0
  400c62:	d101      	bne.n	400c68 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  400c64:	2309      	movs	r3, #9
  400c66:	e02a      	b.n	400cbe <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400c68:	69fb      	ldr	r3, [r7, #28]
  400c6a:	2b01      	cmp	r3, #1
  400c6c:	d107      	bne.n	400c7e <twi_master_read+0xbe>
  400c6e:	7dfb      	ldrb	r3, [r7, #23]
  400c70:	2b00      	cmp	r3, #0
  400c72:	d104      	bne.n	400c7e <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  400c74:	687b      	ldr	r3, [r7, #4]
  400c76:	2202      	movs	r2, #2
  400c78:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  400c7a:	2301      	movs	r3, #1
  400c7c:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	f003 0302 	and.w	r3, r3, #2
  400c84:	2b00      	cmp	r3, #0
  400c86:	d100      	bne.n	400c8a <twi_master_read+0xca>
			continue;
  400c88:	e00c      	b.n	400ca4 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  400c8a:	69bb      	ldr	r3, [r7, #24]
  400c8c:	1c5a      	adds	r2, r3, #1
  400c8e:	61ba      	str	r2, [r7, #24]
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	6b12      	ldr	r2, [r2, #48]	; 0x30
  400c94:	b2d2      	uxtb	r2, r2
  400c96:	701a      	strb	r2, [r3, #0]

		cnt--;
  400c98:	69fb      	ldr	r3, [r7, #28]
  400c9a:	3b01      	subs	r3, #1
  400c9c:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  400c9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  400ca2:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  400ca4:	69fb      	ldr	r3, [r7, #28]
  400ca6:	2b00      	cmp	r3, #0
  400ca8:	d1cd      	bne.n	400c46 <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400caa:	bf00      	nop
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	6a1b      	ldr	r3, [r3, #32]
  400cb0:	f003 0301 	and.w	r3, r3, #1
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  400cb8:	687b      	ldr	r3, [r7, #4]
  400cba:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  400cbc:	2300      	movs	r3, #0
}
  400cbe:	4618      	mov	r0, r3
  400cc0:	3720      	adds	r7, #32
  400cc2:	46bd      	mov	sp, r7
  400cc4:	bd80      	pop	{r7, pc}
  400cc6:	bf00      	nop
  400cc8:	00400b65 	.word	0x00400b65

00400ccc <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400ccc:	b580      	push	{r7, lr}
  400cce:	b086      	sub	sp, #24
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
  400cd4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400cd6:	683b      	ldr	r3, [r7, #0]
  400cd8:	68db      	ldr	r3, [r3, #12]
  400cda:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  400cdc:	683b      	ldr	r3, [r7, #0]
  400cde:	689b      	ldr	r3, [r3, #8]
  400ce0:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  400ce2:	697b      	ldr	r3, [r7, #20]
  400ce4:	2b00      	cmp	r3, #0
  400ce6:	d101      	bne.n	400cec <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  400ce8:	2301      	movs	r3, #1
  400cea:	e056      	b.n	400d9a <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400cec:	687b      	ldr	r3, [r7, #4]
  400cee:	2200      	movs	r2, #0
  400cf0:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400cf2:	683b      	ldr	r3, [r7, #0]
  400cf4:	7c1b      	ldrb	r3, [r3, #16]
  400cf6:	041b      	lsls	r3, r3, #16
  400cf8:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400cfc:	683b      	ldr	r3, [r7, #0]
  400cfe:	685b      	ldr	r3, [r3, #4]
  400d00:	021b      	lsls	r3, r3, #8
  400d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400d06:	431a      	orrs	r2, r3
  400d08:	687b      	ldr	r3, [r7, #4]
  400d0a:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400d0c:	687b      	ldr	r3, [r7, #4]
  400d0e:	2200      	movs	r2, #0
  400d10:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400d12:	683a      	ldr	r2, [r7, #0]
  400d14:	683b      	ldr	r3, [r7, #0]
  400d16:	685b      	ldr	r3, [r3, #4]
  400d18:	4619      	mov	r1, r3
  400d1a:	4610      	mov	r0, r2
  400d1c:	4b21      	ldr	r3, [pc, #132]	; (400da4 <twi_master_write+0xd8>)
  400d1e:	4798      	blx	r3
  400d20:	4602      	mov	r2, r0
  400d22:	687b      	ldr	r3, [r7, #4]
  400d24:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  400d26:	e019      	b.n	400d5c <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	6a1b      	ldr	r3, [r3, #32]
  400d2c:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400d2e:	68fb      	ldr	r3, [r7, #12]
  400d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400d34:	2b00      	cmp	r3, #0
  400d36:	d001      	beq.n	400d3c <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  400d38:	2305      	movs	r3, #5
  400d3a:	e02e      	b.n	400d9a <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  400d3c:	68fb      	ldr	r3, [r7, #12]
  400d3e:	f003 0304 	and.w	r3, r3, #4
  400d42:	2b00      	cmp	r3, #0
  400d44:	d100      	bne.n	400d48 <twi_master_write+0x7c>
			continue;
  400d46:	e009      	b.n	400d5c <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  400d48:	693b      	ldr	r3, [r7, #16]
  400d4a:	1c5a      	adds	r2, r3, #1
  400d4c:	613a      	str	r2, [r7, #16]
  400d4e:	781b      	ldrb	r3, [r3, #0]
  400d50:	461a      	mov	r2, r3
  400d52:	687b      	ldr	r3, [r7, #4]
  400d54:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  400d56:	697b      	ldr	r3, [r7, #20]
  400d58:	3b01      	subs	r3, #1
  400d5a:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  400d5c:	697b      	ldr	r3, [r7, #20]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d1e2      	bne.n	400d28 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  400d62:	687b      	ldr	r3, [r7, #4]
  400d64:	6a1b      	ldr	r3, [r3, #32]
  400d66:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400d68:	68fb      	ldr	r3, [r7, #12]
  400d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400d6e:	2b00      	cmp	r3, #0
  400d70:	d001      	beq.n	400d76 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  400d72:	2305      	movs	r3, #5
  400d74:	e011      	b.n	400d9a <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  400d76:	68fb      	ldr	r3, [r7, #12]
  400d78:	f003 0304 	and.w	r3, r3, #4
  400d7c:	2b00      	cmp	r3, #0
  400d7e:	d100      	bne.n	400d82 <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  400d80:	e7ef      	b.n	400d62 <twi_master_write+0x96>
			break;
  400d82:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400d84:	687b      	ldr	r3, [r7, #4]
  400d86:	2202      	movs	r2, #2
  400d88:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400d8a:	bf00      	nop
  400d8c:	687b      	ldr	r3, [r7, #4]
  400d8e:	6a1b      	ldr	r3, [r3, #32]
  400d90:	f003 0301 	and.w	r3, r3, #1
  400d94:	2b00      	cmp	r3, #0
  400d96:	d0f9      	beq.n	400d8c <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  400d98:	2300      	movs	r3, #0
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3718      	adds	r7, #24
  400d9e:	46bd      	mov	sp, r7
  400da0:	bd80      	pop	{r7, pc}
  400da2:	bf00      	nop
  400da4:	00400b65 	.word	0x00400b65

00400da8 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400da8:	b480      	push	{r7}
  400daa:	b083      	sub	sp, #12
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400db0:	687b      	ldr	r3, [r7, #4]
  400db2:	2280      	movs	r2, #128	; 0x80
  400db4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  400db6:	687b      	ldr	r3, [r7, #4]
  400db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400dba:	bf00      	nop
  400dbc:	370c      	adds	r7, #12
  400dbe:	46bd      	mov	sp, r7
  400dc0:	bc80      	pop	{r7}
  400dc2:	4770      	bx	lr

00400dc4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400dc4:	b480      	push	{r7}
  400dc6:	b089      	sub	sp, #36	; 0x24
  400dc8:	af00      	add	r7, sp, #0
  400dca:	60f8      	str	r0, [r7, #12]
  400dcc:	60b9      	str	r1, [r7, #8]
  400dce:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dd0:	68bb      	ldr	r3, [r7, #8]
  400dd2:	011a      	lsls	r2, r3, #4
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	429a      	cmp	r2, r3
  400dd8:	d802      	bhi.n	400de0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dda:	2310      	movs	r3, #16
  400ddc:	61fb      	str	r3, [r7, #28]
  400dde:	e001      	b.n	400de4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400de0:	2308      	movs	r3, #8
  400de2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	00da      	lsls	r2, r3, #3
  400de8:	69fb      	ldr	r3, [r7, #28]
  400dea:	68b9      	ldr	r1, [r7, #8]
  400dec:	fb01 f303 	mul.w	r3, r1, r3
  400df0:	085b      	lsrs	r3, r3, #1
  400df2:	441a      	add	r2, r3
  400df4:	69fb      	ldr	r3, [r7, #28]
  400df6:	68b9      	ldr	r1, [r7, #8]
  400df8:	fb01 f303 	mul.w	r3, r1, r3
  400dfc:	fbb2 f3f3 	udiv	r3, r2, r3
  400e00:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e02:	69bb      	ldr	r3, [r7, #24]
  400e04:	08db      	lsrs	r3, r3, #3
  400e06:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e08:	69bb      	ldr	r3, [r7, #24]
  400e0a:	f003 0307 	and.w	r3, r3, #7
  400e0e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e10:	697b      	ldr	r3, [r7, #20]
  400e12:	2b00      	cmp	r3, #0
  400e14:	d003      	beq.n	400e1e <usart_set_async_baudrate+0x5a>
  400e16:	697b      	ldr	r3, [r7, #20]
  400e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e1c:	d301      	bcc.n	400e22 <usart_set_async_baudrate+0x5e>
		return 1;
  400e1e:	2301      	movs	r3, #1
  400e20:	e00f      	b.n	400e42 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e22:	69fb      	ldr	r3, [r7, #28]
  400e24:	2b08      	cmp	r3, #8
  400e26:	d105      	bne.n	400e34 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e28:	68fb      	ldr	r3, [r7, #12]
  400e2a:	685b      	ldr	r3, [r3, #4]
  400e2c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e30:	68fb      	ldr	r3, [r7, #12]
  400e32:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e34:	693b      	ldr	r3, [r7, #16]
  400e36:	041a      	lsls	r2, r3, #16
  400e38:	697b      	ldr	r3, [r7, #20]
  400e3a:	431a      	orrs	r2, r3
  400e3c:	68fb      	ldr	r3, [r7, #12]
  400e3e:	621a      	str	r2, [r3, #32]

	return 0;
  400e40:	2300      	movs	r3, #0
}
  400e42:	4618      	mov	r0, r3
  400e44:	3724      	adds	r7, #36	; 0x24
  400e46:	46bd      	mov	sp, r7
  400e48:	bc80      	pop	{r7}
  400e4a:	4770      	bx	lr

00400e4c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	b082      	sub	sp, #8
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e54:	6878      	ldr	r0, [r7, #4]
  400e56:	4b0f      	ldr	r3, [pc, #60]	; (400e94 <usart_reset+0x48>)
  400e58:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	2200      	movs	r2, #0
  400e5e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	2200      	movs	r2, #0
  400e64:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	2200      	movs	r2, #0
  400e6a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e6c:	6878      	ldr	r0, [r7, #4]
  400e6e:	4b0a      	ldr	r3, [pc, #40]	; (400e98 <usart_reset+0x4c>)
  400e70:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e72:	6878      	ldr	r0, [r7, #4]
  400e74:	4b09      	ldr	r3, [pc, #36]	; (400e9c <usart_reset+0x50>)
  400e76:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b09      	ldr	r3, [pc, #36]	; (400ea0 <usart_reset+0x54>)
  400e7c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e7e:	6878      	ldr	r0, [r7, #4]
  400e80:	4b08      	ldr	r3, [pc, #32]	; (400ea4 <usart_reset+0x58>)
  400e82:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  400e84:	6878      	ldr	r0, [r7, #4]
  400e86:	4b08      	ldr	r3, [pc, #32]	; (400ea8 <usart_reset+0x5c>)
  400e88:	4798      	blx	r3
#endif
}
  400e8a:	bf00      	nop
  400e8c:	3708      	adds	r7, #8
  400e8e:	46bd      	mov	sp, r7
  400e90:	bd80      	pop	{r7, pc}
  400e92:	bf00      	nop
  400e94:	004010bd 	.word	0x004010bd
  400e98:	00400f49 	.word	0x00400f49
  400e9c:	00400f79 	.word	0x00400f79
  400ea0:	00400fdb 	.word	0x00400fdb
  400ea4:	0040100f 	.word	0x0040100f
  400ea8:	00400ff5 	.word	0x00400ff5

00400eac <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400eac:	b580      	push	{r7, lr}
  400eae:	b084      	sub	sp, #16
  400eb0:	af00      	add	r7, sp, #0
  400eb2:	60f8      	str	r0, [r7, #12]
  400eb4:	60b9      	str	r1, [r7, #8]
  400eb6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400eb8:	68f8      	ldr	r0, [r7, #12]
  400eba:	4b1a      	ldr	r3, [pc, #104]	; (400f24 <usart_init_rs232+0x78>)
  400ebc:	4798      	blx	r3

	ul_reg_val = 0;
  400ebe:	4b1a      	ldr	r3, [pc, #104]	; (400f28 <usart_init_rs232+0x7c>)
  400ec0:	2200      	movs	r2, #0
  400ec2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400ec4:	68bb      	ldr	r3, [r7, #8]
  400ec6:	2b00      	cmp	r3, #0
  400ec8:	d009      	beq.n	400ede <usart_init_rs232+0x32>
  400eca:	68bb      	ldr	r3, [r7, #8]
  400ecc:	681b      	ldr	r3, [r3, #0]
  400ece:	687a      	ldr	r2, [r7, #4]
  400ed0:	4619      	mov	r1, r3
  400ed2:	68f8      	ldr	r0, [r7, #12]
  400ed4:	4b15      	ldr	r3, [pc, #84]	; (400f2c <usart_init_rs232+0x80>)
  400ed6:	4798      	blx	r3
  400ed8:	4603      	mov	r3, r0
  400eda:	2b00      	cmp	r3, #0
  400edc:	d001      	beq.n	400ee2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ede:	2301      	movs	r3, #1
  400ee0:	e01b      	b.n	400f1a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	685a      	ldr	r2, [r3, #4]
  400ee6:	68bb      	ldr	r3, [r7, #8]
  400ee8:	689b      	ldr	r3, [r3, #8]
  400eea:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400eec:	68bb      	ldr	r3, [r7, #8]
  400eee:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ef0:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ef2:	68bb      	ldr	r3, [r7, #8]
  400ef4:	68db      	ldr	r3, [r3, #12]
  400ef6:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ef8:	4b0b      	ldr	r3, [pc, #44]	; (400f28 <usart_init_rs232+0x7c>)
  400efa:	681b      	ldr	r3, [r3, #0]
  400efc:	4313      	orrs	r3, r2
  400efe:	4a0a      	ldr	r2, [pc, #40]	; (400f28 <usart_init_rs232+0x7c>)
  400f00:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f02:	4b09      	ldr	r3, [pc, #36]	; (400f28 <usart_init_rs232+0x7c>)
  400f04:	681b      	ldr	r3, [r3, #0]
  400f06:	4a08      	ldr	r2, [pc, #32]	; (400f28 <usart_init_rs232+0x7c>)
  400f08:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f0a:	68fb      	ldr	r3, [r7, #12]
  400f0c:	685a      	ldr	r2, [r3, #4]
  400f0e:	4b06      	ldr	r3, [pc, #24]	; (400f28 <usart_init_rs232+0x7c>)
  400f10:	681b      	ldr	r3, [r3, #0]
  400f12:	431a      	orrs	r2, r3
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	605a      	str	r2, [r3, #4]

	return 0;
  400f18:	2300      	movs	r3, #0
}
  400f1a:	4618      	mov	r0, r3
  400f1c:	3710      	adds	r7, #16
  400f1e:	46bd      	mov	sp, r7
  400f20:	bd80      	pop	{r7, pc}
  400f22:	bf00      	nop
  400f24:	00400e4d 	.word	0x00400e4d
  400f28:	20008758 	.word	0x20008758
  400f2c:	00400dc5 	.word	0x00400dc5

00400f30 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f30:	b480      	push	{r7}
  400f32:	b083      	sub	sp, #12
  400f34:	af00      	add	r7, sp, #0
  400f36:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f38:	687b      	ldr	r3, [r7, #4]
  400f3a:	2240      	movs	r2, #64	; 0x40
  400f3c:	601a      	str	r2, [r3, #0]
}
  400f3e:	bf00      	nop
  400f40:	370c      	adds	r7, #12
  400f42:	46bd      	mov	sp, r7
  400f44:	bc80      	pop	{r7}
  400f46:	4770      	bx	lr

00400f48 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f48:	b480      	push	{r7}
  400f4a:	b083      	sub	sp, #12
  400f4c:	af00      	add	r7, sp, #0
  400f4e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2288      	movs	r2, #136	; 0x88
  400f54:	601a      	str	r2, [r3, #0]
}
  400f56:	bf00      	nop
  400f58:	370c      	adds	r7, #12
  400f5a:	46bd      	mov	sp, r7
  400f5c:	bc80      	pop	{r7}
  400f5e:	4770      	bx	lr

00400f60 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f60:	b480      	push	{r7}
  400f62:	b083      	sub	sp, #12
  400f64:	af00      	add	r7, sp, #0
  400f66:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f68:	687b      	ldr	r3, [r7, #4]
  400f6a:	2210      	movs	r2, #16
  400f6c:	601a      	str	r2, [r3, #0]
}
  400f6e:	bf00      	nop
  400f70:	370c      	adds	r7, #12
  400f72:	46bd      	mov	sp, r7
  400f74:	bc80      	pop	{r7}
  400f76:	4770      	bx	lr

00400f78 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f78:	b480      	push	{r7}
  400f7a:	b083      	sub	sp, #12
  400f7c:	af00      	add	r7, sp, #0
  400f7e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f80:	687b      	ldr	r3, [r7, #4]
  400f82:	2224      	movs	r2, #36	; 0x24
  400f84:	601a      	str	r2, [r3, #0]
}
  400f86:	bf00      	nop
  400f88:	370c      	adds	r7, #12
  400f8a:	46bd      	mov	sp, r7
  400f8c:	bc80      	pop	{r7}
  400f8e:	4770      	bx	lr

00400f90 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400f90:	b480      	push	{r7}
  400f92:	b083      	sub	sp, #12
  400f94:	af00      	add	r7, sp, #0
  400f96:	6078      	str	r0, [r7, #4]
  400f98:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  400f9a:	687b      	ldr	r3, [r7, #4]
  400f9c:	683a      	ldr	r2, [r7, #0]
  400f9e:	609a      	str	r2, [r3, #8]
}
  400fa0:	bf00      	nop
  400fa2:	370c      	adds	r7, #12
  400fa4:	46bd      	mov	sp, r7
  400fa6:	bc80      	pop	{r7}
  400fa8:	4770      	bx	lr

00400faa <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400faa:	b480      	push	{r7}
  400fac:	b083      	sub	sp, #12
  400fae:	af00      	add	r7, sp, #0
  400fb0:	6078      	str	r0, [r7, #4]
  400fb2:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  400fb4:	687b      	ldr	r3, [r7, #4]
  400fb6:	683a      	ldr	r2, [r7, #0]
  400fb8:	60da      	str	r2, [r3, #12]
}
  400fba:	bf00      	nop
  400fbc:	370c      	adds	r7, #12
  400fbe:	46bd      	mov	sp, r7
  400fc0:	bc80      	pop	{r7}
  400fc2:	4770      	bx	lr

00400fc4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fc4:	b480      	push	{r7}
  400fc6:	b083      	sub	sp, #12
  400fc8:	af00      	add	r7, sp, #0
  400fca:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fcc:	687b      	ldr	r3, [r7, #4]
  400fce:	695b      	ldr	r3, [r3, #20]
}
  400fd0:	4618      	mov	r0, r3
  400fd2:	370c      	adds	r7, #12
  400fd4:	46bd      	mov	sp, r7
  400fd6:	bc80      	pop	{r7}
  400fd8:	4770      	bx	lr

00400fda <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fda:	b480      	push	{r7}
  400fdc:	b083      	sub	sp, #12
  400fde:	af00      	add	r7, sp, #0
  400fe0:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fe2:	687b      	ldr	r3, [r7, #4]
  400fe4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fe8:	601a      	str	r2, [r3, #0]
}
  400fea:	bf00      	nop
  400fec:	370c      	adds	r7, #12
  400fee:	46bd      	mov	sp, r7
  400ff0:	bc80      	pop	{r7}
  400ff2:	4770      	bx	lr

00400ff4 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  400ff4:	b480      	push	{r7}
  400ff6:	b083      	sub	sp, #12
  400ff8:	af00      	add	r7, sp, #0
  400ffa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  400ffc:	687b      	ldr	r3, [r7, #4]
  400ffe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401002:	601a      	str	r2, [r3, #0]
}
  401004:	bf00      	nop
  401006:	370c      	adds	r7, #12
  401008:	46bd      	mov	sp, r7
  40100a:	bc80      	pop	{r7}
  40100c:	4770      	bx	lr

0040100e <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40100e:	b480      	push	{r7}
  401010:	b083      	sub	sp, #12
  401012:	af00      	add	r7, sp, #0
  401014:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401016:	687b      	ldr	r3, [r7, #4]
  401018:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40101c:	601a      	str	r2, [r3, #0]
}
  40101e:	bf00      	nop
  401020:	370c      	adds	r7, #12
  401022:	46bd      	mov	sp, r7
  401024:	bc80      	pop	{r7}
  401026:	4770      	bx	lr

00401028 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  401028:	b480      	push	{r7}
  40102a:	b083      	sub	sp, #12
  40102c:	af00      	add	r7, sp, #0
  40102e:	6078      	str	r0, [r7, #4]
  401030:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401032:	bf00      	nop
  401034:	687b      	ldr	r3, [r7, #4]
  401036:	695b      	ldr	r3, [r3, #20]
  401038:	f003 0302 	and.w	r3, r3, #2
  40103c:	2b00      	cmp	r3, #0
  40103e:	d0f9      	beq.n	401034 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401040:	683b      	ldr	r3, [r7, #0]
  401042:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	61da      	str	r2, [r3, #28]

	return 0;
  40104a:	2300      	movs	r3, #0
}
  40104c:	4618      	mov	r0, r3
  40104e:	370c      	adds	r7, #12
  401050:	46bd      	mov	sp, r7
  401052:	bc80      	pop	{r7}
  401054:	4770      	bx	lr
	...

00401058 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  401058:	b580      	push	{r7, lr}
  40105a:	b082      	sub	sp, #8
  40105c:	af00      	add	r7, sp, #0
  40105e:	6078      	str	r0, [r7, #4]
  401060:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  401062:	e007      	b.n	401074 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  401064:	683b      	ldr	r3, [r7, #0]
  401066:	1c5a      	adds	r2, r3, #1
  401068:	603a      	str	r2, [r7, #0]
  40106a:	781b      	ldrb	r3, [r3, #0]
  40106c:	4619      	mov	r1, r3
  40106e:	6878      	ldr	r0, [r7, #4]
  401070:	4b04      	ldr	r3, [pc, #16]	; (401084 <usart_write_line+0x2c>)
  401072:	4798      	blx	r3
	while (*string != '\0') {
  401074:	683b      	ldr	r3, [r7, #0]
  401076:	781b      	ldrb	r3, [r3, #0]
  401078:	2b00      	cmp	r3, #0
  40107a:	d1f3      	bne.n	401064 <usart_write_line+0xc>
	}
}
  40107c:	bf00      	nop
  40107e:	3708      	adds	r7, #8
  401080:	46bd      	mov	sp, r7
  401082:	bd80      	pop	{r7, pc}
  401084:	00401029 	.word	0x00401029

00401088 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401088:	b480      	push	{r7}
  40108a:	b083      	sub	sp, #12
  40108c:	af00      	add	r7, sp, #0
  40108e:	6078      	str	r0, [r7, #4]
  401090:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401092:	687b      	ldr	r3, [r7, #4]
  401094:	695b      	ldr	r3, [r3, #20]
  401096:	f003 0301 	and.w	r3, r3, #1
  40109a:	2b00      	cmp	r3, #0
  40109c:	d101      	bne.n	4010a2 <usart_read+0x1a>
		return 1;
  40109e:	2301      	movs	r3, #1
  4010a0:	e006      	b.n	4010b0 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4010a2:	687b      	ldr	r3, [r7, #4]
  4010a4:	699b      	ldr	r3, [r3, #24]
  4010a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4010aa:	683b      	ldr	r3, [r7, #0]
  4010ac:	601a      	str	r2, [r3, #0]

	return 0;
  4010ae:	2300      	movs	r3, #0
}
  4010b0:	4618      	mov	r0, r3
  4010b2:	370c      	adds	r7, #12
  4010b4:	46bd      	mov	sp, r7
  4010b6:	bc80      	pop	{r7}
  4010b8:	4770      	bx	lr
	...

004010bc <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4010bc:	b480      	push	{r7}
  4010be:	b083      	sub	sp, #12
  4010c0:	af00      	add	r7, sp, #0
  4010c2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010c4:	687b      	ldr	r3, [r7, #4]
  4010c6:	4a04      	ldr	r2, [pc, #16]	; (4010d8 <usart_disable_writeprotect+0x1c>)
  4010c8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4010cc:	bf00      	nop
  4010ce:	370c      	adds	r7, #12
  4010d0:	46bd      	mov	sp, r7
  4010d2:	bc80      	pop	{r7}
  4010d4:	4770      	bx	lr
  4010d6:	bf00      	nop
  4010d8:	55534100 	.word	0x55534100

004010dc <NVIC_EnableIRQ>:
{
  4010dc:	b480      	push	{r7}
  4010de:	b083      	sub	sp, #12
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	4603      	mov	r3, r0
  4010e4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4010e6:	4908      	ldr	r1, [pc, #32]	; (401108 <NVIC_EnableIRQ+0x2c>)
  4010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4010ec:	095b      	lsrs	r3, r3, #5
  4010ee:	79fa      	ldrb	r2, [r7, #7]
  4010f0:	f002 021f 	and.w	r2, r2, #31
  4010f4:	2001      	movs	r0, #1
  4010f6:	fa00 f202 	lsl.w	r2, r0, r2
  4010fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4010fe:	bf00      	nop
  401100:	370c      	adds	r7, #12
  401102:	46bd      	mov	sp, r7
  401104:	bc80      	pop	{r7}
  401106:	4770      	bx	lr
  401108:	e000e100 	.word	0xe000e100

0040110c <NVIC_DisableIRQ>:
{
  40110c:	b480      	push	{r7}
  40110e:	b083      	sub	sp, #12
  401110:	af00      	add	r7, sp, #0
  401112:	4603      	mov	r3, r0
  401114:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401116:	4909      	ldr	r1, [pc, #36]	; (40113c <NVIC_DisableIRQ+0x30>)
  401118:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40111c:	095b      	lsrs	r3, r3, #5
  40111e:	79fa      	ldrb	r2, [r7, #7]
  401120:	f002 021f 	and.w	r2, r2, #31
  401124:	2001      	movs	r0, #1
  401126:	fa00 f202 	lsl.w	r2, r0, r2
  40112a:	3320      	adds	r3, #32
  40112c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401130:	bf00      	nop
  401132:	370c      	adds	r7, #12
  401134:	46bd      	mov	sp, r7
  401136:	bc80      	pop	{r7}
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	e000e100 	.word	0xe000e100

00401140 <NVIC_ClearPendingIRQ>:
{
  401140:	b480      	push	{r7}
  401142:	b083      	sub	sp, #12
  401144:	af00      	add	r7, sp, #0
  401146:	4603      	mov	r3, r0
  401148:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40114a:	4909      	ldr	r1, [pc, #36]	; (401170 <NVIC_ClearPendingIRQ+0x30>)
  40114c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401150:	095b      	lsrs	r3, r3, #5
  401152:	79fa      	ldrb	r2, [r7, #7]
  401154:	f002 021f 	and.w	r2, r2, #31
  401158:	2001      	movs	r0, #1
  40115a:	fa00 f202 	lsl.w	r2, r0, r2
  40115e:	3360      	adds	r3, #96	; 0x60
  401160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401164:	bf00      	nop
  401166:	370c      	adds	r7, #12
  401168:	46bd      	mov	sp, r7
  40116a:	bc80      	pop	{r7}
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	e000e100 	.word	0xe000e100

00401174 <NVIC_SetPriority>:
{
  401174:	b480      	push	{r7}
  401176:	b083      	sub	sp, #12
  401178:	af00      	add	r7, sp, #0
  40117a:	4603      	mov	r3, r0
  40117c:	6039      	str	r1, [r7, #0]
  40117e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401180:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401184:	2b00      	cmp	r3, #0
  401186:	da0b      	bge.n	4011a0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401188:	490d      	ldr	r1, [pc, #52]	; (4011c0 <NVIC_SetPriority+0x4c>)
  40118a:	79fb      	ldrb	r3, [r7, #7]
  40118c:	f003 030f 	and.w	r3, r3, #15
  401190:	3b04      	subs	r3, #4
  401192:	683a      	ldr	r2, [r7, #0]
  401194:	b2d2      	uxtb	r2, r2
  401196:	0112      	lsls	r2, r2, #4
  401198:	b2d2      	uxtb	r2, r2
  40119a:	440b      	add	r3, r1
  40119c:	761a      	strb	r2, [r3, #24]
}
  40119e:	e009      	b.n	4011b4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4011a0:	4908      	ldr	r1, [pc, #32]	; (4011c4 <NVIC_SetPriority+0x50>)
  4011a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011a6:	683a      	ldr	r2, [r7, #0]
  4011a8:	b2d2      	uxtb	r2, r2
  4011aa:	0112      	lsls	r2, r2, #4
  4011ac:	b2d2      	uxtb	r2, r2
  4011ae:	440b      	add	r3, r1
  4011b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4011b4:	bf00      	nop
  4011b6:	370c      	adds	r7, #12
  4011b8:	46bd      	mov	sp, r7
  4011ba:	bc80      	pop	{r7}
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop
  4011c0:	e000ed00 	.word	0xe000ed00
  4011c4:	e000e100 	.word	0xe000e100

004011c8 <osc_get_rate>:
{
  4011c8:	b480      	push	{r7}
  4011ca:	b083      	sub	sp, #12
  4011cc:	af00      	add	r7, sp, #0
  4011ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4011d0:	687b      	ldr	r3, [r7, #4]
  4011d2:	2b07      	cmp	r3, #7
  4011d4:	d825      	bhi.n	401222 <osc_get_rate+0x5a>
  4011d6:	a201      	add	r2, pc, #4	; (adr r2, 4011dc <osc_get_rate+0x14>)
  4011d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4011dc:	004011fd 	.word	0x004011fd
  4011e0:	00401203 	.word	0x00401203
  4011e4:	00401209 	.word	0x00401209
  4011e8:	0040120f 	.word	0x0040120f
  4011ec:	00401213 	.word	0x00401213
  4011f0:	00401217 	.word	0x00401217
  4011f4:	0040121b 	.word	0x0040121b
  4011f8:	0040121f 	.word	0x0040121f
		return OSC_SLCK_32K_RC_HZ;
  4011fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401200:	e010      	b.n	401224 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401206:	e00d      	b.n	401224 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401208:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40120c:	e00a      	b.n	401224 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40120e:	4b08      	ldr	r3, [pc, #32]	; (401230 <osc_get_rate+0x68>)
  401210:	e008      	b.n	401224 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401212:	4b08      	ldr	r3, [pc, #32]	; (401234 <osc_get_rate+0x6c>)
  401214:	e006      	b.n	401224 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401216:	4b08      	ldr	r3, [pc, #32]	; (401238 <osc_get_rate+0x70>)
  401218:	e004      	b.n	401224 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40121a:	4b07      	ldr	r3, [pc, #28]	; (401238 <osc_get_rate+0x70>)
  40121c:	e002      	b.n	401224 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40121e:	4b06      	ldr	r3, [pc, #24]	; (401238 <osc_get_rate+0x70>)
  401220:	e000      	b.n	401224 <osc_get_rate+0x5c>
	return 0;
  401222:	2300      	movs	r3, #0
}
  401224:	4618      	mov	r0, r3
  401226:	370c      	adds	r7, #12
  401228:	46bd      	mov	sp, r7
  40122a:	bc80      	pop	{r7}
  40122c:	4770      	bx	lr
  40122e:	bf00      	nop
  401230:	003d0900 	.word	0x003d0900
  401234:	007a1200 	.word	0x007a1200
  401238:	00b71b00 	.word	0x00b71b00

0040123c <sysclk_get_main_hz>:
{
  40123c:	b580      	push	{r7, lr}
  40123e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401240:	2006      	movs	r0, #6
  401242:	4b04      	ldr	r3, [pc, #16]	; (401254 <sysclk_get_main_hz+0x18>)
  401244:	4798      	blx	r3
  401246:	4602      	mov	r2, r0
  401248:	4613      	mov	r3, r2
  40124a:	009b      	lsls	r3, r3, #2
  40124c:	4413      	add	r3, r2
  40124e:	009b      	lsls	r3, r3, #2
}
  401250:	4618      	mov	r0, r3
  401252:	bd80      	pop	{r7, pc}
  401254:	004011c9 	.word	0x004011c9

00401258 <sysclk_get_cpu_hz>:
{
  401258:	b580      	push	{r7, lr}
  40125a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40125c:	4b02      	ldr	r3, [pc, #8]	; (401268 <sysclk_get_cpu_hz+0x10>)
  40125e:	4798      	blx	r3
  401260:	4603      	mov	r3, r0
  401262:	085b      	lsrs	r3, r3, #1
}
  401264:	4618      	mov	r0, r3
  401266:	bd80      	pop	{r7, pc}
  401268:	0040123d 	.word	0x0040123d

0040126c <handler_vsync>:

/**
 * \brief Handler for vertical synchronisation using by the OV2640 image
 * sensor.
 */
void handler_vsync(uint32_t ul_id, uint32_t ul_mask) {
  40126c:	b480      	push	{r7}
  40126e:	b083      	sub	sp, #12
  401270:	af00      	add	r7, sp, #0
  401272:	6078      	str	r0, [r7, #4]
  401274:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	vsync_rising_edge_flag = true;
  401276:	4b04      	ldr	r3, [pc, #16]	; (401288 <handler_vsync+0x1c>)
  401278:	2201      	movs	r2, #1
  40127a:	601a      	str	r2, [r3, #0]
}
  40127c:	bf00      	nop
  40127e:	370c      	adds	r7, #12
  401280:	46bd      	mov	sp, r7
  401282:	bc80      	pop	{r7}
  401284:	4770      	bx	lr
  401286:	bf00      	nop
  401288:	2000875c 	.word	0x2000875c

0040128c <configure_vsync>:

/**
 * \brief Intialize Vsync_Handler.
 */
void configure_vsync(void) {
  40128c:	b590      	push	{r4, r7, lr}
  40128e:	b083      	sub	sp, #12
  401290:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV_VSYNC_PIO, OV_VSYNC_ID, OV_VSYNC_MASK,
  401292:	4b08      	ldr	r3, [pc, #32]	; (4012b4 <configure_vsync+0x28>)
  401294:	9300      	str	r3, [sp, #0]
  401296:	2301      	movs	r3, #1
  401298:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40129c:	210b      	movs	r1, #11
  40129e:	4806      	ldr	r0, [pc, #24]	; (4012b8 <configure_vsync+0x2c>)
  4012a0:	4c06      	ldr	r4, [pc, #24]	; (4012bc <configure_vsync+0x30>)
  4012a2:	47a0      	blx	r4
			OV_VSYNC_TYPE, handler_vsync);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type) OV_VSYNC_ID);
  4012a4:	200b      	movs	r0, #11
  4012a6:	4b06      	ldr	r3, [pc, #24]	; (4012c0 <configure_vsync+0x34>)
  4012a8:	4798      	blx	r3
}
  4012aa:	bf00      	nop
  4012ac:	3704      	adds	r7, #4
  4012ae:	46bd      	mov	sp, r7
  4012b0:	bd90      	pop	{r4, r7, pc}
  4012b2:	bf00      	nop
  4012b4:	0040126d 	.word	0x0040126d
  4012b8:	400e0e00 	.word	0x400e0e00
  4012bc:	00400919 	.word	0x00400919
  4012c0:	004010dd 	.word	0x004010dd

004012c4 <configure_twi>:

/**
 * \brief Configures TWI.
 */
void configure_twi(void) {
  4012c4:	b580      	push	{r7, lr}
  4012c6:	b084      	sub	sp, #16
  4012c8:	af00      	add	r7, sp, #0
	twi_options_t opt;

	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  4012ca:	2013      	movs	r0, #19
  4012cc:	4b0e      	ldr	r3, [pc, #56]	; (401308 <configure_twi+0x44>)
  4012ce:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  4012d0:	4b0e      	ldr	r3, [pc, #56]	; (40130c <configure_twi+0x48>)
  4012d2:	4798      	blx	r3
  4012d4:	4603      	mov	r3, r0
  4012d6:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  4012d8:	4b0d      	ldr	r3, [pc, #52]	; (401310 <configure_twi+0x4c>)
  4012da:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  4012dc:	1d3b      	adds	r3, r7, #4
  4012de:	4619      	mov	r1, r3
  4012e0:	480c      	ldr	r0, [pc, #48]	; (401314 <configure_twi+0x50>)
  4012e2:	4b0d      	ldr	r3, [pc, #52]	; (401318 <configure_twi+0x54>)
  4012e4:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  4012e6:	2013      	movs	r0, #19
  4012e8:	4b0c      	ldr	r3, [pc, #48]	; (40131c <configure_twi+0x58>)
  4012ea:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  4012ec:	2013      	movs	r0, #19
  4012ee:	4b0c      	ldr	r3, [pc, #48]	; (401320 <configure_twi+0x5c>)
  4012f0:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  4012f2:	2100      	movs	r1, #0
  4012f4:	2013      	movs	r0, #19
  4012f6:	4b0b      	ldr	r3, [pc, #44]	; (401324 <configure_twi+0x60>)
  4012f8:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  4012fa:	2013      	movs	r0, #19
  4012fc:	4b0a      	ldr	r3, [pc, #40]	; (401328 <configure_twi+0x64>)
  4012fe:	4798      	blx	r3
}
  401300:	bf00      	nop
  401302:	3710      	adds	r7, #16
  401304:	46bd      	mov	sp, r7
  401306:	bd80      	pop	{r7, pc}
  401308:	0040342d 	.word	0x0040342d
  40130c:	00401259 	.word	0x00401259
  401310:	000186a0 	.word	0x000186a0
  401314:	40018000 	.word	0x40018000
  401318:	00400a0d 	.word	0x00400a0d
  40131c:	0040110d 	.word	0x0040110d
  401320:	00401141 	.word	0x00401141
  401324:	00401175 	.word	0x00401175
  401328:	004010dd 	.word	0x004010dd

0040132c <init_pio_capture>:

/**
 * \brief Configuration and initialization of parallel capture.
 */
void init_pio_capture(Pio *p_pio, uint32_t ul_id) {
  40132c:	b580      	push	{r7, lr}
  40132e:	b082      	sub	sp, #8
  401330:	af00      	add	r7, sp, #0
  401332:	6078      	str	r0, [r7, #4]
  401334:	6039      	str	r1, [r7, #0]
	/* Enable periphral clock */
	pmc_enable_periph_clk(ul_id);
  401336:	6838      	ldr	r0, [r7, #0]
  401338:	4b1a      	ldr	r3, [pc, #104]	; (4013a4 <init_pio_capture+0x78>)
  40133a:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  40133c:	687b      	ldr	r3, [r7, #4]
  40133e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401342:	f023 0201 	bic.w	r2, r3, #1
  401346:	687b      	ldr	r3, [r7, #4]
  401348:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  40134c:	687b      	ldr	r3, [r7, #4]
  40134e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  401352:	f043 0208 	orr.w	r2, r3, #8
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  40135c:	687b      	ldr	r3, [r7, #4]
  40135e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401362:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  40136c:	687b      	ldr	r3, [r7, #4]
  40136e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401372:	f043 0220 	orr.w	r2, r3, #32
  401376:	687b      	ldr	r3, [r7, #4]
  401378:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  40137c:	687b      	ldr	r3, [r7, #4]
  40137e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401382:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  401386:	687b      	ldr	r3, [r7, #4]
  401388:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  40138c:	687b      	ldr	r3, [r7, #4]
  40138e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401392:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  401396:	687b      	ldr	r3, [r7, #4]
  401398:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
}
  40139c:	bf00      	nop
  40139e:	3708      	adds	r7, #8
  4013a0:	46bd      	mov	sp, r7
  4013a2:	bd80      	pop	{r7, pc}
  4013a4:	0040342d 	.word	0x0040342d

004013a8 <init_camera>:

/**
 * \brief Initialize camera.
 */
void init_camera(void) {
  4013a8:	b580      	push	{r7, lr}
  4013aa:	af00      	add	r7, sp, #0
	pmc_enable_pllbck(7, 0x1, 1); /* PLLA work at 96 Mhz */
  4013ac:	2201      	movs	r2, #1
  4013ae:	2101      	movs	r1, #1
  4013b0:	2007      	movs	r0, #7
  4013b2:	4b0d      	ldr	r3, [pc, #52]	; (4013e8 <init_camera+0x40>)
  4013b4:	4798      	blx	r3

	configure_vsync();
  4013b6:	4b0d      	ldr	r3, [pc, #52]	; (4013ec <init_camera+0x44>)
  4013b8:	4798      	blx	r3
	init_pio_capture(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  4013ba:	210b      	movs	r1, #11
  4013bc:	480c      	ldr	r0, [pc, #48]	; (4013f0 <init_camera+0x48>)
  4013be:	4b0d      	ldr	r3, [pc, #52]	; (4013f4 <init_camera+0x4c>)
  4013c0:	4798      	blx	r3
	
	/* Init PCK1 to work at 24 Mhz - 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  4013c2:	4b0d      	ldr	r3, [pc, #52]	; (4013f8 <init_camera+0x50>)
  4013c4:	2223      	movs	r2, #35	; 0x23
  4013c6:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  4013c8:	4b0b      	ldr	r3, [pc, #44]	; (4013f8 <init_camera+0x50>)
  4013ca:	f44f 7200 	mov.w	r2, #512	; 0x200
  4013ce:	601a      	str	r2, [r3, #0]
	
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  4013d0:	bf00      	nop
  4013d2:	4b09      	ldr	r3, [pc, #36]	; (4013f8 <init_camera+0x50>)
  4013d4:	689b      	ldr	r3, [r3, #8]
  4013d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d0f9      	beq.n	4013d2 <init_camera+0x2a>
	}

	configure_twi();
  4013de:	4b07      	ldr	r3, [pc, #28]	; (4013fc <init_camera+0x54>)
  4013e0:	4798      	blx	r3
}
  4013e2:	bf00      	nop
  4013e4:	bd80      	pop	{r7, pc}
  4013e6:	bf00      	nop
  4013e8:	004033ad 	.word	0x004033ad
  4013ec:	0040128d 	.word	0x0040128d
  4013f0:	400e0e00 	.word	0x400e0e00
  4013f4:	0040132d 	.word	0x0040132d
  4013f8:	400e0400 	.word	0x400e0400
  4013fc:	004012c5 	.word	0x004012c5

00401400 <configure_camera>:

/**
 * \brief Configure camera.
 */	
void configure_camera(void) {
  401400:	b580      	push	{r7, lr}
  401402:	b086      	sub	sp, #24
  401404:	af00      	add	r7, sp, #0
	init_camera();
  401406:	4b1b      	ldr	r3, [pc, #108]	; (401474 <configure_camera+0x74>)
  401408:	4798      	blx	r3
	/* ov2640 Initialization */
	// First, make sure reg 0xFF=1
	const uint8_t cont_reg_val = 1;
  40140a:	2301      	movs	r3, #1
  40140c:	75fb      	strb	r3, [r7, #23]
	twi_packet_t init_packet = 
  40140e:	463b      	mov	r3, r7
  401410:	2200      	movs	r2, #0
  401412:	601a      	str	r2, [r3, #0]
  401414:	605a      	str	r2, [r3, #4]
  401416:	609a      	str	r2, [r3, #8]
  401418:	60da      	str	r2, [r3, #12]
  40141a:	611a      	str	r2, [r3, #16]
  40141c:	23ff      	movs	r3, #255	; 0xff
  40141e:	703b      	strb	r3, [r7, #0]
  401420:	2301      	movs	r3, #1
  401422:	607b      	str	r3, [r7, #4]
  401424:	f107 0317 	add.w	r3, r7, #23
  401428:	60bb      	str	r3, [r7, #8]
  40142a:	2301      	movs	r3, #1
  40142c:	60fb      	str	r3, [r7, #12]
  40142e:	2330      	movs	r3, #48	; 0x30
  401430:	743b      	strb	r3, [r7, #16]
		.addr_length  = 1,                         // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,     // TWI slave bus address
		.buffer       = &cont_reg_val,             // transfer data destination buffer
		.length       = 1                          // transfer data size (bytes)
	};
	ov_write_reg(BOARD_TWI, &init_packet);
  401432:	463b      	mov	r3, r7
  401434:	4619      	mov	r1, r3
  401436:	4810      	ldr	r0, [pc, #64]	; (401478 <configure_camera+0x78>)
  401438:	4b10      	ldr	r3, [pc, #64]	; (40147c <configure_camera+0x7c>)
  40143a:	4798      	blx	r3
	
	while (ov_init(BOARD_TWI) == 1) {}
  40143c:	bf00      	nop
  40143e:	480e      	ldr	r0, [pc, #56]	; (401478 <configure_camera+0x78>)
  401440:	4b0f      	ldr	r3, [pc, #60]	; (401480 <configure_camera+0x80>)
  401442:	4798      	blx	r3
  401444:	4603      	mov	r3, r0
  401446:	2b01      	cmp	r3, #1
  401448:	d0f9      	beq.n	40143e <configure_camera+0x3e>

	/* ov2640 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  40144a:	2100      	movs	r1, #0
  40144c:	480a      	ldr	r0, [pc, #40]	; (401478 <configure_camera+0x78>)
  40144e:	4b0d      	ldr	r3, [pc, #52]	; (401484 <configure_camera+0x84>)
  401450:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  401452:	2101      	movs	r1, #1
  401454:	4808      	ldr	r0, [pc, #32]	; (401478 <configure_camera+0x78>)
  401456:	4b0b      	ldr	r3, [pc, #44]	; (401484 <configure_camera+0x84>)
  401458:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  40145a:	2102      	movs	r1, #2
  40145c:	4806      	ldr	r0, [pc, #24]	; (401478 <configure_camera+0x78>)
  40145e:	4b09      	ldr	r3, [pc, #36]	; (401484 <configure_camera+0x84>)
  401460:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480);
  401462:	2104      	movs	r1, #4
  401464:	4804      	ldr	r0, [pc, #16]	; (401478 <configure_camera+0x78>)
  401466:	4b07      	ldr	r3, [pc, #28]	; (401484 <configure_camera+0x84>)
  401468:	4798      	blx	r3
}   
  40146a:	bf00      	nop
  40146c:	3718      	adds	r7, #24
  40146e:	46bd      	mov	sp, r7
  401470:	bd80      	pop	{r7, pc}
  401472:	bf00      	nop
  401474:	004013a9 	.word	0x004013a9
  401478:	40018000 	.word	0x40018000
  40147c:	0040186d 	.word	0x0040186d
  401480:	00401965 	.word	0x00401965
  401484:	004019f1 	.word	0x004019f1

00401488 <capture_pio>:
 *
 * \param p_pio PIO instance which will capture data from OV2640 image sensor.
 * \param p_uc_buf Buffer address where captured data must be stored.
 * \param ul_size Data frame size.
 */
uint8_t capture_pio(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size) {
  401488:	b480      	push	{r7}
  40148a:	b085      	sub	sp, #20
  40148c:	af00      	add	r7, sp, #0
  40148e:	60f8      	str	r0, [r7, #12]
  401490:	60b9      	str	r1, [r7, #8]
  401492:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  401494:	68fb      	ldr	r3, [r7, #12]
  401496:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  40149a:	2b00      	cmp	r3, #0
  40149c:	d112      	bne.n	4014c4 <capture_pio+0x3c>
  40149e:	68fb      	ldr	r3, [r7, #12]
  4014a0:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d10d      	bne.n	4014c4 <capture_pio+0x3c>
		p_pio->PIO_RPR = (uint32_t)image_dest_buffer_ptr;
  4014a8:	4a11      	ldr	r2, [pc, #68]	; (4014f0 <capture_pio+0x68>)
  4014aa:	68fb      	ldr	r3, [r7, #12]
  4014ac:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  4014b0:	68fb      	ldr	r3, [r7, #12]
  4014b2:	687a      	ldr	r2, [r7, #4]
  4014b4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  4014b8:	68fb      	ldr	r3, [r7, #12]
  4014ba:	2201      	movs	r2, #1
  4014bc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  4014c0:	2301      	movs	r3, #1
  4014c2:	e00f      	b.n	4014e4 <capture_pio+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  4014c4:	68fb      	ldr	r3, [r7, #12]
  4014c6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  4014ca:	2b00      	cmp	r3, #0
  4014cc:	d109      	bne.n	4014e2 <capture_pio+0x5a>
		p_pio->PIO_RNPR = (uint32_t)image_dest_buffer_ptr;
  4014ce:	4a08      	ldr	r2, [pc, #32]	; (4014f0 <capture_pio+0x68>)
  4014d0:	68fb      	ldr	r3, [r7, #12]
  4014d2:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  4014d6:	68fb      	ldr	r3, [r7, #12]
  4014d8:	687a      	ldr	r2, [r7, #4]
  4014da:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  4014de:	2301      	movs	r3, #1
  4014e0:	e000      	b.n	4014e4 <capture_pio+0x5c>
		} else {
		return 0;
  4014e2:	2300      	movs	r3, #0
	}
}
  4014e4:	4618      	mov	r0, r3
  4014e6:	3714      	adds	r7, #20
  4014e8:	46bd      	mov	sp, r7
  4014ea:	bc80      	pop	{r7}
  4014ec:	4770      	bx	lr
  4014ee:	bf00      	nop
  4014f0:	20008760 	.word	0x20008760

004014f4 <start_capture>:

/**
 * \brief Start picture capture.
 */
void start_capture(void) {
  4014f4:	b580      	push	{r7, lr}
  4014f6:	b082      	sub	sp, #8
  4014f8:	af00      	add	r7, sp, #0
	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV_VSYNC_PIO, OV_VSYNC_MASK);
  4014fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4014fe:	4818      	ldr	r0, [pc, #96]	; (401560 <start_capture+0x6c>)
  401500:	4b18      	ldr	r3, [pc, #96]	; (401564 <start_capture+0x70>)
  401502:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait vsync_rising_edge_flag = 1 before start process*/
	// not really busy waiting in a meaningful sense
	while (!vsync_rising_edge_flag) {}
  401504:	bf00      	nop
  401506:	4b18      	ldr	r3, [pc, #96]	; (401568 <start_capture+0x74>)
  401508:	681b      	ldr	r3, [r3, #0]
  40150a:	2b00      	cmp	r3, #0
  40150c:	d0fb      	beq.n	401506 <start_capture+0x12>
	
	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV_VSYNC_PIO, OV_VSYNC_MASK);
  40150e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401512:	4813      	ldr	r0, [pc, #76]	; (401560 <start_capture+0x6c>)
  401514:	4b15      	ldr	r3, [pc, #84]	; (40156c <start_capture+0x78>)
  401516:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(OV_DATA_BUS_PIO);
  401518:	4811      	ldr	r0, [pc, #68]	; (401560 <start_capture+0x6c>)
  40151a:	4b15      	ldr	r3, [pc, #84]	; (401570 <start_capture+0x7c>)
  40151c:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	capture_pio(OV_DATA_BUS_PIO, image_dest_buffer_ptr, CAM_BUFFER_SIZE/4);
  40151e:	f241 3288 	movw	r2, #5000	; 0x1388
  401522:	4914      	ldr	r1, [pc, #80]	; (401574 <start_capture+0x80>)
  401524:	480e      	ldr	r0, [pc, #56]	; (401560 <start_capture+0x6c>)
  401526:	4b14      	ldr	r3, [pc, #80]	; (401578 <start_capture+0x84>)
  401528:	4798      	blx	r3
	
	uint32_t counter = 0;
  40152a:	2300      	movs	r3, #0
  40152c:	607b      	str	r3, [r7, #4]
	/* Wait end of capture*/
	while (!((OV_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  40152e:	e006      	b.n	40153e <start_capture+0x4a>
			PIO_PCIMR_RXBUFF)) {
		counter += send_audio_packet(); // send one audio packet if available
  401530:	4b12      	ldr	r3, [pc, #72]	; (40157c <start_capture+0x88>)
  401532:	4798      	blx	r3
  401534:	4603      	mov	r3, r0
  401536:	461a      	mov	r2, r3
  401538:	687b      	ldr	r3, [r7, #4]
  40153a:	4413      	add	r3, r2
  40153c:	607b      	str	r3, [r7, #4]
	while (!((OV_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  40153e:	4b08      	ldr	r3, [pc, #32]	; (401560 <start_capture+0x6c>)
  401540:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401544:	f003 0308 	and.w	r3, r3, #8
  401548:	2b08      	cmp	r3, #8
  40154a:	d1f1      	bne.n	401530 <start_capture+0x3c>
		// send 0-10 packets here - useful but not killer
	}

	/* Disable pio capture*/
	pio_capture_disable(OV_DATA_BUS_PIO);
  40154c:	4804      	ldr	r0, [pc, #16]	; (401560 <start_capture+0x6c>)
  40154e:	4b0c      	ldr	r3, [pc, #48]	; (401580 <start_capture+0x8c>)
  401550:	4798      	blx	r3

	/* Reset vsync flag*/
	vsync_rising_edge_flag = false;
  401552:	4b05      	ldr	r3, [pc, #20]	; (401568 <start_capture+0x74>)
  401554:	2200      	movs	r2, #0
  401556:	601a      	str	r2, [r3, #0]
}
  401558:	bf00      	nop
  40155a:	3708      	adds	r7, #8
  40155c:	46bd      	mov	sp, r7
  40155e:	bd80      	pop	{r7, pc}
  401560:	400e0e00 	.word	0x400e0e00
  401564:	00402f03 	.word	0x00402f03
  401568:	2000875c 	.word	0x2000875c
  40156c:	00402f1d 	.word	0x00402f1d
  401570:	00403139 	.word	0x00403139
  401574:	20008760 	.word	0x20008760
  401578:	00401489 	.word	0x00401489
  40157c:	00402439 	.word	0x00402439
  401580:	00403165 	.word	0x00403165

00401584 <find_image_len>:

/**
 *  \brief Finds image len.
	Returns a uint32_t for the length
 */
uint32_t find_image_len(void) {
  401584:	b480      	push	{r7}
  401586:	b083      	sub	sp, #12
  401588:	af00      	add	r7, sp, #0
	uint16_t *reading_ptr =  image_dest_buffer_ptr;
  40158a:	4b1d      	ldr	r3, [pc, #116]	; (401600 <find_image_len+0x7c>)
  40158c:	607b      	str	r3, [r7, #4]
	while((*reading_ptr != 0xD8FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  40158e:	e002      	b.n	401596 <find_image_len+0x12>
	{
		reading_ptr++;
  401590:	687b      	ldr	r3, [r7, #4]
  401592:	3302      	adds	r3, #2
  401594:	607b      	str	r3, [r7, #4]
	while((*reading_ptr != 0xD8FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  401596:	687b      	ldr	r3, [r7, #4]
  401598:	881b      	ldrh	r3, [r3, #0]
  40159a:	f64d 02ff 	movw	r2, #55551	; 0xd8ff
  40159e:	4293      	cmp	r3, r2
  4015a0:	d003      	beq.n	4015aa <find_image_len+0x26>
  4015a2:	4a18      	ldr	r2, [pc, #96]	; (401604 <find_image_len+0x80>)
  4015a4:	687b      	ldr	r3, [r7, #4]
  4015a6:	4293      	cmp	r3, r2
  4015a8:	d3f2      	bcc.n	401590 <find_image_len+0xc>
	}
	
	if (*reading_ptr != 0xD8FF)
  4015aa:	687b      	ldr	r3, [r7, #4]
  4015ac:	881b      	ldrh	r3, [r3, #0]
  4015ae:	f64d 02ff 	movw	r2, #55551	; 0xd8ff
  4015b2:	4293      	cmp	r3, r2
  4015b4:	d001      	beq.n	4015ba <find_image_len+0x36>
	{
		return 0;
  4015b6:	2300      	movs	r3, #0
  4015b8:	e01c      	b.n	4015f4 <find_image_len+0x70>
	}
	else
	{
		start_of_image_ptr = (uint8_t *) reading_ptr;
  4015ba:	4a13      	ldr	r2, [pc, #76]	; (401608 <find_image_len+0x84>)
  4015bc:	687b      	ldr	r3, [r7, #4]
  4015be:	6013      	str	r3, [r2, #0]
	}
	
	while((*reading_ptr != 0xD9FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  4015c0:	e002      	b.n	4015c8 <find_image_len+0x44>
	{
		reading_ptr++;
  4015c2:	687b      	ldr	r3, [r7, #4]
  4015c4:	3302      	adds	r3, #2
  4015c6:	607b      	str	r3, [r7, #4]
	while((*reading_ptr != 0xD9FF) && (reading_ptr < (image_dest_buffer_ptr + CAM_BUFFER_SIZE)))
  4015c8:	687b      	ldr	r3, [r7, #4]
  4015ca:	881b      	ldrh	r3, [r3, #0]
  4015cc:	f64d 12ff 	movw	r2, #55807	; 0xd9ff
  4015d0:	4293      	cmp	r3, r2
  4015d2:	d003      	beq.n	4015dc <find_image_len+0x58>
  4015d4:	4a0b      	ldr	r2, [pc, #44]	; (401604 <find_image_len+0x80>)
  4015d6:	687b      	ldr	r3, [r7, #4]
  4015d8:	4293      	cmp	r3, r2
  4015da:	d3f2      	bcc.n	4015c2 <find_image_len+0x3e>
	}
	if (reading_ptr > (image_dest_buffer_ptr + CAM_BUFFER_SIZE))
  4015dc:	4a09      	ldr	r2, [pc, #36]	; (401604 <find_image_len+0x80>)
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	4293      	cmp	r3, r2
  4015e2:	d901      	bls.n	4015e8 <find_image_len+0x64>
	{
		return 0;
  4015e4:	2300      	movs	r3, #0
  4015e6:	e005      	b.n	4015f4 <find_image_len+0x70>
	}
	// need to get past end of file to include it in image
	reading_ptr++;
  4015e8:	687b      	ldr	r3, [r7, #4]
  4015ea:	3302      	adds	r3, #2
  4015ec:	607b      	str	r3, [r7, #4]
	return (uint32_t) (((uint8_t*) reading_ptr) - ((uint8_t*) image_dest_buffer_ptr));
  4015ee:	687b      	ldr	r3, [r7, #4]
  4015f0:	4a03      	ldr	r2, [pc, #12]	; (401600 <find_image_len+0x7c>)
  4015f2:	1a9b      	subs	r3, r3, r2
  4015f4:	4618      	mov	r0, r3
  4015f6:	370c      	adds	r7, #12
  4015f8:	46bd      	mov	sp, r7
  4015fa:	bc80      	pop	{r7}
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	20008760 	.word	0x20008760
  401604:	2000d580 	.word	0x2000d580
  401608:	2000d580 	.word	0x2000d580

0040160c <osc_get_rate>:
{
  40160c:	b480      	push	{r7}
  40160e:	b083      	sub	sp, #12
  401610:	af00      	add	r7, sp, #0
  401612:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401614:	687b      	ldr	r3, [r7, #4]
  401616:	2b07      	cmp	r3, #7
  401618:	d825      	bhi.n	401666 <osc_get_rate+0x5a>
  40161a:	a201      	add	r2, pc, #4	; (adr r2, 401620 <osc_get_rate+0x14>)
  40161c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401620:	00401641 	.word	0x00401641
  401624:	00401647 	.word	0x00401647
  401628:	0040164d 	.word	0x0040164d
  40162c:	00401653 	.word	0x00401653
  401630:	00401657 	.word	0x00401657
  401634:	0040165b 	.word	0x0040165b
  401638:	0040165f 	.word	0x0040165f
  40163c:	00401663 	.word	0x00401663
		return OSC_SLCK_32K_RC_HZ;
  401640:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401644:	e010      	b.n	401668 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401646:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40164a:	e00d      	b.n	401668 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40164c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401650:	e00a      	b.n	401668 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401652:	4b08      	ldr	r3, [pc, #32]	; (401674 <osc_get_rate+0x68>)
  401654:	e008      	b.n	401668 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401656:	4b08      	ldr	r3, [pc, #32]	; (401678 <osc_get_rate+0x6c>)
  401658:	e006      	b.n	401668 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40165a:	4b08      	ldr	r3, [pc, #32]	; (40167c <osc_get_rate+0x70>)
  40165c:	e004      	b.n	401668 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40165e:	4b07      	ldr	r3, [pc, #28]	; (40167c <osc_get_rate+0x70>)
  401660:	e002      	b.n	401668 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401662:	4b06      	ldr	r3, [pc, #24]	; (40167c <osc_get_rate+0x70>)
  401664:	e000      	b.n	401668 <osc_get_rate+0x5c>
	return 0;
  401666:	2300      	movs	r3, #0
}
  401668:	4618      	mov	r0, r3
  40166a:	370c      	adds	r7, #12
  40166c:	46bd      	mov	sp, r7
  40166e:	bc80      	pop	{r7}
  401670:	4770      	bx	lr
  401672:	bf00      	nop
  401674:	003d0900 	.word	0x003d0900
  401678:	007a1200 	.word	0x007a1200
  40167c:	00b71b00 	.word	0x00b71b00

00401680 <sysclk_get_main_hz>:
{
  401680:	b580      	push	{r7, lr}
  401682:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401684:	2006      	movs	r0, #6
  401686:	4b04      	ldr	r3, [pc, #16]	; (401698 <sysclk_get_main_hz+0x18>)
  401688:	4798      	blx	r3
  40168a:	4602      	mov	r2, r0
  40168c:	4613      	mov	r3, r2
  40168e:	009b      	lsls	r3, r3, #2
  401690:	4413      	add	r3, r2
  401692:	009b      	lsls	r3, r3, #2
}
  401694:	4618      	mov	r0, r3
  401696:	bd80      	pop	{r7, pc}
  401698:	0040160d 	.word	0x0040160d

0040169c <sysclk_get_cpu_hz>:
{
  40169c:	b580      	push	{r7, lr}
  40169e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4016a0:	4b02      	ldr	r3, [pc, #8]	; (4016ac <sysclk_get_cpu_hz+0x10>)
  4016a2:	4798      	blx	r3
  4016a4:	4603      	mov	r3, r0
  4016a6:	085b      	lsrs	r3, r3, #1
}
  4016a8:	4618      	mov	r0, r3
  4016aa:	bd80      	pop	{r7, pc}
  4016ac:	00401681 	.word	0x00401681

004016b0 <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  4016b0:	b580      	push	{r7, lr}
  4016b2:	b08e      	sub	sp, #56	; 0x38
  4016b4:	af00      	add	r7, sp, #0
  4016b6:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  4016b8:	2300      	movs	r3, #0
  4016ba:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  4016bc:	2300      	movs	r3, #0
  4016be:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  4016c0:	2330      	movs	r3, #48	; 0x30
  4016c2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  4016c6:	230a      	movs	r3, #10
  4016c8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  4016cc:	2301      	movs	r3, #1
  4016ce:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  4016d0:	f107 030c 	add.w	r3, r7, #12
  4016d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  4016d6:	2301      	movs	r3, #1
  4016d8:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  4016da:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4016de:	4619      	mov	r1, r3
  4016e0:	6878      	ldr	r0, [r7, #4]
  4016e2:	4b0e      	ldr	r3, [pc, #56]	; (40171c <ov_id+0x6c>)
  4016e4:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  4016e6:	2330      	movs	r3, #48	; 0x30
  4016e8:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  4016ec:	230b      	movs	r3, #11
  4016ee:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  4016f0:	2301      	movs	r3, #1
  4016f2:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  4016f4:	f107 0308 	add.w	r3, r7, #8
  4016f8:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  4016fe:	f107 0310 	add.w	r3, r7, #16
  401702:	4619      	mov	r1, r3
  401704:	6878      	ldr	r0, [r7, #4]
  401706:	4b05      	ldr	r3, [pc, #20]	; (40171c <ov_id+0x6c>)
  401708:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  40170a:	68fb      	ldr	r3, [r7, #12]
  40170c:	021a      	lsls	r2, r3, #8
  40170e:	68bb      	ldr	r3, [r7, #8]
  401710:	4313      	orrs	r3, r2
}
  401712:	4618      	mov	r0, r3
  401714:	3738      	adds	r7, #56	; 0x38
  401716:	46bd      	mov	sp, r7
  401718:	bd80      	pop	{r7, pc}
  40171a:	bf00      	nop
  40171c:	00401849 	.word	0x00401849

00401720 <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401720:	b580      	push	{r7, lr}
  401722:	b08a      	sub	sp, #40	; 0x28
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401728:	2300      	movs	r3, #0
  40172a:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  40172c:	2300      	movs	r3, #0
  40172e:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401730:	231c      	movs	r3, #28
  401732:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401734:	2301      	movs	r3, #1
  401736:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401738:	2330      	movs	r3, #48	; 0x30
  40173a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  40173e:	f107 0310 	add.w	r3, r7, #16
  401742:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401744:	2301      	movs	r3, #1
  401746:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401748:	f107 0314 	add.w	r3, r7, #20
  40174c:	4619      	mov	r1, r3
  40174e:	6878      	ldr	r0, [r7, #4]
  401750:	4b10      	ldr	r3, [pc, #64]	; (401794 <ov_manufacturer+0x74>)
  401752:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401754:	231d      	movs	r3, #29
  401756:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401758:	2301      	movs	r3, #1
  40175a:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  40175c:	2330      	movs	r3, #48	; 0x30
  40175e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401762:	f107 030c 	add.w	r3, r7, #12
  401766:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401768:	2301      	movs	r3, #1
  40176a:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  40176c:	f107 0314 	add.w	r3, r7, #20
  401770:	4619      	mov	r1, r3
  401772:	6878      	ldr	r0, [r7, #4]
  401774:	4b07      	ldr	r3, [pc, #28]	; (401794 <ov_manufacturer+0x74>)
  401776:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401778:	693b      	ldr	r3, [r7, #16]
  40177a:	2b7f      	cmp	r3, #127	; 0x7f
  40177c:	d104      	bne.n	401788 <ov_manufacturer+0x68>
  40177e:	68fb      	ldr	r3, [r7, #12]
  401780:	2ba2      	cmp	r3, #162	; 0xa2
  401782:	d101      	bne.n	401788 <ov_manufacturer+0x68>
		return 0;
  401784:	2300      	movs	r3, #0
  401786:	e000      	b.n	40178a <ov_manufacturer+0x6a>
	}

	return 1;
  401788:	2301      	movs	r3, #1
}
  40178a:	4618      	mov	r0, r3
  40178c:	3728      	adds	r7, #40	; 0x28
  40178e:	46bd      	mov	sp, r7
  401790:	bd80      	pop	{r7, pc}
  401792:	bf00      	nop
  401794:	00401849 	.word	0x00401849

00401798 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401798:	b580      	push	{r7, lr}
  40179a:	b08a      	sub	sp, #40	; 0x28
  40179c:	af00      	add	r7, sp, #0
  40179e:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  4017a0:	2300      	movs	r3, #0
  4017a2:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  4017a4:	2300      	movs	r3, #0
  4017a6:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  4017a8:	2300      	movs	r3, #0
  4017aa:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  4017ac:	2301      	movs	r3, #1
  4017ae:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  4017b0:	2301      	movs	r3, #1
  4017b2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  4017b4:	2330      	movs	r3, #48	; 0x30
  4017b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  4017ba:	2301      	movs	r3, #1
  4017bc:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  4017be:	f107 030c 	add.w	r3, r7, #12
  4017c2:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  4017c4:	f107 0314 	add.w	r3, r7, #20
  4017c8:	4619      	mov	r1, r3
  4017ca:	6878      	ldr	r0, [r7, #4]
  4017cc:	4b1c      	ldr	r3, [pc, #112]	; (401840 <ov_test_write+0xa8>)
  4017ce:	4798      	blx	r3

	ul_entervalue = 0xAD;
  4017d0:	23ad      	movs	r3, #173	; 0xad
  4017d2:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  4017d4:	f107 0308 	add.w	r3, r7, #8
  4017d8:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  4017da:	f107 0314 	add.w	r3, r7, #20
  4017de:	4619      	mov	r1, r3
  4017e0:	6878      	ldr	r0, [r7, #4]
  4017e2:	4b18      	ldr	r3, [pc, #96]	; (401844 <ov_test_write+0xac>)
  4017e4:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  4017e6:	f107 0310 	add.w	r3, r7, #16
  4017ea:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  4017ec:	f107 0314 	add.w	r3, r7, #20
  4017f0:	4619      	mov	r1, r3
  4017f2:	6878      	ldr	r0, [r7, #4]
  4017f4:	4b12      	ldr	r3, [pc, #72]	; (401840 <ov_test_write+0xa8>)
  4017f6:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  4017f8:	693a      	ldr	r2, [r7, #16]
  4017fa:	68bb      	ldr	r3, [r7, #8]
  4017fc:	429a      	cmp	r2, r3
  4017fe:	d001      	beq.n	401804 <ov_test_write+0x6c>
		return 1;
  401800:	2301      	movs	r3, #1
  401802:	e018      	b.n	401836 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401804:	f107 030c 	add.w	r3, r7, #12
  401808:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  40180a:	f107 0314 	add.w	r3, r7, #20
  40180e:	4619      	mov	r1, r3
  401810:	6878      	ldr	r0, [r7, #4]
  401812:	4b0c      	ldr	r3, [pc, #48]	; (401844 <ov_test_write+0xac>)
  401814:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401816:	f107 0310 	add.w	r3, r7, #16
  40181a:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  40181c:	f107 0314 	add.w	r3, r7, #20
  401820:	4619      	mov	r1, r3
  401822:	6878      	ldr	r0, [r7, #4]
  401824:	4b06      	ldr	r3, [pc, #24]	; (401840 <ov_test_write+0xa8>)
  401826:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401828:	693a      	ldr	r2, [r7, #16]
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	429a      	cmp	r2, r3
  40182e:	d001      	beq.n	401834 <ov_test_write+0x9c>
		return 1;
  401830:	2301      	movs	r3, #1
  401832:	e000      	b.n	401836 <ov_test_write+0x9e>
	}

	return 0;
  401834:	2300      	movs	r3, #0
}
  401836:	4618      	mov	r0, r3
  401838:	3728      	adds	r7, #40	; 0x28
  40183a:	46bd      	mov	sp, r7
  40183c:	bd80      	pop	{r7, pc}
  40183e:	bf00      	nop
  401840:	00401849 	.word	0x00401849
  401844:	0040186d 	.word	0x0040186d

00401848 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401848:	b580      	push	{r7, lr}
  40184a:	b084      	sub	sp, #16
  40184c:	af00      	add	r7, sp, #0
  40184e:	6078      	str	r0, [r7, #4]
  401850:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401852:	6839      	ldr	r1, [r7, #0]
  401854:	6878      	ldr	r0, [r7, #4]
  401856:	4b04      	ldr	r3, [pc, #16]	; (401868 <ov_read_reg+0x20>)
  401858:	4798      	blx	r3
  40185a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40185c:	68fb      	ldr	r3, [r7, #12]
}
  40185e:	4618      	mov	r0, r3
  401860:	3710      	adds	r7, #16
  401862:	46bd      	mov	sp, r7
  401864:	bd80      	pop	{r7, pc}
  401866:	bf00      	nop
  401868:	00400bc1 	.word	0x00400bc1

0040186c <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  40186c:	b580      	push	{r7, lr}
  40186e:	b084      	sub	sp, #16
  401870:	af00      	add	r7, sp, #0
  401872:	6078      	str	r0, [r7, #4]
  401874:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  401876:	6839      	ldr	r1, [r7, #0]
  401878:	6878      	ldr	r0, [r7, #4]
  40187a:	4b04      	ldr	r3, [pc, #16]	; (40188c <ov_write_reg+0x20>)
  40187c:	4798      	blx	r3
  40187e:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401880:	68fb      	ldr	r3, [r7, #12]
}
  401882:	4618      	mov	r0, r3
  401884:	3710      	adds	r7, #16
  401886:	46bd      	mov	sp, r7
  401888:	bd80      	pop	{r7, pc}
  40188a:	bf00      	nop
  40188c:	00400ccd 	.word	0x00400ccd

00401890 <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  401890:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401894:	b08a      	sub	sp, #40	; 0x28
  401896:	af00      	add	r7, sp, #0
  401898:	6078      	str	r0, [r7, #4]
  40189a:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  40189c:	2300      	movs	r3, #0
  40189e:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  4018a0:	683b      	ldr	r3, [r7, #0]
  4018a2:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  4018a4:	e048      	b.n	401938 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  4018a6:	6a3b      	ldr	r3, [r7, #32]
  4018a8:	781b      	ldrb	r3, [r3, #0]
  4018aa:	2bfe      	cmp	r3, #254	; 0xfe
  4018ac:	d126      	bne.n	4018fc <ov_write_regs+0x6c>
			delay_ms(5);
  4018ae:	4b29      	ldr	r3, [pc, #164]	; (401954 <ov_write_regs+0xc4>)
  4018b0:	4798      	blx	r3
  4018b2:	4603      	mov	r3, r0
  4018b4:	4619      	mov	r1, r3
  4018b6:	f04f 0200 	mov.w	r2, #0
  4018ba:	460b      	mov	r3, r1
  4018bc:	4614      	mov	r4, r2
  4018be:	00a6      	lsls	r6, r4, #2
  4018c0:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4018c4:	009d      	lsls	r5, r3, #2
  4018c6:	462b      	mov	r3, r5
  4018c8:	4634      	mov	r4, r6
  4018ca:	185b      	adds	r3, r3, r1
  4018cc:	eb44 0402 	adc.w	r4, r4, r2
  4018d0:	f243 61af 	movw	r1, #13999	; 0x36af
  4018d4:	f04f 0200 	mov.w	r2, #0
  4018d8:	eb13 0b01 	adds.w	fp, r3, r1
  4018dc:	eb44 0c02 	adc.w	ip, r4, r2
  4018e0:	4658      	mov	r0, fp
  4018e2:	4661      	mov	r1, ip
  4018e4:	4c1c      	ldr	r4, [pc, #112]	; (401958 <ov_write_regs+0xc8>)
  4018e6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4018ea:	f04f 0300 	mov.w	r3, #0
  4018ee:	47a0      	blx	r4
  4018f0:	4603      	mov	r3, r0
  4018f2:	460c      	mov	r4, r1
  4018f4:	4618      	mov	r0, r3
  4018f6:	4b19      	ldr	r3, [pc, #100]	; (40195c <ov_write_regs+0xcc>)
  4018f8:	4798      	blx	r3
  4018fa:	e01a      	b.n	401932 <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4018fc:	6a3b      	ldr	r3, [r7, #32]
  4018fe:	781b      	ldrb	r3, [r3, #0]
  401900:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  401902:	2301      	movs	r3, #1
  401904:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  401906:	2330      	movs	r3, #48	; 0x30
  401908:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  40190a:	2301      	movs	r3, #1
  40190c:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  40190e:	6a3b      	ldr	r3, [r7, #32]
  401910:	3301      	adds	r3, #1
  401912:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  401914:	f107 0308 	add.w	r3, r7, #8
  401918:	4619      	mov	r1, r3
  40191a:	6878      	ldr	r0, [r7, #4]
  40191c:	4b10      	ldr	r3, [pc, #64]	; (401960 <ov_write_regs+0xd0>)
  40191e:	4798      	blx	r3
  401920:	61f8      	str	r0, [r7, #28]
			ul_size++;
  401922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401924:	3301      	adds	r3, #1
  401926:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  401928:	69fb      	ldr	r3, [r7, #28]
  40192a:	2b08      	cmp	r3, #8
  40192c:	d101      	bne.n	401932 <ov_write_regs+0xa2>
				return ul_err;
  40192e:	69fb      	ldr	r3, [r7, #28]
  401930:	e00b      	b.n	40194a <ov_write_regs+0xba>
			}
		}

		p_next++;
  401932:	6a3b      	ldr	r3, [r7, #32]
  401934:	3302      	adds	r3, #2
  401936:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  401938:	6a3b      	ldr	r3, [r7, #32]
  40193a:	781b      	ldrb	r3, [r3, #0]
  40193c:	2bff      	cmp	r3, #255	; 0xff
  40193e:	d1b2      	bne.n	4018a6 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  401940:	6a3b      	ldr	r3, [r7, #32]
  401942:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  401944:	2bff      	cmp	r3, #255	; 0xff
  401946:	d1ae      	bne.n	4018a6 <ov_write_regs+0x16>
	}
	return 0;
  401948:	2300      	movs	r3, #0
}
  40194a:	4618      	mov	r0, r3
  40194c:	3728      	adds	r7, #40	; 0x28
  40194e:	46bd      	mov	sp, r7
  401950:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  401954:	0040169d 	.word	0x0040169d
  401958:	00403dd9 	.word	0x00403dd9
  40195c:	20000001 	.word	0x20000001
  401960:	0040186d 	.word	0x0040186d

00401964 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  401964:	b580      	push	{r7, lr}
  401966:	b08a      	sub	sp, #40	; 0x28
  401968:	af00      	add	r7, sp, #0
  40196a:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  40196c:	2301      	movs	r3, #1
  40196e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  401972:	f107 030c 	add.w	r3, r7, #12
  401976:	2200      	movs	r2, #0
  401978:	601a      	str	r2, [r3, #0]
  40197a:	605a      	str	r2, [r3, #4]
  40197c:	609a      	str	r2, [r3, #8]
  40197e:	60da      	str	r2, [r3, #12]
  401980:	611a      	str	r2, [r3, #16]
  401982:	23ff      	movs	r3, #255	; 0xff
  401984:	733b      	strb	r3, [r7, #12]
  401986:	2301      	movs	r3, #1
  401988:	613b      	str	r3, [r7, #16]
  40198a:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40198e:	617b      	str	r3, [r7, #20]
  401990:	2301      	movs	r3, #1
  401992:	61bb      	str	r3, [r7, #24]
  401994:	2330      	movs	r3, #48	; 0x30
  401996:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  401998:	f107 030c 	add.w	r3, r7, #12
  40199c:	4619      	mov	r1, r3
  40199e:	6878      	ldr	r0, [r7, #4]
  4019a0:	4b0f      	ldr	r3, [pc, #60]	; (4019e0 <ov_init+0x7c>)
  4019a2:	4798      	blx	r3
	
	uint32_t ul_id = 0;
  4019a4:	2300      	movs	r3, #0
  4019a6:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  4019a8:	6878      	ldr	r0, [r7, #4]
  4019aa:	4b0e      	ldr	r3, [pc, #56]	; (4019e4 <ov_init+0x80>)
  4019ac:	4798      	blx	r3
  4019ae:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  4019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4019b2:	0a1b      	lsrs	r3, r3, #8
  4019b4:	b2db      	uxtb	r3, r3
  4019b6:	2b26      	cmp	r3, #38	; 0x26
  4019b8:	d10d      	bne.n	4019d6 <ov_init+0x72>
		if (ov_manufacturer(p_twi) == 0) {
  4019ba:	6878      	ldr	r0, [r7, #4]
  4019bc:	4b0a      	ldr	r3, [pc, #40]	; (4019e8 <ov_init+0x84>)
  4019be:	4798      	blx	r3
  4019c0:	4603      	mov	r3, r0
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	d107      	bne.n	4019d6 <ov_init+0x72>
			if (ov_test_write(p_twi) == 0) {
  4019c6:	6878      	ldr	r0, [r7, #4]
  4019c8:	4b08      	ldr	r3, [pc, #32]	; (4019ec <ov_init+0x88>)
  4019ca:	4798      	blx	r3
  4019cc:	4603      	mov	r3, r0
  4019ce:	2b00      	cmp	r3, #0
  4019d0:	d101      	bne.n	4019d6 <ov_init+0x72>
				return 0;
  4019d2:	2300      	movs	r3, #0
  4019d4:	e000      	b.n	4019d8 <ov_init+0x74>
			}
		}
	}

	return 1;
  4019d6:	2301      	movs	r3, #1
}
  4019d8:	4618      	mov	r0, r3
  4019da:	3728      	adds	r7, #40	; 0x28
  4019dc:	46bd      	mov	sp, r7
  4019de:	bd80      	pop	{r7, pc}
  4019e0:	0040186d 	.word	0x0040186d
  4019e4:	004016b1 	.word	0x004016b1
  4019e8:	00401721 	.word	0x00401721
  4019ec:	00401799 	.word	0x00401799

004019f0 <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  4019f0:	b580      	push	{r7, lr}
  4019f2:	b084      	sub	sp, #16
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	6078      	str	r0, [r7, #4]
  4019f8:	460b      	mov	r3, r1
  4019fa:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  4019fc:	2300      	movs	r3, #0
  4019fe:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  401a00:	78fb      	ldrb	r3, [r7, #3]
  401a02:	2b11      	cmp	r3, #17
  401a04:	d85c      	bhi.n	401ac0 <ov_configure+0xd0>
  401a06:	a201      	add	r2, pc, #4	; (adr r2, 401a0c <ov_configure+0x1c>)
  401a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a0c:	00401a55 	.word	0x00401a55
  401a10:	00401a5b 	.word	0x00401a5b
  401a14:	00401a61 	.word	0x00401a61
  401a18:	00401a67 	.word	0x00401a67
  401a1c:	00401a6d 	.word	0x00401a6d
  401a20:	00401a73 	.word	0x00401a73
  401a24:	00401a79 	.word	0x00401a79
  401a28:	00401a7f 	.word	0x00401a7f
  401a2c:	00401a85 	.word	0x00401a85
  401a30:	00401a8b 	.word	0x00401a8b
  401a34:	00401a91 	.word	0x00401a91
  401a38:	00401a97 	.word	0x00401a97
  401a3c:	00401a9d 	.word	0x00401a9d
  401a40:	00401aa3 	.word	0x00401aa3
  401a44:	00401aa9 	.word	0x00401aa9
  401a48:	00401aaf 	.word	0x00401aaf
  401a4c:	00401ab5 	.word	0x00401ab5
  401a50:	00401abb 	.word	0x00401abb
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  401a54:	4b22      	ldr	r3, [pc, #136]	; (401ae0 <ov_configure+0xf0>)
  401a56:	60fb      	str	r3, [r7, #12]
		break;
  401a58:	e033      	b.n	401ac2 <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  401a5a:	4b22      	ldr	r3, [pc, #136]	; (401ae4 <ov_configure+0xf4>)
  401a5c:	60fb      	str	r3, [r7, #12]
		break;
  401a5e:	e030      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  401a60:	4b21      	ldr	r3, [pc, #132]	; (401ae8 <ov_configure+0xf8>)
  401a62:	60fb      	str	r3, [r7, #12]
		break;
  401a64:	e02d      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  401a66:	4b21      	ldr	r3, [pc, #132]	; (401aec <ov_configure+0xfc>)
  401a68:	60fb      	str	r3, [r7, #12]
		break;
  401a6a:	e02a      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  401a6c:	4b20      	ldr	r3, [pc, #128]	; (401af0 <ov_configure+0x100>)
  401a6e:	60fb      	str	r3, [r7, #12]
		break;
  401a70:	e027      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  401a72:	4b20      	ldr	r3, [pc, #128]	; (401af4 <ov_configure+0x104>)
  401a74:	60fb      	str	r3, [r7, #12]
		break;
  401a76:	e024      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  401a78:	4b1f      	ldr	r3, [pc, #124]	; (401af8 <ov_configure+0x108>)
  401a7a:	60fb      	str	r3, [r7, #12]
		break;
  401a7c:	e021      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  401a7e:	4b1f      	ldr	r3, [pc, #124]	; (401afc <ov_configure+0x10c>)
  401a80:	60fb      	str	r3, [r7, #12]
		break;
  401a82:	e01e      	b.n	401ac2 <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  401a84:	4b1e      	ldr	r3, [pc, #120]	; (401b00 <ov_configure+0x110>)
  401a86:	60fb      	str	r3, [r7, #12]
		break;
  401a88:	e01b      	b.n	401ac2 <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  401a8a:	4b1e      	ldr	r3, [pc, #120]	; (401b04 <ov_configure+0x114>)
  401a8c:	60fb      	str	r3, [r7, #12]
		break;
  401a8e:	e018      	b.n	401ac2 <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  401a90:	4b1d      	ldr	r3, [pc, #116]	; (401b08 <ov_configure+0x118>)
  401a92:	60fb      	str	r3, [r7, #12]
		break;
  401a94:	e015      	b.n	401ac2 <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  401a96:	4b1d      	ldr	r3, [pc, #116]	; (401b0c <ov_configure+0x11c>)
  401a98:	60fb      	str	r3, [r7, #12]
		break;
  401a9a:	e012      	b.n	401ac2 <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  401a9c:	4b1c      	ldr	r3, [pc, #112]	; (401b10 <ov_configure+0x120>)
  401a9e:	60fb      	str	r3, [r7, #12]
		break;
  401aa0:	e00f      	b.n	401ac2 <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  401aa2:	4b1c      	ldr	r3, [pc, #112]	; (401b14 <ov_configure+0x124>)
  401aa4:	60fb      	str	r3, [r7, #12]
		break;
  401aa6:	e00c      	b.n	401ac2 <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  401aa8:	4b1b      	ldr	r3, [pc, #108]	; (401b18 <ov_configure+0x128>)
  401aaa:	60fb      	str	r3, [r7, #12]
		break;
  401aac:	e009      	b.n	401ac2 <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  401aae:	4b1b      	ldr	r3, [pc, #108]	; (401b1c <ov_configure+0x12c>)
  401ab0:	60fb      	str	r3, [r7, #12]
		break;
  401ab2:	e006      	b.n	401ac2 <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  401ab4:	4b1a      	ldr	r3, [pc, #104]	; (401b20 <ov_configure+0x130>)
  401ab6:	60fb      	str	r3, [r7, #12]
		break;
  401ab8:	e003      	b.n	401ac2 <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  401aba:	4b1a      	ldr	r3, [pc, #104]	; (401b24 <ov_configure+0x134>)
  401abc:	60fb      	str	r3, [r7, #12]
		break;
  401abe:	e000      	b.n	401ac2 <ov_configure+0xd2>

	default:
		break;
  401ac0:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  401ac2:	68fb      	ldr	r3, [r7, #12]
  401ac4:	2b00      	cmp	r3, #0
  401ac6:	d005      	beq.n	401ad4 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  401ac8:	68f9      	ldr	r1, [r7, #12]
  401aca:	6878      	ldr	r0, [r7, #4]
  401acc:	4b16      	ldr	r3, [pc, #88]	; (401b28 <ov_configure+0x138>)
  401ace:	4798      	blx	r3
		return 0;
  401ad0:	2300      	movs	r3, #0
  401ad2:	e000      	b.n	401ad6 <ov_configure+0xe6>
	}

	return 1;
  401ad4:	2301      	movs	r3, #1
}
  401ad6:	4618      	mov	r0, r3
  401ad8:	3710      	adds	r7, #16
  401ada:	46bd      	mov	sp, r7
  401adc:	bd80      	pop	{r7, pc}
  401ade:	bf00      	nop
  401ae0:	00408cac 	.word	0x00408cac
  401ae4:	00408e2c 	.word	0x00408e2c
  401ae8:	00408e40 	.word	0x00408e40
  401aec:	00408e54 	.word	0x00408e54
  401af0:	00408ea4 	.word	0x00408ea4
  401af4:	00408ef8 	.word	0x00408ef8
  401af8:	00408f4c 	.word	0x00408f4c
  401afc:	00408f9c 	.word	0x00408f9c
  401b00:	00408ff0 	.word	0x00408ff0
  401b04:	00409044 	.word	0x00409044
  401b08:	00409134 	.word	0x00409134
  401b0c:	00409224 	.word	0x00409224
  401b10:	00409314 	.word	0x00409314
  401b14:	00409404 	.word	0x00409404
  401b18:	004094f8 	.word	0x004094f8
  401b1c:	004095ec 	.word	0x004095ec
  401b20:	004096e0 	.word	0x004096e0
  401b24:	004097d4 	.word	0x004097d4
  401b28:	00401891 	.word	0x00401891

00401b2c <NVIC_EnableIRQ>:
{
  401b2c:	b480      	push	{r7}
  401b2e:	b083      	sub	sp, #12
  401b30:	af00      	add	r7, sp, #0
  401b32:	4603      	mov	r3, r0
  401b34:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b36:	4908      	ldr	r1, [pc, #32]	; (401b58 <NVIC_EnableIRQ+0x2c>)
  401b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b3c:	095b      	lsrs	r3, r3, #5
  401b3e:	79fa      	ldrb	r2, [r7, #7]
  401b40:	f002 021f 	and.w	r2, r2, #31
  401b44:	2001      	movs	r0, #1
  401b46:	fa00 f202 	lsl.w	r2, r0, r2
  401b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b4e:	bf00      	nop
  401b50:	370c      	adds	r7, #12
  401b52:	46bd      	mov	sp, r7
  401b54:	bc80      	pop	{r7}
  401b56:	4770      	bx	lr
  401b58:	e000e100 	.word	0xe000e100

00401b5c <osc_get_rate>:
{
  401b5c:	b480      	push	{r7}
  401b5e:	b083      	sub	sp, #12
  401b60:	af00      	add	r7, sp, #0
  401b62:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	2b07      	cmp	r3, #7
  401b68:	d825      	bhi.n	401bb6 <osc_get_rate+0x5a>
  401b6a:	a201      	add	r2, pc, #4	; (adr r2, 401b70 <osc_get_rate+0x14>)
  401b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b70:	00401b91 	.word	0x00401b91
  401b74:	00401b97 	.word	0x00401b97
  401b78:	00401b9d 	.word	0x00401b9d
  401b7c:	00401ba3 	.word	0x00401ba3
  401b80:	00401ba7 	.word	0x00401ba7
  401b84:	00401bab 	.word	0x00401bab
  401b88:	00401baf 	.word	0x00401baf
  401b8c:	00401bb3 	.word	0x00401bb3
		return OSC_SLCK_32K_RC_HZ;
  401b90:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401b94:	e010      	b.n	401bb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b9a:	e00d      	b.n	401bb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401b9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ba0:	e00a      	b.n	401bb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401ba2:	4b08      	ldr	r3, [pc, #32]	; (401bc4 <osc_get_rate+0x68>)
  401ba4:	e008      	b.n	401bb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401ba6:	4b08      	ldr	r3, [pc, #32]	; (401bc8 <osc_get_rate+0x6c>)
  401ba8:	e006      	b.n	401bb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401baa:	4b08      	ldr	r3, [pc, #32]	; (401bcc <osc_get_rate+0x70>)
  401bac:	e004      	b.n	401bb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401bae:	4b07      	ldr	r3, [pc, #28]	; (401bcc <osc_get_rate+0x70>)
  401bb0:	e002      	b.n	401bb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401bb2:	4b06      	ldr	r3, [pc, #24]	; (401bcc <osc_get_rate+0x70>)
  401bb4:	e000      	b.n	401bb8 <osc_get_rate+0x5c>
	return 0;
  401bb6:	2300      	movs	r3, #0
}
  401bb8:	4618      	mov	r0, r3
  401bba:	370c      	adds	r7, #12
  401bbc:	46bd      	mov	sp, r7
  401bbe:	bc80      	pop	{r7}
  401bc0:	4770      	bx	lr
  401bc2:	bf00      	nop
  401bc4:	003d0900 	.word	0x003d0900
  401bc8:	007a1200 	.word	0x007a1200
  401bcc:	00b71b00 	.word	0x00b71b00

00401bd0 <sysclk_get_main_hz>:
{
  401bd0:	b580      	push	{r7, lr}
  401bd2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401bd4:	2006      	movs	r0, #6
  401bd6:	4b04      	ldr	r3, [pc, #16]	; (401be8 <sysclk_get_main_hz+0x18>)
  401bd8:	4798      	blx	r3
  401bda:	4602      	mov	r2, r0
  401bdc:	4613      	mov	r3, r2
  401bde:	009b      	lsls	r3, r3, #2
  401be0:	4413      	add	r3, r2
  401be2:	009b      	lsls	r3, r3, #2
}
  401be4:	4618      	mov	r0, r3
  401be6:	bd80      	pop	{r7, pc}
  401be8:	00401b5d 	.word	0x00401b5d

00401bec <sysclk_get_cpu_hz>:
{
  401bec:	b580      	push	{r7, lr}
  401bee:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401bf0:	4b02      	ldr	r3, [pc, #8]	; (401bfc <sysclk_get_cpu_hz+0x10>)
  401bf2:	4798      	blx	r3
  401bf4:	4603      	mov	r3, r0
  401bf6:	085b      	lsrs	r3, r3, #1
}
  401bf8:	4618      	mov	r0, r3
  401bfa:	bd80      	pop	{r7, pc}
  401bfc:	00401bd1 	.word	0x00401bd1

00401c00 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  401c00:	b580      	push	{r7, lr}
  401c02:	b082      	sub	sp, #8
  401c04:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read TC0 status. */
	ul_status = tc_get_status(TC0, 0);
  401c06:	2100      	movs	r1, #0
  401c08:	4809      	ldr	r0, [pc, #36]	; (401c30 <TC0_Handler+0x30>)
  401c0a:	4b0a      	ldr	r3, [pc, #40]	; (401c34 <TC0_Handler+0x34>)
  401c0c:	4798      	blx	r3
  401c0e:	6078      	str	r0, [r7, #4]

	/* RC compare. */
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  401c10:	687b      	ldr	r3, [r7, #4]
  401c12:	f003 0310 	and.w	r3, r3, #16
  401c16:	2b00      	cmp	r3, #0
  401c18:	d006      	beq.n	401c28 <TC0_Handler+0x28>
		counts++;
  401c1a:	4b07      	ldr	r3, [pc, #28]	; (401c38 <TC0_Handler+0x38>)
  401c1c:	781b      	ldrb	r3, [r3, #0]
  401c1e:	b2db      	uxtb	r3, r3
  401c20:	3301      	adds	r3, #1
  401c22:	b2da      	uxtb	r2, r3
  401c24:	4b04      	ldr	r3, [pc, #16]	; (401c38 <TC0_Handler+0x38>)
  401c26:	701a      	strb	r2, [r3, #0]
	}
}
  401c28:	bf00      	nop
  401c2a:	3708      	adds	r7, #8
  401c2c:	46bd      	mov	sp, r7
  401c2e:	bd80      	pop	{r7, pc}
  401c30:	40010000 	.word	0x40010000
  401c34:	00400487 	.word	0x00400487
  401c38:	2000d7c8 	.word	0x2000d7c8

00401c3c <configure_tc>:

void configure_tc(void)
{
  401c3c:	b590      	push	{r4, r7, lr}
  401c3e:	b087      	sub	sp, #28
  401c40:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	/* Get system clock. */
	ul_sysclk = sysclk_get_cpu_hz();
  401c42:	4b16      	ldr	r3, [pc, #88]	; (401c9c <configure_tc+0x60>)
  401c44:	4798      	blx	r3
  401c46:	60f8      	str	r0, [r7, #12]

	/* Configure PMC. */
	pmc_enable_periph_clk(ID_TC0);
  401c48:	2017      	movs	r0, #23
  401c4a:	4b15      	ldr	r3, [pc, #84]	; (401ca0 <configure_tc+0x64>)
  401c4c:	4798      	blx	r3

	/** Configure TC for a 1Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401c4e:	1d39      	adds	r1, r7, #4
  401c50:	f107 0208 	add.w	r2, r7, #8
  401c54:	68fb      	ldr	r3, [r7, #12]
  401c56:	9300      	str	r3, [sp, #0]
  401c58:	460b      	mov	r3, r1
  401c5a:	68f9      	ldr	r1, [r7, #12]
  401c5c:	2001      	movs	r0, #1
  401c5e:	4c11      	ldr	r4, [pc, #68]	; (401ca4 <configure_tc+0x68>)
  401c60:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  401c62:	687b      	ldr	r3, [r7, #4]
  401c64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401c68:	461a      	mov	r2, r3
  401c6a:	2100      	movs	r1, #0
  401c6c:	480e      	ldr	r0, [pc, #56]	; (401ca8 <configure_tc+0x6c>)
  401c6e:	4b0f      	ldr	r3, [pc, #60]	; (401cac <configure_tc+0x70>)
  401c70:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  401c72:	68bb      	ldr	r3, [r7, #8]
  401c74:	68fa      	ldr	r2, [r7, #12]
  401c76:	fbb2 f3f3 	udiv	r3, r2, r3
  401c7a:	461a      	mov	r2, r3
  401c7c:	2100      	movs	r1, #0
  401c7e:	480a      	ldr	r0, [pc, #40]	; (401ca8 <configure_tc+0x6c>)
  401c80:	4b0b      	ldr	r3, [pc, #44]	; (401cb0 <configure_tc+0x74>)
  401c82:	4798      	blx	r3

	/* Configure and enable interrupt on RC compare. */
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  401c84:	2017      	movs	r0, #23
  401c86:	4b0b      	ldr	r3, [pc, #44]	; (401cb4 <configure_tc+0x78>)
  401c88:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401c8a:	2210      	movs	r2, #16
  401c8c:	2100      	movs	r1, #0
  401c8e:	4806      	ldr	r0, [pc, #24]	; (401ca8 <configure_tc+0x6c>)
  401c90:	4b09      	ldr	r3, [pc, #36]	; (401cb8 <configure_tc+0x7c>)
  401c92:	4798      	blx	r3
  401c94:	bf00      	nop
  401c96:	3714      	adds	r7, #20
  401c98:	46bd      	mov	sp, r7
  401c9a:	bd90      	pop	{r4, r7, pc}
  401c9c:	00401bed 	.word	0x00401bed
  401ca0:	0040342d 	.word	0x0040342d
  401ca4:	004004a9 	.word	0x004004a9
  401ca8:	40010000 	.word	0x40010000
  401cac:	004003e5 	.word	0x004003e5
  401cb0:	0040043d 	.word	0x0040043d
  401cb4:	00401b2d 	.word	0x00401b2d
  401cb8:	00400461 	.word	0x00400461

00401cbc <NVIC_EnableIRQ>:
{
  401cbc:	b480      	push	{r7}
  401cbe:	b083      	sub	sp, #12
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	4603      	mov	r3, r0
  401cc4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401cc6:	4908      	ldr	r1, [pc, #32]	; (401ce8 <NVIC_EnableIRQ+0x2c>)
  401cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ccc:	095b      	lsrs	r3, r3, #5
  401cce:	79fa      	ldrb	r2, [r7, #7]
  401cd0:	f002 021f 	and.w	r2, r2, #31
  401cd4:	2001      	movs	r0, #1
  401cd6:	fa00 f202 	lsl.w	r2, r0, r2
  401cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401cde:	bf00      	nop
  401ce0:	370c      	adds	r7, #12
  401ce2:	46bd      	mov	sp, r7
  401ce4:	bc80      	pop	{r7}
  401ce6:	4770      	bx	lr
  401ce8:	e000e100 	.word	0xe000e100

00401cec <osc_get_rate>:
{
  401cec:	b480      	push	{r7}
  401cee:	b083      	sub	sp, #12
  401cf0:	af00      	add	r7, sp, #0
  401cf2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401cf4:	687b      	ldr	r3, [r7, #4]
  401cf6:	2b07      	cmp	r3, #7
  401cf8:	d825      	bhi.n	401d46 <osc_get_rate+0x5a>
  401cfa:	a201      	add	r2, pc, #4	; (adr r2, 401d00 <osc_get_rate+0x14>)
  401cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d00:	00401d21 	.word	0x00401d21
  401d04:	00401d27 	.word	0x00401d27
  401d08:	00401d2d 	.word	0x00401d2d
  401d0c:	00401d33 	.word	0x00401d33
  401d10:	00401d37 	.word	0x00401d37
  401d14:	00401d3b 	.word	0x00401d3b
  401d18:	00401d3f 	.word	0x00401d3f
  401d1c:	00401d43 	.word	0x00401d43
		return OSC_SLCK_32K_RC_HZ;
  401d20:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401d24:	e010      	b.n	401d48 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401d26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d2a:	e00d      	b.n	401d48 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401d2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d30:	e00a      	b.n	401d48 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401d32:	4b08      	ldr	r3, [pc, #32]	; (401d54 <osc_get_rate+0x68>)
  401d34:	e008      	b.n	401d48 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401d36:	4b08      	ldr	r3, [pc, #32]	; (401d58 <osc_get_rate+0x6c>)
  401d38:	e006      	b.n	401d48 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401d3a:	4b08      	ldr	r3, [pc, #32]	; (401d5c <osc_get_rate+0x70>)
  401d3c:	e004      	b.n	401d48 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401d3e:	4b07      	ldr	r3, [pc, #28]	; (401d5c <osc_get_rate+0x70>)
  401d40:	e002      	b.n	401d48 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401d42:	4b06      	ldr	r3, [pc, #24]	; (401d5c <osc_get_rate+0x70>)
  401d44:	e000      	b.n	401d48 <osc_get_rate+0x5c>
	return 0;
  401d46:	2300      	movs	r3, #0
}
  401d48:	4618      	mov	r0, r3
  401d4a:	370c      	adds	r7, #12
  401d4c:	46bd      	mov	sp, r7
  401d4e:	bc80      	pop	{r7}
  401d50:	4770      	bx	lr
  401d52:	bf00      	nop
  401d54:	003d0900 	.word	0x003d0900
  401d58:	007a1200 	.word	0x007a1200
  401d5c:	00b71b00 	.word	0x00b71b00

00401d60 <sysclk_get_main_hz>:
{
  401d60:	b580      	push	{r7, lr}
  401d62:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401d64:	2006      	movs	r0, #6
  401d66:	4b04      	ldr	r3, [pc, #16]	; (401d78 <sysclk_get_main_hz+0x18>)
  401d68:	4798      	blx	r3
  401d6a:	4602      	mov	r2, r0
  401d6c:	4613      	mov	r3, r2
  401d6e:	009b      	lsls	r3, r3, #2
  401d70:	4413      	add	r3, r2
  401d72:	009b      	lsls	r3, r3, #2
}
  401d74:	4618      	mov	r0, r3
  401d76:	bd80      	pop	{r7, pc}
  401d78:	00401ced 	.word	0x00401ced

00401d7c <sysclk_get_cpu_hz>:
{
  401d7c:	b580      	push	{r7, lr}
  401d7e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401d80:	4b02      	ldr	r3, [pc, #8]	; (401d8c <sysclk_get_cpu_hz+0x10>)
  401d82:	4798      	blx	r3
  401d84:	4603      	mov	r3, r0
  401d86:	085b      	lsrs	r3, r3, #1
}
  401d88:	4618      	mov	r0, r3
  401d8a:	bd80      	pop	{r7, pc}
  401d8c:	00401d61 	.word	0x00401d61

00401d90 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401d90:	b580      	push	{r7, lr}
  401d92:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401d94:	4b02      	ldr	r3, [pc, #8]	; (401da0 <sysclk_get_peripheral_hz+0x10>)
  401d96:	4798      	blx	r3
  401d98:	4603      	mov	r3, r0
  401d9a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401d9c:	4618      	mov	r0, r3
  401d9e:	bd80      	pop	{r7, pc}
  401da0:	00401d61 	.word	0x00401d61

00401da4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401da4:	b580      	push	{r7, lr}
  401da6:	b082      	sub	sp, #8
  401da8:	af00      	add	r7, sp, #0
  401daa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401dac:	6878      	ldr	r0, [r7, #4]
  401dae:	4b03      	ldr	r3, [pc, #12]	; (401dbc <sysclk_enable_peripheral_clock+0x18>)
  401db0:	4798      	blx	r3
}
  401db2:	bf00      	nop
  401db4:	3708      	adds	r7, #8
  401db6:	46bd      	mov	sp, r7
  401db8:	bd80      	pop	{r7, pc}
  401dba:	bf00      	nop
  401dbc:	0040342d 	.word	0x0040342d

00401dc0 <USART0_Handler>:
 * Increment the number of bytes received in the current second and start
 * another transfer if the desired bps has not been met yet.
 *
 */
void handler_usart()
{
  401dc0:	b580      	push	{r7, lr}
  401dc2:	b082      	sub	sp, #8
  401dc4:	af00      	add	r7, sp, #0
	usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  401dc6:	2101      	movs	r1, #1
  401dc8:	4815      	ldr	r0, [pc, #84]	; (401e20 <USART0_Handler+0x60>)
  401dca:	4b16      	ldr	r3, [pc, #88]	; (401e24 <USART0_Handler+0x64>)
  401dcc:	4798      	blx	r3
	
	/* Read USART status. */
	uint32_t ul_status = usart_get_status(BOARD_USART);
  401dce:	4814      	ldr	r0, [pc, #80]	; (401e20 <USART0_Handler+0x60>)
  401dd0:	4b15      	ldr	r3, [pc, #84]	; (401e28 <USART0_Handler+0x68>)
  401dd2:	4798      	blx	r3
  401dd4:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	uint8_t recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  401dd6:	4915      	ldr	r1, [pc, #84]	; (401e2c <USART0_Handler+0x6c>)
  401dd8:	4811      	ldr	r0, [pc, #68]	; (401e20 <USART0_Handler+0x60>)
  401dda:	4b15      	ldr	r3, [pc, #84]	; (401e30 <USART0_Handler+0x70>)
  401ddc:	4798      	blx	r3
  401dde:	4603      	mov	r3, r0
  401de0:	70fb      	strb	r3, [r7, #3]
	
	if (ul_status & US_CSR_RXRDY) {
  401de2:	687b      	ldr	r3, [r7, #4]
  401de4:	f003 0301 	and.w	r3, r3, #1
  401de8:	2b00      	cmp	r3, #0
  401dea:	d011      	beq.n	401e10 <USART0_Handler+0x50>
		recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  401dec:	490f      	ldr	r1, [pc, #60]	; (401e2c <USART0_Handler+0x6c>)
  401dee:	480c      	ldr	r0, [pc, #48]	; (401e20 <USART0_Handler+0x60>)
  401df0:	4b0f      	ldr	r3, [pc, #60]	; (401e30 <USART0_Handler+0x70>)
  401df2:	4798      	blx	r3
  401df4:	4603      	mov	r3, r0
  401df6:	70fb      	strb	r3, [r7, #3]
		usart_buffer[usart_buffer_index] = (uint8_t) received_byte_wifi;
  401df8:	4b0e      	ldr	r3, [pc, #56]	; (401e34 <USART0_Handler+0x74>)
  401dfa:	681b      	ldr	r3, [r3, #0]
  401dfc:	4a0b      	ldr	r2, [pc, #44]	; (401e2c <USART0_Handler+0x6c>)
  401dfe:	6812      	ldr	r2, [r2, #0]
  401e00:	b2d1      	uxtb	r1, r2
  401e02:	4a0d      	ldr	r2, [pc, #52]	; (401e38 <USART0_Handler+0x78>)
  401e04:	54d1      	strb	r1, [r2, r3]
		usart_buffer_index++;
  401e06:	4b0b      	ldr	r3, [pc, #44]	; (401e34 <USART0_Handler+0x74>)
  401e08:	681b      	ldr	r3, [r3, #0]
  401e0a:	3301      	adds	r3, #1
  401e0c:	4a09      	ldr	r2, [pc, #36]	; (401e34 <USART0_Handler+0x74>)
  401e0e:	6013      	str	r3, [r2, #0]
	}	
	
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  401e10:	2101      	movs	r1, #1
  401e12:	4803      	ldr	r0, [pc, #12]	; (401e20 <USART0_Handler+0x60>)
  401e14:	4b09      	ldr	r3, [pc, #36]	; (401e3c <USART0_Handler+0x7c>)
  401e16:	4798      	blx	r3
}
  401e18:	bf00      	nop
  401e1a:	3708      	adds	r7, #8
  401e1c:	46bd      	mov	sp, r7
  401e1e:	bd80      	pop	{r7, pc}
  401e20:	40024000 	.word	0x40024000
  401e24:	00400fab 	.word	0x00400fab
  401e28:	00400fc5 	.word	0x00400fc5
  401e2c:	2000d58c 	.word	0x2000d58c
  401e30:	00401089 	.word	0x00401089
  401e34:	2000d784 	.word	0x2000d784
  401e38:	2000d590 	.word	0x2000d590
  401e3c:	00400f91 	.word	0x00400f91

00401e40 <configure_usart>:

/**
 *  Configure board USART communication with PC or other terminal.
 */
void configure_usart()
{
  401e40:	b5b0      	push	{r4, r5, r7, lr}
  401e42:	b086      	sub	sp, #24
  401e44:	af00      	add	r7, sp, #0
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  401e46:	4b15      	ldr	r3, [pc, #84]	; (401e9c <configure_usart+0x5c>)
  401e48:	463c      	mov	r4, r7
  401e4a:	461d      	mov	r5, r3
  401e4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401e4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401e50:	e895 0003 	ldmia.w	r5, {r0, r1}
  401e54:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  401e58:	4b11      	ldr	r3, [pc, #68]	; (401ea0 <configure_usart+0x60>)
  401e5a:	4798      	blx	r3
  401e5c:	4602      	mov	r2, r0
  401e5e:	4b11      	ldr	r3, [pc, #68]	; (401ea4 <configure_usart+0x64>)
  401e60:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  401e62:	200e      	movs	r0, #14
  401e64:	4b10      	ldr	r3, [pc, #64]	; (401ea8 <configure_usart+0x68>)
  401e66:	4798      	blx	r3

	/* Configure USART. */
	//usart_init_hw_handshaking(BOARD_USART, &usart_console_settings, ul_sysclk);
	usart_init_rs232(BOARD_USART, &usart_console_settings, ul_sysclk);
  401e68:	4b0e      	ldr	r3, [pc, #56]	; (401ea4 <configure_usart+0x64>)
  401e6a:	681a      	ldr	r2, [r3, #0]
  401e6c:	463b      	mov	r3, r7
  401e6e:	4619      	mov	r1, r3
  401e70:	480e      	ldr	r0, [pc, #56]	; (401eac <configure_usart+0x6c>)
  401e72:	4b0f      	ldr	r3, [pc, #60]	; (401eb0 <configure_usart+0x70>)
  401e74:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  401e76:	f04f 31ff 	mov.w	r1, #4294967295
  401e7a:	480c      	ldr	r0, [pc, #48]	; (401eac <configure_usart+0x6c>)
  401e7c:	4b0d      	ldr	r3, [pc, #52]	; (401eb4 <configure_usart+0x74>)
  401e7e:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  401e80:	480a      	ldr	r0, [pc, #40]	; (401eac <configure_usart+0x6c>)
  401e82:	4b0d      	ldr	r3, [pc, #52]	; (401eb8 <configure_usart+0x78>)
  401e84:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  401e86:	4809      	ldr	r0, [pc, #36]	; (401eac <configure_usart+0x6c>)
  401e88:	4b0c      	ldr	r3, [pc, #48]	; (401ebc <configure_usart+0x7c>)
  401e8a:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  401e8c:	200e      	movs	r0, #14
  401e8e:	4b0c      	ldr	r3, [pc, #48]	; (401ec0 <configure_usart+0x80>)
  401e90:	4798      	blx	r3
	
	//usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
}
  401e92:	bf00      	nop
  401e94:	3718      	adds	r7, #24
  401e96:	46bd      	mov	sp, r7
  401e98:	bdb0      	pop	{r4, r5, r7, pc}
  401e9a:	bf00      	nop
  401e9c:	004098c4 	.word	0x004098c4
  401ea0:	00401d91 	.word	0x00401d91
  401ea4:	2000d78c 	.word	0x2000d78c
  401ea8:	00401da5 	.word	0x00401da5
  401eac:	40024000 	.word	0x40024000
  401eb0:	00400ead 	.word	0x00400ead
  401eb4:	00400fab 	.word	0x00400fab
  401eb8:	00400f31 	.word	0x00400f31
  401ebc:	00400f61 	.word	0x00400f61
  401ec0:	00401cbd 	.word	0x00401cbd

00401ec4 <handler_command_complete>:

/**
 *  \brief Command response handler for wifi.
 */
void handler_command_complete(uint32_t ul_id, uint32_t ul_mask) {
  401ec4:	b480      	push	{r7}
  401ec6:	b083      	sub	sp, #12
  401ec8:	af00      	add	r7, sp, #0
  401eca:	6078      	str	r0, [r7, #4]
  401ecc:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
}
  401ece:	bf00      	nop
  401ed0:	370c      	adds	r7, #12
  401ed2:	46bd      	mov	sp, r7
  401ed4:	bc80      	pop	{r7}
  401ed6:	4770      	bx	lr

00401ed8 <configure_command_complete>:

/**
 *  \brief Configures communication pin for wifi.
 */
void configure_command_complete(){
  401ed8:	b590      	push	{r4, r7, lr}
  401eda:	b083      	sub	sp, #12
  401edc:	af02      	add	r7, sp, #8
	// we set as the wifi command pin
	// we should be able to do this
	
	//configure button from the button project?
	
	pmc_enable_periph_clk(WIFI_COMM_ID); // put these definitions in wifi.h
  401ede:	200c      	movs	r0, #12
  401ee0:	4b0e      	ldr	r3, [pc, #56]	; (401f1c <configure_command_complete+0x44>)
  401ee2:	4798      	blx	r3
	// see which pins we used
	// just the rising edge option
	
	pio_set_debounce_filter(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK, 10);
  401ee4:	220a      	movs	r2, #10
  401ee6:	2101      	movs	r1, #1
  401ee8:	480d      	ldr	r0, [pc, #52]	; (401f20 <configure_command_complete+0x48>)
  401eea:	4b0e      	ldr	r3, [pc, #56]	; (401f24 <configure_command_complete+0x4c>)
  401eec:	4798      	blx	r3
	
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK, WIFI_COMM_ATTR, handler_command_complete);
  401eee:	4b0e      	ldr	r3, [pc, #56]	; (401f28 <configure_command_complete+0x50>)
  401ef0:	9300      	str	r3, [sp, #0]
  401ef2:	2370      	movs	r3, #112	; 0x70
  401ef4:	2201      	movs	r2, #1
  401ef6:	210c      	movs	r1, #12
  401ef8:	4809      	ldr	r0, [pc, #36]	; (401f20 <configure_command_complete+0x48>)
  401efa:	4c0c      	ldr	r4, [pc, #48]	; (401f2c <configure_command_complete+0x54>)
  401efc:	47a0      	blx	r4
	
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  401efe:	200c      	movs	r0, #12
  401f00:	4b0b      	ldr	r3, [pc, #44]	; (401f30 <configure_command_complete+0x58>)
  401f02:	4798      	blx	r3
	
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  401f04:	2101      	movs	r1, #1
  401f06:	4806      	ldr	r0, [pc, #24]	; (401f20 <configure_command_complete+0x48>)
  401f08:	4b0a      	ldr	r3, [pc, #40]	; (401f34 <configure_command_complete+0x5c>)
  401f0a:	4798      	blx	r3
	data_recieved = 0;
  401f0c:	4b0a      	ldr	r3, [pc, #40]	; (401f38 <configure_command_complete+0x60>)
  401f0e:	2200      	movs	r2, #0
  401f10:	601a      	str	r2, [r3, #0]
}
  401f12:	bf00      	nop
  401f14:	3704      	adds	r7, #4
  401f16:	46bd      	mov	sp, r7
  401f18:	bd90      	pop	{r4, r7, pc}
  401f1a:	bf00      	nop
  401f1c:	0040342d 	.word	0x0040342d
  401f20:	400e1000 	.word	0x400e1000
  401f24:	00402c6f 	.word	0x00402c6f
  401f28:	00401ec5 	.word	0x00401ec5
  401f2c:	00400919 	.word	0x00400919
  401f30:	00401cbd 	.word	0x00401cbd
  401f34:	00402f03 	.word	0x00402f03
  401f38:	2000d584 	.word	0x2000d584

00401f3c <handler_web_setup>:

/**
 *  \brief Handler for setting up wifi.
 */
void handler_web_setup(uint32_t ul_id, uint32_t ul_mask) {
  401f3c:	b480      	push	{r7}
  401f3e:	b083      	sub	sp, #12
  401f40:	af00      	add	r7, sp, #0
  401f42:	6078      	str	r0, [r7, #4]
  401f44:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_setup_flag = true;
  401f46:	4b04      	ldr	r3, [pc, #16]	; (401f58 <handler_web_setup+0x1c>)
  401f48:	2201      	movs	r2, #1
  401f4a:	601a      	str	r2, [r3, #0]
}
  401f4c:	bf00      	nop
  401f4e:	370c      	adds	r7, #12
  401f50:	46bd      	mov	sp, r7
  401f52:	bc80      	pop	{r7}
  401f54:	4770      	bx	lr
  401f56:	bf00      	nop
  401f58:	2000d588 	.word	0x2000d588

00401f5c <configure_web_setup>:

/**
 *  \brief Configures wifi setup pin.
 */
void configure_web_setup(){
  401f5c:	b590      	push	{r4, r7, lr}
  401f5e:	b083      	sub	sp, #12
  401f60:	af02      	add	r7, sp, #8
	
	///* Set direction and pullup on the given button IOPORT */
	//ioport_set_pin_dir(GPIO_WIFI_RESET_PB, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(GPIO_WIFI_RESET_PB, IOPORT_MODE_PULLUP);
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  401f62:	200c      	movs	r0, #12
  401f64:	4b0e      	ldr	r3, [pc, #56]	; (401fa0 <configure_web_setup+0x44>)
  401f66:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_MASK, 10);
  401f68:	220a      	movs	r2, #10
  401f6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401f6e:	480d      	ldr	r0, [pc, #52]	; (401fa4 <configure_web_setup+0x48>)
  401f70:	4b0d      	ldr	r3, [pc, #52]	; (401fa8 <configure_web_setup+0x4c>)
  401f72:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h */
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_MASK,
  401f74:	4b0d      	ldr	r3, [pc, #52]	; (401fac <configure_web_setup+0x50>)
  401f76:	9300      	str	r3, [sp, #0]
  401f78:	2379      	movs	r3, #121	; 0x79
  401f7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  401f7e:	210c      	movs	r1, #12
  401f80:	4808      	ldr	r0, [pc, #32]	; (401fa4 <configure_web_setup+0x48>)
  401f82:	4c0b      	ldr	r4, [pc, #44]	; (401fb0 <configure_web_setup+0x54>)
  401f84:	47a0      	blx	r4
			WIFI_SETUP_ATTR, handler_web_setup);
			
	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type) WIFI_SETUP_ID);
  401f86:	200c      	movs	r0, #12
  401f88:	4b0a      	ldr	r3, [pc, #40]	; (401fb4 <configure_web_setup+0x58>)
  401f8a:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_MASK);
  401f8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401f90:	4804      	ldr	r0, [pc, #16]	; (401fa4 <configure_web_setup+0x48>)
  401f92:	4b09      	ldr	r3, [pc, #36]	; (401fb8 <configure_web_setup+0x5c>)
  401f94:	4798      	blx	r3
}
  401f96:	bf00      	nop
  401f98:	3704      	adds	r7, #4
  401f9a:	46bd      	mov	sp, r7
  401f9c:	bd90      	pop	{r4, r7, pc}
  401f9e:	bf00      	nop
  401fa0:	0040342d 	.word	0x0040342d
  401fa4:	400e1000 	.word	0x400e1000
  401fa8:	00402c6f 	.word	0x00402c6f
  401fac:	00401f3d 	.word	0x00401f3d
  401fb0:	00400919 	.word	0x00400919
  401fb4:	00401cbd 	.word	0x00401cbd
  401fb8:	00402f03 	.word	0x00402f03

00401fbc <open_websocket>:
		delay_ms(10);
		timeout_counter++;
	}
}

uint8_t open_websocket(uint8_t number_of_attempts) {
  401fbc:	b590      	push	{r4, r7, lr}
  401fbe:	b085      	sub	sp, #20
  401fc0:	af00      	add	r7, sp, #0
  401fc2:	4603      	mov	r3, r0
  401fc4:	71fb      	strb	r3, [r7, #7]
	// figure out handle
	uint8_t status_code;
	for(int i=0; i<number_of_attempts; i++){
  401fc6:	2300      	movs	r3, #0
  401fc8:	60fb      	str	r3, [r7, #12]
  401fca:	e01c      	b.n	402006 <open_websocket+0x4a>
		uint8_t status_code = write_wifi_command_safe("websocket_client -f bin wss://bigbrothersees.me/source_audio_socket\r\n", "Opened: ", 20000, 1);
  401fcc:	2301      	movs	r3, #1
  401fce:	f644 6220 	movw	r2, #20000	; 0x4e20
  401fd2:	4911      	ldr	r1, [pc, #68]	; (402018 <open_websocket+0x5c>)
  401fd4:	4811      	ldr	r0, [pc, #68]	; (40201c <open_websocket+0x60>)
  401fd6:	4c12      	ldr	r4, [pc, #72]	; (402020 <open_websocket+0x64>)
  401fd8:	47a0      	blx	r4
  401fda:	4603      	mov	r3, r0
  401fdc:	72fb      	strb	r3, [r7, #11]
		if (status_code >= 10){
  401fde:	7afb      	ldrb	r3, [r7, #11]
  401fe0:	2b09      	cmp	r3, #9
  401fe2:	d90d      	bls.n	402000 <open_websocket+0x44>
			if (status_code > 18){
  401fe4:	7afb      	ldrb	r3, [r7, #11]
  401fe6:	2b12      	cmp	r3, #18
  401fe8:	d906      	bls.n	401ff8 <open_websocket+0x3c>
				write_wifi_command_safe("close all\r\n","Success",200,0);
  401fea:	2300      	movs	r3, #0
  401fec:	22c8      	movs	r2, #200	; 0xc8
  401fee:	490d      	ldr	r1, [pc, #52]	; (402024 <open_websocket+0x68>)
  401ff0:	480d      	ldr	r0, [pc, #52]	; (402028 <open_websocket+0x6c>)
  401ff2:	4c0b      	ldr	r4, [pc, #44]	; (402020 <open_websocket+0x64>)
  401ff4:	47a0      	blx	r4
				continue;
  401ff6:	e003      	b.n	402000 <open_websocket+0x44>
			}
			return status_code - 10;
  401ff8:	7afb      	ldrb	r3, [r7, #11]
  401ffa:	3b0a      	subs	r3, #10
  401ffc:	b2db      	uxtb	r3, r3
  401ffe:	e007      	b.n	402010 <open_websocket+0x54>
	for(int i=0; i<number_of_attempts; i++){
  402000:	68fb      	ldr	r3, [r7, #12]
  402002:	3301      	adds	r3, #1
  402004:	60fb      	str	r3, [r7, #12]
  402006:	79fa      	ldrb	r2, [r7, #7]
  402008:	68fb      	ldr	r3, [r7, #12]
  40200a:	429a      	cmp	r2, r3
  40200c:	dcde      	bgt.n	401fcc <open_websocket+0x10>
		}
	}
	// should check last thing in input buffer for handle
	return NO_WEBSOCKET_OPEN; // indicate failure
  40200e:	230a      	movs	r3, #10
}
  402010:	4618      	mov	r0, r3
  402012:	3714      	adds	r7, #20
  402014:	46bd      	mov	sp, r7
  402016:	bd90      	pop	{r4, r7, pc}
  402018:	004098dc 	.word	0x004098dc
  40201c:	004098e8 	.word	0x004098e8
  402020:	00402799 	.word	0x00402799
  402024:	00409930 	.word	0x00409930
  402028:	00409938 	.word	0x00409938

0040202c <check_ws_handle>:

uint8_t check_ws_handle(uint8_t theoretical_handle){
  40202c:	b590      	push	{r4, r7, lr}
  40202e:	b0ad      	sub	sp, #180	; 0xb4
  402030:	af00      	add	r7, sp, #0
  402032:	4603      	mov	r3, r0
  402034:	71fb      	strb	r3, [r7, #7]
	char* templated_response[40];
	sprintf(templated_response, "%d WEBC", theoretical_handle);
  402036:	79fa      	ldrb	r2, [r7, #7]
  402038:	f107 030c 	add.w	r3, r7, #12
  40203c:	490c      	ldr	r1, [pc, #48]	; (402070 <check_ws_handle+0x44>)
  40203e:	4618      	mov	r0, r3
  402040:	4b0c      	ldr	r3, [pc, #48]	; (402074 <check_ws_handle+0x48>)
  402042:	4798      	blx	r3
	
	uint8_t command_response = write_wifi_command_safe("list\r\n", templated_response, 100, 0);
  402044:	f107 010c 	add.w	r1, r7, #12
  402048:	2300      	movs	r3, #0
  40204a:	2264      	movs	r2, #100	; 0x64
  40204c:	480a      	ldr	r0, [pc, #40]	; (402078 <check_ws_handle+0x4c>)
  40204e:	4c0b      	ldr	r4, [pc, #44]	; (40207c <check_ws_handle+0x50>)
  402050:	47a0      	blx	r4
  402052:	4603      	mov	r3, r0
  402054:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	return command_response == COMMAND_SUCCESS ? COMMAND_SUCCESS : COMMAND_FAILURE;
  402058:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
  40205c:	2b00      	cmp	r3, #0
  40205e:	bf14      	ite	ne
  402060:	2301      	movne	r3, #1
  402062:	2300      	moveq	r3, #0
  402064:	b2db      	uxtb	r3, r3
}
  402066:	4618      	mov	r0, r3
  402068:	37b4      	adds	r7, #180	; 0xb4
  40206a:	46bd      	mov	sp, r7
  40206c:	bd90      	pop	{r4, r7, pc}
  40206e:	bf00      	nop
  402070:	00409944 	.word	0x00409944
  402074:	004041d5 	.word	0x004041d5
  402078:	0040994c 	.word	0x0040994c
  40207c:	00402799 	.word	0x00402799

00402080 <setup_wifi>:
}

/**
 *  \brief Sets up wifi chip on new network.
 */
void setup_wifi(){
  402080:	b598      	push	{r3, r4, r7, lr}
  402082:	af00      	add	r7, sp, #0
	// command wifi chip to setup
	write_wifi_command_safe("setup web\r\n","Associated]", 60000, 0);
  402084:	2300      	movs	r3, #0
  402086:	f64e 2260 	movw	r2, #60000	; 0xea60
  40208a:	4904      	ldr	r1, [pc, #16]	; (40209c <setup_wifi+0x1c>)
  40208c:	4804      	ldr	r0, [pc, #16]	; (4020a0 <setup_wifi+0x20>)
  40208e:	4c05      	ldr	r4, [pc, #20]	; (4020a4 <setup_wifi+0x24>)
  402090:	47a0      	blx	r4
	// turn off setup flag
	wifi_setup_flag = false;
  402092:	4b05      	ldr	r3, [pc, #20]	; (4020a8 <setup_wifi+0x28>)
  402094:	2200      	movs	r2, #0
  402096:	601a      	str	r2, [r3, #0]
}
  402098:	bf00      	nop
  40209a:	bd98      	pop	{r3, r4, r7, pc}
  40209c:	00409954 	.word	0x00409954
  4020a0:	00409960 	.word	0x00409960
  4020a4:	00402799 	.word	0x00402799
  4020a8:	2000d588 	.word	0x2000d588

004020ac <configure_wifi>:

/**
 *  \brief Wrapper function for wifi module configuration.
 */
void configure_wifi(){
  4020ac:	b580      	push	{r7, lr}
  4020ae:	af00      	add	r7, sp, #0
	configure_usart();
  4020b0:	4b05      	ldr	r3, [pc, #20]	; (4020c8 <configure_wifi+0x1c>)
  4020b2:	4798      	blx	r3
	configure_command_complete();
  4020b4:	4b05      	ldr	r3, [pc, #20]	; (4020cc <configure_wifi+0x20>)
  4020b6:	4798      	blx	r3
	configure_web_setup();	
  4020b8:	4b05      	ldr	r3, [pc, #20]	; (4020d0 <configure_wifi+0x24>)
  4020ba:	4798      	blx	r3
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  4020bc:	2101      	movs	r1, #1
  4020be:	4805      	ldr	r0, [pc, #20]	; (4020d4 <configure_wifi+0x28>)
  4020c0:	4b05      	ldr	r3, [pc, #20]	; (4020d8 <configure_wifi+0x2c>)
  4020c2:	4798      	blx	r3
}
  4020c4:	bf00      	nop
  4020c6:	bd80      	pop	{r7, pc}
  4020c8:	00401e41 	.word	0x00401e41
  4020cc:	00401ed9 	.word	0x00401ed9
  4020d0:	00401f5d 	.word	0x00401f5d
  4020d4:	40024000 	.word	0x40024000
  4020d8:	00400f91 	.word	0x00400f91

004020dc <reboot_wifi>:
}

/**
 *  \brief Reboots the wifi chip.
 */
void reboot_wifi() {
  4020dc:	b590      	push	{r4, r7, lr}
  4020de:	b083      	sub	sp, #12
  4020e0:	af00      	add	r7, sp, #0
	wifi_setup_flag = false;
  4020e2:	4b14      	ldr	r3, [pc, #80]	; (402134 <reboot_wifi+0x58>)
  4020e4:	2200      	movs	r2, #0
  4020e6:	601a      	str	r2, [r3, #0]
	uint8_t status_code;
	
	while(write_wifi_command_safe("reboot\r\n", "Associated]", 10000,0) != COMMAND_SUCCESS){
  4020e8:	e005      	b.n	4020f6 <reboot_wifi+0x1a>
		if(wifi_setup_flag){
  4020ea:	4b12      	ldr	r3, [pc, #72]	; (402134 <reboot_wifi+0x58>)
  4020ec:	681b      	ldr	r3, [r3, #0]
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d001      	beq.n	4020f6 <reboot_wifi+0x1a>
			setup_wifi();
  4020f2:	4b11      	ldr	r3, [pc, #68]	; (402138 <reboot_wifi+0x5c>)
  4020f4:	4798      	blx	r3
	while(write_wifi_command_safe("reboot\r\n", "Associated]", 10000,0) != COMMAND_SUCCESS){
  4020f6:	2300      	movs	r3, #0
  4020f8:	f242 7210 	movw	r2, #10000	; 0x2710
  4020fc:	490f      	ldr	r1, [pc, #60]	; (40213c <reboot_wifi+0x60>)
  4020fe:	4810      	ldr	r0, [pc, #64]	; (402140 <reboot_wifi+0x64>)
  402100:	4c10      	ldr	r4, [pc, #64]	; (402144 <reboot_wifi+0x68>)
  402102:	47a0      	blx	r4
  402104:	4603      	mov	r3, r0
  402106:	2b00      	cmp	r3, #0
  402108:	d1ef      	bne.n	4020ea <reboot_wifi+0xe>
		}
	}
	
	status_code = write_wifi_command_safe("set sy c p off\r\n","Set OK",100,0);
  40210a:	2300      	movs	r3, #0
  40210c:	2264      	movs	r2, #100	; 0x64
  40210e:	490e      	ldr	r1, [pc, #56]	; (402148 <reboot_wifi+0x6c>)
  402110:	480e      	ldr	r0, [pc, #56]	; (40214c <reboot_wifi+0x70>)
  402112:	4c0c      	ldr	r4, [pc, #48]	; (402144 <reboot_wifi+0x68>)
  402114:	47a0      	blx	r4
  402116:	4603      	mov	r3, r0
  402118:	71fb      	strb	r3, [r7, #7]
	status_code = write_wifi_command_safe("set sy c e off\r\n","Set OK", 100, 0);
  40211a:	2300      	movs	r3, #0
  40211c:	2264      	movs	r2, #100	; 0x64
  40211e:	490a      	ldr	r1, [pc, #40]	; (402148 <reboot_wifi+0x6c>)
  402120:	480b      	ldr	r0, [pc, #44]	; (402150 <reboot_wifi+0x74>)
  402122:	4c08      	ldr	r4, [pc, #32]	; (402144 <reboot_wifi+0x68>)
  402124:	47a0      	blx	r4
  402126:	4603      	mov	r3, r0
  402128:	71fb      	strb	r3, [r7, #7]
}
  40212a:	bf00      	nop
  40212c:	370c      	adds	r7, #12
  40212e:	46bd      	mov	sp, r7
  402130:	bd90      	pop	{r4, r7, pc}
  402132:	bf00      	nop
  402134:	2000d588 	.word	0x2000d588
  402138:	00402081 	.word	0x00402081
  40213c:	00409954 	.word	0x00409954
  402140:	004099ac 	.word	0x004099ac
  402144:	00402799 	.word	0x00402799
  402148:	004099b8 	.word	0x004099b8
  40214c:	004099c0 	.word	0x004099c0
  402150:	004099d4 	.word	0x004099d4

00402154 <configure_websocket>:

void configure_websocket(){
  402154:	b580      	push	{r7, lr}
  402156:	af00      	add	r7, sp, #0
	// try 5 times to open the socket
	ws_handle = open_websocket(5); 
  402158:	2005      	movs	r0, #5
  40215a:	4b04      	ldr	r3, [pc, #16]	; (40216c <configure_websocket+0x18>)
  40215c:	4798      	blx	r3
  40215e:	4603      	mov	r3, r0
  402160:	461a      	mov	r2, r3
  402162:	4b03      	ldr	r3, [pc, #12]	; (402170 <configure_websocket+0x1c>)
  402164:	701a      	strb	r2, [r3, #0]
}
  402166:	bf00      	nop
  402168:	bd80      	pop	{r7, pc}
  40216a:	bf00      	nop
  40216c:	00401fbd 	.word	0x00401fbd
  402170:	2000000a 	.word	0x2000000a
  402174:	00000000 	.word	0x00000000

00402178 <reopen_websockets>:

void reopen_websockets(){
  402178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40217a:	af00      	add	r7, sp, #0
	// reopen websocket connections if something breaks
	write_wifi_command_safe("close all\r\n","Success",100,0); // fix this
  40217c:	2300      	movs	r3, #0
  40217e:	2264      	movs	r2, #100	; 0x64
  402180:	4933      	ldr	r1, [pc, #204]	; (402250 <reopen_websockets+0xd8>)
  402182:	4834      	ldr	r0, [pc, #208]	; (402254 <reopen_websockets+0xdc>)
  402184:	4c34      	ldr	r4, [pc, #208]	; (402258 <reopen_websockets+0xe0>)
  402186:	47a0      	blx	r4
	ws_handle = NO_WEBSOCKET_OPEN;
  402188:	4b34      	ldr	r3, [pc, #208]	; (40225c <reopen_websockets+0xe4>)
  40218a:	220a      	movs	r2, #10
  40218c:	701a      	strb	r2, [r3, #0]
	
	while(ws_handle == NO_WEBSOCKET_OPEN) {
  40218e:	e052      	b.n	402236 <reopen_websockets+0xbe>
		delay_s(reopen_delay_seconds);
  402190:	4b33      	ldr	r3, [pc, #204]	; (402260 <reopen_websockets+0xe8>)
  402192:	681b      	ldr	r3, [r3, #0]
  402194:	2b00      	cmp	r3, #0
  402196:	d02b      	beq.n	4021f0 <reopen_websockets+0x78>
  402198:	4b31      	ldr	r3, [pc, #196]	; (402260 <reopen_websockets+0xe8>)
  40219a:	681b      	ldr	r3, [r3, #0]
  40219c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4021a0:	fb02 f303 	mul.w	r3, r2, r3
  4021a4:	461d      	mov	r5, r3
  4021a6:	f04f 0600 	mov.w	r6, #0
  4021aa:	4b2e      	ldr	r3, [pc, #184]	; (402264 <reopen_websockets+0xec>)
  4021ac:	4798      	blx	r3
  4021ae:	4603      	mov	r3, r0
  4021b0:	f04f 0400 	mov.w	r4, #0
  4021b4:	fb03 f106 	mul.w	r1, r3, r6
  4021b8:	fb05 f204 	mul.w	r2, r5, r4
  4021bc:	440a      	add	r2, r1
  4021be:	fba5 3403 	umull	r3, r4, r5, r3
  4021c2:	4422      	add	r2, r4
  4021c4:	4614      	mov	r4, r2
  4021c6:	f243 61af 	movw	r1, #13999	; 0x36af
  4021ca:	f04f 0200 	mov.w	r2, #0
  4021ce:	185d      	adds	r5, r3, r1
  4021d0:	eb44 0602 	adc.w	r6, r4, r2
  4021d4:	4628      	mov	r0, r5
  4021d6:	4631      	mov	r1, r6
  4021d8:	4c23      	ldr	r4, [pc, #140]	; (402268 <reopen_websockets+0xf0>)
  4021da:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4021de:	f04f 0300 	mov.w	r3, #0
  4021e2:	47a0      	blx	r4
  4021e4:	4603      	mov	r3, r0
  4021e6:	460c      	mov	r4, r1
  4021e8:	4618      	mov	r0, r3
  4021ea:	4b20      	ldr	r3, [pc, #128]	; (40226c <reopen_websockets+0xf4>)
  4021ec:	4798      	blx	r3
  4021ee:	e016      	b.n	40221e <reopen_websockets+0xa6>
  4021f0:	4b1c      	ldr	r3, [pc, #112]	; (402264 <reopen_websockets+0xec>)
  4021f2:	4798      	blx	r3
  4021f4:	4603      	mov	r3, r0
  4021f6:	f04f 0400 	mov.w	r4, #0
  4021fa:	a213      	add	r2, pc, #76	; (adr r2, 402248 <reopen_websockets+0xd0>)
  4021fc:	e9d2 1200 	ldrd	r1, r2, [r2]
  402200:	185d      	adds	r5, r3, r1
  402202:	eb44 0602 	adc.w	r6, r4, r2
  402206:	4628      	mov	r0, r5
  402208:	4631      	mov	r1, r6
  40220a:	4c17      	ldr	r4, [pc, #92]	; (402268 <reopen_websockets+0xf0>)
  40220c:	4a18      	ldr	r2, [pc, #96]	; (402270 <reopen_websockets+0xf8>)
  40220e:	f04f 0300 	mov.w	r3, #0
  402212:	47a0      	blx	r4
  402214:	4603      	mov	r3, r0
  402216:	460c      	mov	r4, r1
  402218:	4618      	mov	r0, r3
  40221a:	4b14      	ldr	r3, [pc, #80]	; (40226c <reopen_websockets+0xf4>)
  40221c:	4798      	blx	r3
		ws_handle = open_websocket(5); // try 5 times to open the socket
  40221e:	2005      	movs	r0, #5
  402220:	4b14      	ldr	r3, [pc, #80]	; (402274 <reopen_websockets+0xfc>)
  402222:	4798      	blx	r3
  402224:	4603      	mov	r3, r0
  402226:	461a      	mov	r2, r3
  402228:	4b0c      	ldr	r3, [pc, #48]	; (40225c <reopen_websockets+0xe4>)
  40222a:	701a      	strb	r2, [r3, #0]
		reopen_delay_seconds += 5; // this could take a while
  40222c:	4b0c      	ldr	r3, [pc, #48]	; (402260 <reopen_websockets+0xe8>)
  40222e:	681b      	ldr	r3, [r3, #0]
  402230:	3305      	adds	r3, #5
  402232:	4a0b      	ldr	r2, [pc, #44]	; (402260 <reopen_websockets+0xe8>)
  402234:	6013      	str	r3, [r2, #0]
	while(ws_handle == NO_WEBSOCKET_OPEN) {
  402236:	4b09      	ldr	r3, [pc, #36]	; (40225c <reopen_websockets+0xe4>)
  402238:	781b      	ldrb	r3, [r3, #0]
  40223a:	2b0a      	cmp	r3, #10
  40223c:	d0a8      	beq.n	402190 <reopen_websockets+0x18>
	}
	reopen_delay_seconds = 5;
  40223e:	4b08      	ldr	r3, [pc, #32]	; (402260 <reopen_websockets+0xe8>)
  402240:	2205      	movs	r2, #5
  402242:	601a      	str	r2, [r3, #0]
}
  402244:	bf00      	nop
  402246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402248:	00d59f7f 	.word	0x00d59f7f
  40224c:	00000000 	.word	0x00000000
  402250:	00409930 	.word	0x00409930
  402254:	00409938 	.word	0x00409938
  402258:	00402799 	.word	0x00402799
  40225c:	2000000a 	.word	0x2000000a
  402260:	2000000c 	.word	0x2000000c
  402264:	00401d7d 	.word	0x00401d7d
  402268:	00403dd9 	.word	0x00403dd9
  40226c:	20000001 	.word	0x20000001
  402270:	00d59f80 	.word	0x00d59f80
  402274:	00401fbd 	.word	0x00401fbd

00402278 <is_audio_caught_up>:
		// websocket not open
		reopen_websockets();
	}	
}

uint8_t is_audio_caught_up(){
  402278:	b480      	push	{r7}
  40227a:	b085      	sub	sp, #20
  40227c:	af00      	add	r7, sp, #0
	uint32_t end_index = (i2s_send_index + AUDIO_PACKET_SIZE) % (AUDIO_BUFFER_SIZE); // the last uint16 index that will be hit if it sends
  40227e:	4b1e      	ldr	r3, [pc, #120]	; (4022f8 <is_audio_caught_up+0x80>)
  402280:	681b      	ldr	r3, [r3, #0]
  402282:	33c8      	adds	r3, #200	; 0xc8
  402284:	4a1d      	ldr	r2, [pc, #116]	; (4022fc <is_audio_caught_up+0x84>)
  402286:	fba2 1203 	umull	r1, r2, r2, r3
  40228a:	0a92      	lsrs	r2, r2, #10
  40228c:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
  402290:	fb01 f202 	mul.w	r2, r1, r2
  402294:	1a9b      	subs	r3, r3, r2
  402296:	60fb      	str	r3, [r7, #12]
	
	// make sure that the end index isn't in front of the receive index
	uint32_t first_condition = ((i2s_capture_index - i2s_send_index) < AUDIO_PACKET_SIZE) && ((i2s_capture_index - i2s_send_index) > 0);
  402298:	4b19      	ldr	r3, [pc, #100]	; (402300 <is_audio_caught_up+0x88>)
  40229a:	681a      	ldr	r2, [r3, #0]
  40229c:	4b16      	ldr	r3, [pc, #88]	; (4022f8 <is_audio_caught_up+0x80>)
  40229e:	681b      	ldr	r3, [r3, #0]
  4022a0:	1ad3      	subs	r3, r2, r3
  4022a2:	2bc7      	cmp	r3, #199	; 0xc7
  4022a4:	d807      	bhi.n	4022b6 <is_audio_caught_up+0x3e>
  4022a6:	4b16      	ldr	r3, [pc, #88]	; (402300 <is_audio_caught_up+0x88>)
  4022a8:	681a      	ldr	r2, [r3, #0]
  4022aa:	4b13      	ldr	r3, [pc, #76]	; (4022f8 <is_audio_caught_up+0x80>)
  4022ac:	681b      	ldr	r3, [r3, #0]
  4022ae:	429a      	cmp	r2, r3
  4022b0:	d001      	beq.n	4022b6 <is_audio_caught_up+0x3e>
  4022b2:	2301      	movs	r3, #1
  4022b4:	e000      	b.n	4022b8 <is_audio_caught_up+0x40>
  4022b6:	2300      	movs	r3, #0
  4022b8:	60bb      	str	r3, [r7, #8]
	uint32_t second_condition = ((end_index - i2s_capture_index) > 0) && ((end_index - i2s_capture_index) < AUDIO_PACKET_SIZE);
  4022ba:	4b11      	ldr	r3, [pc, #68]	; (402300 <is_audio_caught_up+0x88>)
  4022bc:	681b      	ldr	r3, [r3, #0]
  4022be:	68fa      	ldr	r2, [r7, #12]
  4022c0:	429a      	cmp	r2, r3
  4022c2:	d007      	beq.n	4022d4 <is_audio_caught_up+0x5c>
  4022c4:	4b0e      	ldr	r3, [pc, #56]	; (402300 <is_audio_caught_up+0x88>)
  4022c6:	681b      	ldr	r3, [r3, #0]
  4022c8:	68fa      	ldr	r2, [r7, #12]
  4022ca:	1ad3      	subs	r3, r2, r3
  4022cc:	2bc7      	cmp	r3, #199	; 0xc7
  4022ce:	d801      	bhi.n	4022d4 <is_audio_caught_up+0x5c>
  4022d0:	2301      	movs	r3, #1
  4022d2:	e000      	b.n	4022d6 <is_audio_caught_up+0x5e>
  4022d4:	2300      	movs	r3, #0
  4022d6:	607b      	str	r3, [r7, #4]
	return (first_condition || second_condition) ? 1 : 0;
  4022d8:	68bb      	ldr	r3, [r7, #8]
  4022da:	2b00      	cmp	r3, #0
  4022dc:	d102      	bne.n	4022e4 <is_audio_caught_up+0x6c>
  4022de:	687b      	ldr	r3, [r7, #4]
  4022e0:	2b00      	cmp	r3, #0
  4022e2:	d001      	beq.n	4022e8 <is_audio_caught_up+0x70>
  4022e4:	2301      	movs	r3, #1
  4022e6:	e000      	b.n	4022ea <is_audio_caught_up+0x72>
  4022e8:	2300      	movs	r3, #0
  4022ea:	b2db      	uxtb	r3, r3
}
  4022ec:	4618      	mov	r0, r3
  4022ee:	3714      	adds	r7, #20
  4022f0:	46bd      	mov	sp, r7
  4022f2:	bc80      	pop	{r7}
  4022f4:	4770      	bx	lr
  4022f6:	bf00      	nop
  4022f8:	2000d788 	.word	0x2000d788
  4022fc:	10624dd3 	.word	0x10624dd3
  402300:	200009d8 	.word	0x200009d8

00402304 <send_image>:

void send_image(uint8_t *start_of_image_ptr, uint32_t image_length){
  402304:	b590      	push	{r4, r7, lr}
  402306:	b0a5      	sub	sp, #148	; 0x94
  402308:	af02      	add	r7, sp, #8
  40230a:	6078      	str	r0, [r7, #4]
  40230c:	6039      	str	r1, [r7, #0]
	// sends image data over ws connection while still streaming audio
	// throttled to audio speed
	
	uint32_t image_byte_index = 0;
  40230e:	2300      	movs	r3, #0
  402310:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	uint8_t status_code;
	
	while (image_byte_index < image_length){
  402314:	e05f      	b.n	4023d6 <send_image+0xd2>
		// there's still image data to send
		//send audio data until caught up
		if (ws_handle != NO_WEBSOCKET_OPEN){
  402316:	4b3d      	ldr	r3, [pc, #244]	; (40240c <send_image+0x108>)
  402318:	781b      	ldrb	r3, [r3, #0]
  40231a:	2b0a      	cmp	r3, #10
  40231c:	d059      	beq.n	4023d2 <send_image+0xce>
			//websocket open
			if(is_audio_caught_up()){
  40231e:	4b3c      	ldr	r3, [pc, #240]	; (402410 <send_image+0x10c>)
  402320:	4798      	blx	r3
  402322:	4603      	mov	r3, r0
  402324:	2b00      	cmp	r3, #0
  402326:	d032      	beq.n	40238e <send_image+0x8a>
				// if the audio sending is caught up, we can send an image packet
				status_code = write_image_data_safe(start_of_image_ptr, image_byte_index, image_length, ws_handle, "Success", 500);
  402328:	4b38      	ldr	r3, [pc, #224]	; (40240c <send_image+0x108>)
  40232a:	781a      	ldrb	r2, [r3, #0]
  40232c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  402330:	9301      	str	r3, [sp, #4]
  402332:	4b38      	ldr	r3, [pc, #224]	; (402414 <send_image+0x110>)
  402334:	9300      	str	r3, [sp, #0]
  402336:	4613      	mov	r3, r2
  402338:	683a      	ldr	r2, [r7, #0]
  40233a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
  40233e:	6878      	ldr	r0, [r7, #4]
  402340:	4c35      	ldr	r4, [pc, #212]	; (402418 <send_image+0x114>)
  402342:	47a0      	blx	r4
  402344:	4603      	mov	r3, r0
  402346:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
				if(status_code == COMMAND_STCLOSE){
  40234a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
  40234e:	2b03      	cmp	r3, #3
  402350:	d103      	bne.n	40235a <send_image+0x56>
					ws_handle = NO_WEBSOCKET_OPEN;
  402352:	4b2e      	ldr	r3, [pc, #184]	; (40240c <send_image+0x108>)
  402354:	220a      	movs	r2, #10
  402356:	701a      	strb	r2, [r3, #0]
  402358:	e03d      	b.n	4023d6 <send_image+0xd2>
				} else if (status_code == COMMAND_FAILURE){
  40235a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
  40235e:	2b01      	cmp	r3, #1
  402360:	d10a      	bne.n	402378 <send_image+0x74>
					if(check_ws_handle(ws_handle) != COMMAND_SUCCESS){
  402362:	4b2a      	ldr	r3, [pc, #168]	; (40240c <send_image+0x108>)
  402364:	781b      	ldrb	r3, [r3, #0]
  402366:	4618      	mov	r0, r3
  402368:	4b2c      	ldr	r3, [pc, #176]	; (40241c <send_image+0x118>)
  40236a:	4798      	blx	r3
  40236c:	4603      	mov	r3, r0
  40236e:	2b00      	cmp	r3, #0
  402370:	d031      	beq.n	4023d6 <send_image+0xd2>
						reopen_websockets();
  402372:	4b2b      	ldr	r3, [pc, #172]	; (402420 <send_image+0x11c>)
  402374:	4798      	blx	r3
  402376:	e02e      	b.n	4023d6 <send_image+0xd2>
					}
				} else if (status_code == COMMAND_SUCCESS){
  402378:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
  40237c:	2b00      	cmp	r3, #0
  40237e:	d12a      	bne.n	4023d6 <send_image+0xd2>
					image_byte_index += IMAGE_PACKET_SIZE;
  402380:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  402384:	f203 138f 	addw	r3, r3, #399	; 0x18f
  402388:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  40238c:	e023      	b.n	4023d6 <send_image+0xd2>
				}

			} else{
				// the audio still has stuff to send (should be most of the time)
				status_code = write_audio_data_safe(i2s_rec_buf, ws_handle, "Success", 500);
  40238e:	4b1f      	ldr	r3, [pc, #124]	; (40240c <send_image+0x108>)
  402390:	7819      	ldrb	r1, [r3, #0]
  402392:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  402396:	4a1f      	ldr	r2, [pc, #124]	; (402414 <send_image+0x110>)
  402398:	4822      	ldr	r0, [pc, #136]	; (402424 <send_image+0x120>)
  40239a:	4c23      	ldr	r4, [pc, #140]	; (402428 <send_image+0x124>)
  40239c:	47a0      	blx	r4
  40239e:	4603      	mov	r3, r0
  4023a0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
				if(status_code == COMMAND_STCLOSE){
  4023a4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
  4023a8:	2b03      	cmp	r3, #3
  4023aa:	d103      	bne.n	4023b4 <send_image+0xb0>
					ws_handle = NO_WEBSOCKET_OPEN;
  4023ac:	4b17      	ldr	r3, [pc, #92]	; (40240c <send_image+0x108>)
  4023ae:	220a      	movs	r2, #10
  4023b0:	701a      	strb	r2, [r3, #0]
  4023b2:	e010      	b.n	4023d6 <send_image+0xd2>
				} else if (status_code == COMMAND_FAILURE){
  4023b4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
  4023b8:	2b01      	cmp	r3, #1
  4023ba:	d10c      	bne.n	4023d6 <send_image+0xd2>
					if(check_ws_handle(ws_handle) != COMMAND_SUCCESS){
  4023bc:	4b13      	ldr	r3, [pc, #76]	; (40240c <send_image+0x108>)
  4023be:	781b      	ldrb	r3, [r3, #0]
  4023c0:	4618      	mov	r0, r3
  4023c2:	4b16      	ldr	r3, [pc, #88]	; (40241c <send_image+0x118>)
  4023c4:	4798      	blx	r3
  4023c6:	4603      	mov	r3, r0
  4023c8:	2b00      	cmp	r3, #0
  4023ca:	d004      	beq.n	4023d6 <send_image+0xd2>
						reopen_websockets();
  4023cc:	4b14      	ldr	r3, [pc, #80]	; (402420 <send_image+0x11c>)
  4023ce:	4798      	blx	r3
  4023d0:	e001      	b.n	4023d6 <send_image+0xd2>
					}
				}
			}
		} else{
			// websocket not open
			reopen_websockets();
  4023d2:	4b13      	ldr	r3, [pc, #76]	; (402420 <send_image+0x11c>)
  4023d4:	4798      	blx	r3
	while (image_byte_index < image_length){
  4023d6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  4023da:	683b      	ldr	r3, [r7, #0]
  4023dc:	429a      	cmp	r2, r3
  4023de:	d39a      	bcc.n	402316 <send_image+0x12>
		}	
	}
		
	char* templated_command[30];
	sprintf(templated_command, "write %d 10\r\nimage done", ws_handle);
  4023e0:	4b0a      	ldr	r3, [pc, #40]	; (40240c <send_image+0x108>)
  4023e2:	781b      	ldrb	r3, [r3, #0]
  4023e4:	461a      	mov	r2, r3
  4023e6:	f107 0308 	add.w	r3, r7, #8
  4023ea:	4910      	ldr	r1, [pc, #64]	; (40242c <send_image+0x128>)
  4023ec:	4618      	mov	r0, r3
  4023ee:	4b10      	ldr	r3, [pc, #64]	; (402430 <send_image+0x12c>)
  4023f0:	4798      	blx	r3

	write_wifi_command_safe(templated_command, "Success", 500, 0);
  4023f2:	f107 0008 	add.w	r0, r7, #8
  4023f6:	2300      	movs	r3, #0
  4023f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4023fc:	4905      	ldr	r1, [pc, #20]	; (402414 <send_image+0x110>)
  4023fe:	4c0d      	ldr	r4, [pc, #52]	; (402434 <send_image+0x130>)
  402400:	47a0      	blx	r4
}
  402402:	bf00      	nop
  402404:	378c      	adds	r7, #140	; 0x8c
  402406:	46bd      	mov	sp, r7
  402408:	bd90      	pop	{r4, r7, pc}
  40240a:	bf00      	nop
  40240c:	2000000a 	.word	0x2000000a
  402410:	00402279 	.word	0x00402279
  402414:	00409930 	.word	0x00409930
  402418:	004026d9 	.word	0x004026d9
  40241c:	0040202d 	.word	0x0040202d
  402420:	00402179 	.word	0x00402179
  402424:	200009dc 	.word	0x200009dc
  402428:	004025f5 	.word	0x004025f5
  40242c:	004099e8 	.word	0x004099e8
  402430:	004041d5 	.word	0x004041d5
  402434:	00402799 	.word	0x00402799

00402438 <send_audio_packet>:

uint8_t send_audio_packet(){
  402438:	b590      	push	{r4, r7, lr}
  40243a:	b083      	sub	sp, #12
  40243c:	af00      	add	r7, sp, #0
	// sends one audio packet, assuming everything is OK everywhere
	// called by camera functions to stream audio while capturing image
	uint8_t status_code;
	
	if (ws_handle != NO_WEBSOCKET_OPEN && ws_handle != PREV_COMMAND_FAILED && !is_audio_caught_up()){
  40243e:	4b15      	ldr	r3, [pc, #84]	; (402494 <send_audio_packet+0x5c>)
  402440:	781b      	ldrb	r3, [r3, #0]
  402442:	2b0a      	cmp	r3, #10
  402444:	d021      	beq.n	40248a <send_audio_packet+0x52>
  402446:	4b13      	ldr	r3, [pc, #76]	; (402494 <send_audio_packet+0x5c>)
  402448:	781b      	ldrb	r3, [r3, #0]
  40244a:	2b0b      	cmp	r3, #11
  40244c:	d01d      	beq.n	40248a <send_audio_packet+0x52>
  40244e:	4b12      	ldr	r3, [pc, #72]	; (402498 <send_audio_packet+0x60>)
  402450:	4798      	blx	r3
  402452:	4603      	mov	r3, r0
  402454:	2b00      	cmp	r3, #0
  402456:	d118      	bne.n	40248a <send_audio_packet+0x52>
			//websocket open, no recent command failure, and enough data to send
		status_code = write_audio_data_safe(i2s_rec_buf, ws_handle, "Success", 500);
  402458:	4b0e      	ldr	r3, [pc, #56]	; (402494 <send_audio_packet+0x5c>)
  40245a:	7819      	ldrb	r1, [r3, #0]
  40245c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  402460:	4a0e      	ldr	r2, [pc, #56]	; (40249c <send_audio_packet+0x64>)
  402462:	480f      	ldr	r0, [pc, #60]	; (4024a0 <send_audio_packet+0x68>)
  402464:	4c0f      	ldr	r4, [pc, #60]	; (4024a4 <send_audio_packet+0x6c>)
  402466:	47a0      	blx	r4
  402468:	4603      	mov	r3, r0
  40246a:	71fb      	strb	r3, [r7, #7]
		
		if(status_code == COMMAND_STCLOSE){
  40246c:	79fb      	ldrb	r3, [r7, #7]
  40246e:	2b03      	cmp	r3, #3
  402470:	d103      	bne.n	40247a <send_audio_packet+0x42>
			ws_handle = NO_WEBSOCKET_OPEN;
  402472:	4b08      	ldr	r3, [pc, #32]	; (402494 <send_audio_packet+0x5c>)
  402474:	220a      	movs	r2, #10
  402476:	701a      	strb	r2, [r3, #0]
  402478:	e005      	b.n	402486 <send_audio_packet+0x4e>
		} else if (status_code == COMMAND_FAILURE){
  40247a:	79fb      	ldrb	r3, [r7, #7]
  40247c:	2b01      	cmp	r3, #1
  40247e:	d102      	bne.n	402486 <send_audio_packet+0x4e>
			ws_handle = PREV_COMMAND_FAILED;
  402480:	4b04      	ldr	r3, [pc, #16]	; (402494 <send_audio_packet+0x5c>)
  402482:	220b      	movs	r2, #11
  402484:	701a      	strb	r2, [r3, #0]
		}
		return 1;
  402486:	2301      	movs	r3, #1
  402488:	e000      	b.n	40248c <send_audio_packet+0x54>
	}
	return 0;
  40248a:	2300      	movs	r3, #0
}
  40248c:	4618      	mov	r0, r3
  40248e:	370c      	adds	r7, #12
  402490:	46bd      	mov	sp, r7
  402492:	bd90      	pop	{r4, r7, pc}
  402494:	2000000a 	.word	0x2000000a
  402498:	00402279 	.word	0x00402279
  40249c:	00409930 	.word	0x00409930
  4024a0:	200009dc 	.word	0x200009dc
  4024a4:	004025f5 	.word	0x004025f5

004024a8 <prep_stream_for_data>:

void prep_stream_for_data(uint8_t handle, uint32_t num_bytes) {
  4024a8:	b590      	push	{r4, r7, lr}
  4024aa:	b0a1      	sub	sp, #132	; 0x84
  4024ac:	af00      	add	r7, sp, #0
  4024ae:	4603      	mov	r3, r0
  4024b0:	6039      	str	r1, [r7, #0]
  4024b2:	71fb      	strb	r3, [r7, #7]
	char* templated_command[30];
	usart_write_line(BOARD_USART,"\r\n");
  4024b4:	490a      	ldr	r1, [pc, #40]	; (4024e0 <prep_stream_for_data+0x38>)
  4024b6:	480b      	ldr	r0, [pc, #44]	; (4024e4 <prep_stream_for_data+0x3c>)
  4024b8:	4b0b      	ldr	r3, [pc, #44]	; (4024e8 <prep_stream_for_data+0x40>)
  4024ba:	4798      	blx	r3
	sprintf(templated_command, "write %d %d\r\n", handle, AUDIO_PACKET_SIZE * 2);
  4024bc:	79fa      	ldrb	r2, [r7, #7]
  4024be:	f107 0008 	add.w	r0, r7, #8
  4024c2:	f44f 73c8 	mov.w	r3, #400	; 0x190
  4024c6:	4909      	ldr	r1, [pc, #36]	; (4024ec <prep_stream_for_data+0x44>)
  4024c8:	4c09      	ldr	r4, [pc, #36]	; (4024f0 <prep_stream_for_data+0x48>)
  4024ca:	47a0      	blx	r4
	usart_write_line(BOARD_USART, templated_command);
  4024cc:	f107 0308 	add.w	r3, r7, #8
  4024d0:	4619      	mov	r1, r3
  4024d2:	4804      	ldr	r0, [pc, #16]	; (4024e4 <prep_stream_for_data+0x3c>)
  4024d4:	4b04      	ldr	r3, [pc, #16]	; (4024e8 <prep_stream_for_data+0x40>)
  4024d6:	4798      	blx	r3
}
  4024d8:	bf00      	nop
  4024da:	3784      	adds	r7, #132	; 0x84
  4024dc:	46bd      	mov	sp, r7
  4024de:	bd90      	pop	{r4, r7, pc}
  4024e0:	00409a00 	.word	0x00409a00
  4024e4:	40024000 	.word	0x40024000
  4024e8:	00401059 	.word	0x00401059
  4024ec:	00409a04 	.word	0x00409a04
  4024f0:	004041d5 	.word	0x004041d5

004024f4 <get_stream_response>:

uint8_t get_stream_response(char* resp, uint32_t timeout_ms, uint8_t is_audio_data_send) {
  4024f4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  4024f8:	b086      	sub	sp, #24
  4024fa:	af00      	add	r7, sp, #0
  4024fc:	60f8      	str	r0, [r7, #12]
  4024fe:	60b9      	str	r1, [r7, #8]
  402500:	4613      	mov	r3, r2
  402502:	71fb      	strb	r3, [r7, #7]
	uint32_t ms_counter = 0;
  402504:	2300      	movs	r3, #0
  402506:	617b      	str	r3, [r7, #20]
	uint8_t command_response = COMMAND_UNSET;
  402508:	2363      	movs	r3, #99	; 0x63
  40250a:	74fb      	strb	r3, [r7, #19]

	while(command_response == COMMAND_UNSET) {
  40250c:	e051      	b.n	4025b2 <get_stream_response+0xbe>
		if(strstr(usart_buffer, resp)){
  40250e:	68f9      	ldr	r1, [r7, #12]
  402510:	482e      	ldr	r0, [pc, #184]	; (4025cc <get_stream_response+0xd8>)
  402512:	4b2f      	ldr	r3, [pc, #188]	; (4025d0 <get_stream_response+0xdc>)
  402514:	4798      	blx	r3
  402516:	4603      	mov	r3, r0
  402518:	2b00      	cmp	r3, #0
  40251a:	d014      	beq.n	402546 <get_stream_response+0x52>
			if(is_audio_data_send)
  40251c:	79fb      	ldrb	r3, [r7, #7]
  40251e:	2b00      	cmp	r3, #0
  402520:	d00e      	beq.n	402540 <get_stream_response+0x4c>
				// recompute send index after loop execution
				i2s_send_index = (i2s_send_index + AUDIO_PACKET_SIZE) % AUDIO_BUFFER_SIZE;
  402522:	4b2c      	ldr	r3, [pc, #176]	; (4025d4 <get_stream_response+0xe0>)
  402524:	681b      	ldr	r3, [r3, #0]
  402526:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
  40252a:	4b2b      	ldr	r3, [pc, #172]	; (4025d8 <get_stream_response+0xe4>)
  40252c:	fba3 1302 	umull	r1, r3, r3, r2
  402530:	0a9b      	lsrs	r3, r3, #10
  402532:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
  402536:	fb01 f303 	mul.w	r3, r1, r3
  40253a:	1ad3      	subs	r3, r2, r3
  40253c:	4a25      	ldr	r2, [pc, #148]	; (4025d4 <get_stream_response+0xe0>)
  40253e:	6013      	str	r3, [r2, #0]

			command_response = COMMAND_SUCCESS;
  402540:	2300      	movs	r3, #0
  402542:	74fb      	strb	r3, [r7, #19]
  402544:	e01b      	b.n	40257e <get_stream_response+0x8a>
		}
		else if(strstr(usart_buffer, "[Closed: "))
  402546:	4925      	ldr	r1, [pc, #148]	; (4025dc <get_stream_response+0xe8>)
  402548:	4820      	ldr	r0, [pc, #128]	; (4025cc <get_stream_response+0xd8>)
  40254a:	4b21      	ldr	r3, [pc, #132]	; (4025d0 <get_stream_response+0xdc>)
  40254c:	4798      	blx	r3
  40254e:	4603      	mov	r3, r0
  402550:	2b00      	cmp	r3, #0
  402552:	d002      	beq.n	40255a <get_stream_response+0x66>
			command_response = COMMAND_STCLOSE;
  402554:	2303      	movs	r3, #3
  402556:	74fb      	strb	r3, [r7, #19]
  402558:	e011      	b.n	40257e <get_stream_response+0x8a>
		else if(strstr(usart_buffer, "Command failed"))
  40255a:	4921      	ldr	r1, [pc, #132]	; (4025e0 <get_stream_response+0xec>)
  40255c:	481b      	ldr	r0, [pc, #108]	; (4025cc <get_stream_response+0xd8>)
  40255e:	4b1c      	ldr	r3, [pc, #112]	; (4025d0 <get_stream_response+0xdc>)
  402560:	4798      	blx	r3
  402562:	4603      	mov	r3, r0
  402564:	2b00      	cmp	r3, #0
  402566:	d002      	beq.n	40256e <get_stream_response+0x7a>
			command_response = COMMAND_FAILURE;
  402568:	2301      	movs	r3, #1
  40256a:	74fb      	strb	r3, [r7, #19]
  40256c:	e007      	b.n	40257e <get_stream_response+0x8a>
		else if(ms_counter++ > timeout_ms)
  40256e:	697b      	ldr	r3, [r7, #20]
  402570:	1c5a      	adds	r2, r3, #1
  402572:	617a      	str	r2, [r7, #20]
  402574:	68ba      	ldr	r2, [r7, #8]
  402576:	4293      	cmp	r3, r2
  402578:	d901      	bls.n	40257e <get_stream_response+0x8a>
			command_response = COMMAND_TIMEOUT;
  40257a:	2302      	movs	r3, #2
  40257c:	74fb      	strb	r3, [r7, #19]

		delay_ms(1);
  40257e:	4b19      	ldr	r3, [pc, #100]	; (4025e4 <get_stream_response+0xf0>)
  402580:	4798      	blx	r3
  402582:	4603      	mov	r3, r0
  402584:	f04f 0400 	mov.w	r4, #0
  402588:	f243 61af 	movw	r1, #13999	; 0x36af
  40258c:	f04f 0200 	mov.w	r2, #0
  402590:	eb13 0b01 	adds.w	fp, r3, r1
  402594:	eb44 0c02 	adc.w	ip, r4, r2
  402598:	4658      	mov	r0, fp
  40259a:	4661      	mov	r1, ip
  40259c:	4c12      	ldr	r4, [pc, #72]	; (4025e8 <get_stream_response+0xf4>)
  40259e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4025a2:	f04f 0300 	mov.w	r3, #0
  4025a6:	47a0      	blx	r4
  4025a8:	4603      	mov	r3, r0
  4025aa:	460c      	mov	r4, r1
  4025ac:	4618      	mov	r0, r3
  4025ae:	4b0f      	ldr	r3, [pc, #60]	; (4025ec <get_stream_response+0xf8>)
  4025b0:	4798      	blx	r3
	while(command_response == COMMAND_UNSET) {
  4025b2:	7cfb      	ldrb	r3, [r7, #19]
  4025b4:	2b63      	cmp	r3, #99	; 0x63
  4025b6:	d0aa      	beq.n	40250e <get_stream_response+0x1a>
	}
	
	usart_buffer_index = 0;
  4025b8:	4b0d      	ldr	r3, [pc, #52]	; (4025f0 <get_stream_response+0xfc>)
  4025ba:	2200      	movs	r2, #0
  4025bc:	601a      	str	r2, [r3, #0]
	return command_response;
  4025be:	7cfb      	ldrb	r3, [r7, #19]
}
  4025c0:	4618      	mov	r0, r3
  4025c2:	3718      	adds	r7, #24
  4025c4:	46bd      	mov	sp, r7
  4025c6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
  4025ca:	bf00      	nop
  4025cc:	2000d590 	.word	0x2000d590
  4025d0:	004045cd 	.word	0x004045cd
  4025d4:	2000d788 	.word	0x2000d788
  4025d8:	10624dd3 	.word	0x10624dd3
  4025dc:	00409a14 	.word	0x00409a14
  4025e0:	00409a20 	.word	0x00409a20
  4025e4:	00401d7d 	.word	0x00401d7d
  4025e8:	00403dd9 	.word	0x00403dd9
  4025ec:	20000001 	.word	0x20000001
  4025f0:	2000d784 	.word	0x2000d784

004025f4 <write_audio_data_safe>:

uint8_t write_audio_data_safe(uint16_t* data_pointer, uint8_t handle, char* resp, uint32_t timeout_ms){
  4025f4:	b580      	push	{r7, lr}
  4025f6:	b086      	sub	sp, #24
  4025f8:	af00      	add	r7, sp, #0
  4025fa:	60f8      	str	r0, [r7, #12]
  4025fc:	607a      	str	r2, [r7, #4]
  4025fe:	603b      	str	r3, [r7, #0]
  402600:	460b      	mov	r3, r1
  402602:	72fb      	strb	r3, [r7, #11]
	// returns 2 for a timeout
	// returns 3 for an unexpected stream closure
	// returns 10+stream handle for opening a stream
	
	// first thing: check if we've received any transmission since the last time
	if (usart_buffer_index != 0 && strstr(usart_buffer, "[Closed: ")) {
  402604:	4b28      	ldr	r3, [pc, #160]	; (4026a8 <write_audio_data_safe+0xb4>)
  402606:	681b      	ldr	r3, [r3, #0]
  402608:	2b00      	cmp	r3, #0
  40260a:	d008      	beq.n	40261e <write_audio_data_safe+0x2a>
  40260c:	4927      	ldr	r1, [pc, #156]	; (4026ac <write_audio_data_safe+0xb8>)
  40260e:	4828      	ldr	r0, [pc, #160]	; (4026b0 <write_audio_data_safe+0xbc>)
  402610:	4b28      	ldr	r3, [pc, #160]	; (4026b4 <write_audio_data_safe+0xc0>)
  402612:	4798      	blx	r3
  402614:	4603      	mov	r3, r0
  402616:	2b00      	cmp	r3, #0
  402618:	d001      	beq.n	40261e <write_audio_data_safe+0x2a>
		return COMMAND_STCLOSE; // return a value indicating closure of the stream
  40261a:	2303      	movs	r3, #3
  40261c:	e03f      	b.n	40269e <write_audio_data_safe+0xaa>
	}

	// clear buffer
	memset(usart_buffer, 0, BUFFER_SIZE);
  40261e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  402622:	2100      	movs	r1, #0
  402624:	4822      	ldr	r0, [pc, #136]	; (4026b0 <write_audio_data_safe+0xbc>)
  402626:	4b24      	ldr	r3, [pc, #144]	; (4026b8 <write_audio_data_safe+0xc4>)
  402628:	4798      	blx	r3
	usart_buffer_index = 0;
  40262a:	4b1f      	ldr	r3, [pc, #124]	; (4026a8 <write_audio_data_safe+0xb4>)
  40262c:	2200      	movs	r2, #0
  40262e:	601a      	str	r2, [r3, #0]
	
	if(is_audio_caught_up()) // make sure that the end index isn't in front of the receive index
  402630:	4b22      	ldr	r3, [pc, #136]	; (4026bc <write_audio_data_safe+0xc8>)
  402632:	4798      	blx	r3
  402634:	4603      	mov	r3, r0
  402636:	2b00      	cmp	r3, #0
  402638:	d001      	beq.n	40263e <write_audio_data_safe+0x4a>
		return COMMAND_RETRYIT;
  40263a:	2304      	movs	r3, #4
  40263c:	e02f      	b.n	40269e <write_audio_data_safe+0xaa>

	prep_stream_for_data(handle, AUDIO_PACKET_SIZE * 2);
  40263e:	7afb      	ldrb	r3, [r7, #11]
  402640:	f44f 71c8 	mov.w	r1, #400	; 0x190
  402644:	4618      	mov	r0, r3
  402646:	4b1e      	ldr	r3, [pc, #120]	; (4026c0 <write_audio_data_safe+0xcc>)
  402648:	4798      	blx	r3
	
	uint8_t curr_data_point;
	for (int i = i2s_send_index*2; i < i2s_send_index*2 + (AUDIO_PACKET_SIZE*2); i++) {
  40264a:	4b1e      	ldr	r3, [pc, #120]	; (4026c4 <write_audio_data_safe+0xd0>)
  40264c:	681b      	ldr	r3, [r3, #0]
  40264e:	005b      	lsls	r3, r3, #1
  402650:	617b      	str	r3, [r7, #20]
  402652:	e017      	b.n	402684 <write_audio_data_safe+0x90>
		curr_data_point = ((uint8_t*) data_pointer)[i % (AUDIO_BUFFER_SIZE*2)];
  402654:	697b      	ldr	r3, [r7, #20]
  402656:	4a1c      	ldr	r2, [pc, #112]	; (4026c8 <write_audio_data_safe+0xd4>)
  402658:	fb82 1203 	smull	r1, r2, r2, r3
  40265c:	12d1      	asrs	r1, r2, #11
  40265e:	17da      	asrs	r2, r3, #31
  402660:	1a8a      	subs	r2, r1, r2
  402662:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
  402666:	fb01 f202 	mul.w	r2, r1, r2
  40266a:	1a9a      	subs	r2, r3, r2
  40266c:	68fb      	ldr	r3, [r7, #12]
  40266e:	4413      	add	r3, r2
  402670:	781b      	ldrb	r3, [r3, #0]
  402672:	74fb      	strb	r3, [r7, #19]
		usart_putchar(BOARD_USART, curr_data_point);
  402674:	7cfb      	ldrb	r3, [r7, #19]
  402676:	4619      	mov	r1, r3
  402678:	4814      	ldr	r0, [pc, #80]	; (4026cc <write_audio_data_safe+0xd8>)
  40267a:	4b15      	ldr	r3, [pc, #84]	; (4026d0 <write_audio_data_safe+0xdc>)
  40267c:	4798      	blx	r3
	for (int i = i2s_send_index*2; i < i2s_send_index*2 + (AUDIO_PACKET_SIZE*2); i++) {
  40267e:	697b      	ldr	r3, [r7, #20]
  402680:	3301      	adds	r3, #1
  402682:	617b      	str	r3, [r7, #20]
  402684:	4b0f      	ldr	r3, [pc, #60]	; (4026c4 <write_audio_data_safe+0xd0>)
  402686:	681b      	ldr	r3, [r3, #0]
  402688:	33c8      	adds	r3, #200	; 0xc8
  40268a:	005a      	lsls	r2, r3, #1
  40268c:	697b      	ldr	r3, [r7, #20]
  40268e:	429a      	cmp	r2, r3
  402690:	d8e0      	bhi.n	402654 <write_audio_data_safe+0x60>
	}

	return get_stream_response(resp, timeout_ms, 1);
  402692:	2201      	movs	r2, #1
  402694:	6839      	ldr	r1, [r7, #0]
  402696:	6878      	ldr	r0, [r7, #4]
  402698:	4b0e      	ldr	r3, [pc, #56]	; (4026d4 <write_audio_data_safe+0xe0>)
  40269a:	4798      	blx	r3
  40269c:	4603      	mov	r3, r0
}
  40269e:	4618      	mov	r0, r3
  4026a0:	3718      	adds	r7, #24
  4026a2:	46bd      	mov	sp, r7
  4026a4:	bd80      	pop	{r7, pc}
  4026a6:	bf00      	nop
  4026a8:	2000d784 	.word	0x2000d784
  4026ac:	00409a14 	.word	0x00409a14
  4026b0:	2000d590 	.word	0x2000d590
  4026b4:	004045cd 	.word	0x004045cd
  4026b8:	00404139 	.word	0x00404139
  4026bc:	00402279 	.word	0x00402279
  4026c0:	004024a9 	.word	0x004024a9
  4026c4:	2000d788 	.word	0x2000d788
  4026c8:	10624dd3 	.word	0x10624dd3
  4026cc:	40024000 	.word	0x40024000
  4026d0:	00401029 	.word	0x00401029
  4026d4:	004024f5 	.word	0x004024f5

004026d8 <write_image_data_safe>:

uint8_t write_image_data_safe(uint8_t* array_start_pointer, uint32_t start_index, uint32_t im_len, uint8_t handle, char* resp, uint32_t timeout_ms){
  4026d8:	b580      	push	{r7, lr}
  4026da:	b088      	sub	sp, #32
  4026dc:	af00      	add	r7, sp, #0
  4026de:	60f8      	str	r0, [r7, #12]
  4026e0:	60b9      	str	r1, [r7, #8]
  4026e2:	607a      	str	r2, [r7, #4]
  4026e4:	70fb      	strb	r3, [r7, #3]
	// returns 2 for a timeout
	// returns 3 for an unexpected stream closure
	// returns 10+stream handle for opening a stream
	
	// first thing: check if we've received any transmission since the last time
	if (usart_buffer_index != 0 && strstr(usart_buffer, "[Closed: ")) {
  4026e6:	4b23      	ldr	r3, [pc, #140]	; (402774 <write_image_data_safe+0x9c>)
  4026e8:	681b      	ldr	r3, [r3, #0]
  4026ea:	2b00      	cmp	r3, #0
  4026ec:	d008      	beq.n	402700 <write_image_data_safe+0x28>
  4026ee:	4922      	ldr	r1, [pc, #136]	; (402778 <write_image_data_safe+0xa0>)
  4026f0:	4822      	ldr	r0, [pc, #136]	; (40277c <write_image_data_safe+0xa4>)
  4026f2:	4b23      	ldr	r3, [pc, #140]	; (402780 <write_image_data_safe+0xa8>)
  4026f4:	4798      	blx	r3
  4026f6:	4603      	mov	r3, r0
  4026f8:	2b00      	cmp	r3, #0
  4026fa:	d001      	beq.n	402700 <write_image_data_safe+0x28>
		return COMMAND_STCLOSE; // return a value indicating closure of the stream
  4026fc:	2303      	movs	r3, #3
  4026fe:	e035      	b.n	40276c <write_image_data_safe+0x94>
	}
	
	// clear buffer
	memset(usart_buffer, 0, BUFFER_SIZE);
  402700:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  402704:	2100      	movs	r1, #0
  402706:	481d      	ldr	r0, [pc, #116]	; (40277c <write_image_data_safe+0xa4>)
  402708:	4b1e      	ldr	r3, [pc, #120]	; (402784 <write_image_data_safe+0xac>)
  40270a:	4798      	blx	r3
	usart_buffer_index = 0;
  40270c:	4b19      	ldr	r3, [pc, #100]	; (402774 <write_image_data_safe+0x9c>)
  40270e:	2200      	movs	r2, #0
  402710:	601a      	str	r2, [r3, #0]
	
	uint32_t end_index = start_index + IMAGE_PACKET_SIZE;
  402712:	68bb      	ldr	r3, [r7, #8]
  402714:	f203 138f 	addw	r3, r3, #399	; 0x18f
  402718:	61bb      	str	r3, [r7, #24]
	// if the end index goes past the end of the array, don't go there
	end_index = end_index < im_len ? end_index : im_len;
  40271a:	69ba      	ldr	r2, [r7, #24]
  40271c:	687b      	ldr	r3, [r7, #4]
  40271e:	4293      	cmp	r3, r2
  402720:	bf28      	it	cs
  402722:	4613      	movcs	r3, r2
  402724:	61bb      	str	r3, [r7, #24]
	
	// usually PACKET_SIZE, unless it's the last one
	uint32_t bytes_to_send = end_index - start_index;
  402726:	69ba      	ldr	r2, [r7, #24]
  402728:	68bb      	ldr	r3, [r7, #8]
  40272a:	1ad3      	subs	r3, r2, r3
  40272c:	617b      	str	r3, [r7, #20]
	prep_stream_for_data(handle, bytes_to_send);
  40272e:	78fb      	ldrb	r3, [r7, #3]
  402730:	6979      	ldr	r1, [r7, #20]
  402732:	4618      	mov	r0, r3
  402734:	4b14      	ldr	r3, [pc, #80]	; (402788 <write_image_data_safe+0xb0>)
  402736:	4798      	blx	r3

	uint8_t curr_data_point;	
	for (int i = start_index; i < end_index; i++) {
  402738:	68bb      	ldr	r3, [r7, #8]
  40273a:	61fb      	str	r3, [r7, #28]
  40273c:	e00c      	b.n	402758 <write_image_data_safe+0x80>
		curr_data_point = (array_start_pointer)[i];	
  40273e:	69fb      	ldr	r3, [r7, #28]
  402740:	68fa      	ldr	r2, [r7, #12]
  402742:	4413      	add	r3, r2
  402744:	781b      	ldrb	r3, [r3, #0]
  402746:	74fb      	strb	r3, [r7, #19]
		usart_putchar(BOARD_USART, curr_data_point);
  402748:	7cfb      	ldrb	r3, [r7, #19]
  40274a:	4619      	mov	r1, r3
  40274c:	480f      	ldr	r0, [pc, #60]	; (40278c <write_image_data_safe+0xb4>)
  40274e:	4b10      	ldr	r3, [pc, #64]	; (402790 <write_image_data_safe+0xb8>)
  402750:	4798      	blx	r3
	for (int i = start_index; i < end_index; i++) {
  402752:	69fb      	ldr	r3, [r7, #28]
  402754:	3301      	adds	r3, #1
  402756:	61fb      	str	r3, [r7, #28]
  402758:	69fa      	ldr	r2, [r7, #28]
  40275a:	69bb      	ldr	r3, [r7, #24]
  40275c:	429a      	cmp	r2, r3
  40275e:	d3ee      	bcc.n	40273e <write_image_data_safe+0x66>
	}
	
	return get_stream_response(resp, timeout_ms, 0);
  402760:	2200      	movs	r2, #0
  402762:	6af9      	ldr	r1, [r7, #44]	; 0x2c
  402764:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  402766:	4b0b      	ldr	r3, [pc, #44]	; (402794 <write_image_data_safe+0xbc>)
  402768:	4798      	blx	r3
  40276a:	4603      	mov	r3, r0
}
  40276c:	4618      	mov	r0, r3
  40276e:	3720      	adds	r7, #32
  402770:	46bd      	mov	sp, r7
  402772:	bd80      	pop	{r7, pc}
  402774:	2000d784 	.word	0x2000d784
  402778:	00409a14 	.word	0x00409a14
  40277c:	2000d590 	.word	0x2000d590
  402780:	004045cd 	.word	0x004045cd
  402784:	00404139 	.word	0x00404139
  402788:	004024a9 	.word	0x004024a9
  40278c:	40024000 	.word	0x40024000
  402790:	00401029 	.word	0x00401029
  402794:	004024f5 	.word	0x004024f5

00402798 <write_wifi_command_safe>:

uint8_t write_wifi_command_safe(char* command, char* resp, uint32_t timeout_ms, uint8_t handle_expected){
  402798:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  40279c:	b08a      	sub	sp, #40	; 0x28
  40279e:	af00      	add	r7, sp, #0
  4027a0:	60f8      	str	r0, [r7, #12]
  4027a2:	60b9      	str	r1, [r7, #8]
  4027a4:	607a      	str	r2, [r7, #4]
  4027a6:	70fb      	strb	r3, [r7, #3]
	// returns 1 for a failed write
	// returns 2 for a timeout
	// returns 10+stream handle for opening a stream

	// clear buffer
	memset(usart_buffer, 0, BUFFER_SIZE);
  4027a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4027ac:	2100      	movs	r1, #0
  4027ae:	4843      	ldr	r0, [pc, #268]	; (4028bc <write_wifi_command_safe+0x124>)
  4027b0:	4b43      	ldr	r3, [pc, #268]	; (4028c0 <write_wifi_command_safe+0x128>)
  4027b2:	4798      	blx	r3
	usart_buffer_index = 0;
  4027b4:	4b43      	ldr	r3, [pc, #268]	; (4028c4 <write_wifi_command_safe+0x12c>)
  4027b6:	2200      	movs	r2, #0
  4027b8:	601a      	str	r2, [r3, #0]
	
	usart_write_line(BOARD_USART,"\r\n");
  4027ba:	4943      	ldr	r1, [pc, #268]	; (4028c8 <write_wifi_command_safe+0x130>)
  4027bc:	4843      	ldr	r0, [pc, #268]	; (4028cc <write_wifi_command_safe+0x134>)
  4027be:	4b44      	ldr	r3, [pc, #272]	; (4028d0 <write_wifi_command_safe+0x138>)
  4027c0:	4798      	blx	r3
	usart_write_line(BOARD_USART, command);
  4027c2:	68f9      	ldr	r1, [r7, #12]
  4027c4:	4841      	ldr	r0, [pc, #260]	; (4028cc <write_wifi_command_safe+0x134>)
  4027c6:	4b42      	ldr	r3, [pc, #264]	; (4028d0 <write_wifi_command_safe+0x138>)
  4027c8:	4798      	blx	r3
	
	uint32_t ms_counter = 0;
  4027ca:	2300      	movs	r3, #0
  4027cc:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t command_response = COMMAND_UNSET;
  4027ce:	2363      	movs	r3, #99	; 0x63
  4027d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	
	while(command_response == COMMAND_UNSET) {			
  4027d4:	e063      	b.n	40289e <write_wifi_command_safe+0x106>
		// makes sure we have complete response before matching on expected
		// 10 is new line, should be the last thing in the buffer
		if( (strstr(usart_buffer, resp)) && (usart_buffer[usart_buffer_index-1] == 10)){
  4027d6:	68b9      	ldr	r1, [r7, #8]
  4027d8:	4838      	ldr	r0, [pc, #224]	; (4028bc <write_wifi_command_safe+0x124>)
  4027da:	4b3e      	ldr	r3, [pc, #248]	; (4028d4 <write_wifi_command_safe+0x13c>)
  4027dc:	4798      	blx	r3
  4027de:	4603      	mov	r3, r0
  4027e0:	2b00      	cmp	r3, #0
  4027e2:	d023      	beq.n	40282c <write_wifi_command_safe+0x94>
  4027e4:	4b37      	ldr	r3, [pc, #220]	; (4028c4 <write_wifi_command_safe+0x12c>)
  4027e6:	681b      	ldr	r3, [r3, #0]
  4027e8:	3b01      	subs	r3, #1
  4027ea:	4a34      	ldr	r2, [pc, #208]	; (4028bc <write_wifi_command_safe+0x124>)
  4027ec:	5cd3      	ldrb	r3, [r2, r3]
  4027ee:	b2db      	uxtb	r3, r3
  4027f0:	2b0a      	cmp	r3, #10
  4027f2:	d11b      	bne.n	40282c <write_wifi_command_safe+0x94>
			if(!handle_expected) command_response = COMMAND_SUCCESS; // successful response
  4027f4:	78fb      	ldrb	r3, [r7, #3]
  4027f6:	2b00      	cmp	r3, #0
  4027f8:	d103      	bne.n	402802 <write_wifi_command_safe+0x6a>
  4027fa:	2300      	movs	r3, #0
  4027fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402800:	e033      	b.n	40286a <write_wifi_command_safe+0xd2>
			// otherwise, parse for handle
			else {
				char *opened_pointer = strstr(usart_buffer, resp);
  402802:	68b9      	ldr	r1, [r7, #8]
  402804:	482d      	ldr	r0, [pc, #180]	; (4028bc <write_wifi_command_safe+0x124>)
  402806:	4b33      	ldr	r3, [pc, #204]	; (4028d4 <write_wifi_command_safe+0x13c>)
  402808:	4798      	blx	r3
  40280a:	61f8      	str	r0, [r7, #28]
				uint32_t buffer_offset = ((uint8_t *) opened_pointer) - usart_buffer;
  40280c:	69fb      	ldr	r3, [r7, #28]
  40280e:	4a2b      	ldr	r2, [pc, #172]	; (4028bc <write_wifi_command_safe+0x124>)
  402810:	1a9b      	subs	r3, r3, r2
  402812:	61bb      	str	r3, [r7, #24]
				uint8_t handle = usart_buffer[buffer_offset+12] - '0';
  402814:	69bb      	ldr	r3, [r7, #24]
  402816:	330c      	adds	r3, #12
  402818:	4a28      	ldr	r2, [pc, #160]	; (4028bc <write_wifi_command_safe+0x124>)
  40281a:	5cd3      	ldrb	r3, [r2, r3]
  40281c:	b2db      	uxtb	r3, r3
  40281e:	3b30      	subs	r3, #48	; 0x30
  402820:	75fb      	strb	r3, [r7, #23]
				command_response = handle+10;
  402822:	7dfb      	ldrb	r3, [r7, #23]
  402824:	330a      	adds	r3, #10
  402826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if(!handle_expected) command_response = COMMAND_SUCCESS; // successful response
  40282a:	e01e      	b.n	40286a <write_wifi_command_safe+0xd2>
			}
		}
		else if(strstr(usart_buffer, "[Closed: ")){
  40282c:	492a      	ldr	r1, [pc, #168]	; (4028d8 <write_wifi_command_safe+0x140>)
  40282e:	4823      	ldr	r0, [pc, #140]	; (4028bc <write_wifi_command_safe+0x124>)
  402830:	4b28      	ldr	r3, [pc, #160]	; (4028d4 <write_wifi_command_safe+0x13c>)
  402832:	4798      	blx	r3
  402834:	4603      	mov	r3, r0
  402836:	2b00      	cmp	r3, #0
  402838:	d003      	beq.n	402842 <write_wifi_command_safe+0xaa>
			// return a value indicating closure of the stream
			command_response = COMMAND_STCLOSE;
  40283a:	2303      	movs	r3, #3
  40283c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402840:	e013      	b.n	40286a <write_wifi_command_safe+0xd2>
		}
		else if (strstr(usart_buffer, "Command failed")){
  402842:	4926      	ldr	r1, [pc, #152]	; (4028dc <write_wifi_command_safe+0x144>)
  402844:	481d      	ldr	r0, [pc, #116]	; (4028bc <write_wifi_command_safe+0x124>)
  402846:	4b23      	ldr	r3, [pc, #140]	; (4028d4 <write_wifi_command_safe+0x13c>)
  402848:	4798      	blx	r3
  40284a:	4603      	mov	r3, r0
  40284c:	2b00      	cmp	r3, #0
  40284e:	d003      	beq.n	402858 <write_wifi_command_safe+0xc0>
			command_response = COMMAND_FAILURE; // command failed
  402850:	2301      	movs	r3, #1
  402852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402856:	e008      	b.n	40286a <write_wifi_command_safe+0xd2>
		}
		else if (ms_counter++ > timeout_ms){
  402858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40285a:	1c5a      	adds	r2, r3, #1
  40285c:	627a      	str	r2, [r7, #36]	; 0x24
  40285e:	687a      	ldr	r2, [r7, #4]
  402860:	4293      	cmp	r3, r2
  402862:	d902      	bls.n	40286a <write_wifi_command_safe+0xd2>
			command_response = COMMAND_TIMEOUT;
  402864:	2302      	movs	r3, #2
  402866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		}
		delay_ms(1);
  40286a:	4b1d      	ldr	r3, [pc, #116]	; (4028e0 <write_wifi_command_safe+0x148>)
  40286c:	4798      	blx	r3
  40286e:	4603      	mov	r3, r0
  402870:	f04f 0400 	mov.w	r4, #0
  402874:	f243 61af 	movw	r1, #13999	; 0x36af
  402878:	f04f 0200 	mov.w	r2, #0
  40287c:	eb13 0b01 	adds.w	fp, r3, r1
  402880:	eb44 0c02 	adc.w	ip, r4, r2
  402884:	4658      	mov	r0, fp
  402886:	4661      	mov	r1, ip
  402888:	4c16      	ldr	r4, [pc, #88]	; (4028e4 <write_wifi_command_safe+0x14c>)
  40288a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40288e:	f04f 0300 	mov.w	r3, #0
  402892:	47a0      	blx	r4
  402894:	4603      	mov	r3, r0
  402896:	460c      	mov	r4, r1
  402898:	4618      	mov	r0, r3
  40289a:	4b13      	ldr	r3, [pc, #76]	; (4028e8 <write_wifi_command_safe+0x150>)
  40289c:	4798      	blx	r3
	while(command_response == COMMAND_UNSET) {			
  40289e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4028a2:	2b63      	cmp	r3, #99	; 0x63
  4028a4:	d097      	beq.n	4027d6 <write_wifi_command_safe+0x3e>
	}
	
	usart_buffer_index = 0;
  4028a6:	4b07      	ldr	r3, [pc, #28]	; (4028c4 <write_wifi_command_safe+0x12c>)
  4028a8:	2200      	movs	r2, #0
  4028aa:	601a      	str	r2, [r3, #0]
	return command_response;
  4028ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4028b0:	4618      	mov	r0, r3
  4028b2:	3728      	adds	r7, #40	; 0x28
  4028b4:	46bd      	mov	sp, r7
  4028b6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
  4028ba:	bf00      	nop
  4028bc:	2000d590 	.word	0x2000d590
  4028c0:	00404139 	.word	0x00404139
  4028c4:	2000d784 	.word	0x2000d784
  4028c8:	00409a00 	.word	0x00409a00
  4028cc:	40024000 	.word	0x40024000
  4028d0:	00401059 	.word	0x00401059
  4028d4:	004045cd 	.word	0x004045cd
  4028d8:	00409a14 	.word	0x00409a14
  4028dc:	00409a20 	.word	0x00409a20
  4028e0:	00401d7d 	.word	0x00401d7d
  4028e4:	00403dd9 	.word	0x00403dd9
  4028e8:	20000001 	.word	0x20000001

004028ec <osc_enable>:
{
  4028ec:	b580      	push	{r7, lr}
  4028ee:	b082      	sub	sp, #8
  4028f0:	af00      	add	r7, sp, #0
  4028f2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4028f4:	687b      	ldr	r3, [r7, #4]
  4028f6:	2b07      	cmp	r3, #7
  4028f8:	d831      	bhi.n	40295e <osc_enable+0x72>
  4028fa:	a201      	add	r2, pc, #4	; (adr r2, 402900 <osc_enable+0x14>)
  4028fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402900:	0040295d 	.word	0x0040295d
  402904:	00402921 	.word	0x00402921
  402908:	00402929 	.word	0x00402929
  40290c:	00402931 	.word	0x00402931
  402910:	00402939 	.word	0x00402939
  402914:	00402941 	.word	0x00402941
  402918:	00402949 	.word	0x00402949
  40291c:	00402953 	.word	0x00402953
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  402920:	2000      	movs	r0, #0
  402922:	4b11      	ldr	r3, [pc, #68]	; (402968 <osc_enable+0x7c>)
  402924:	4798      	blx	r3
		break;
  402926:	e01a      	b.n	40295e <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  402928:	2001      	movs	r0, #1
  40292a:	4b0f      	ldr	r3, [pc, #60]	; (402968 <osc_enable+0x7c>)
  40292c:	4798      	blx	r3
		break;
  40292e:	e016      	b.n	40295e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  402930:	2000      	movs	r0, #0
  402932:	4b0e      	ldr	r3, [pc, #56]	; (40296c <osc_enable+0x80>)
  402934:	4798      	blx	r3
		break;
  402936:	e012      	b.n	40295e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  402938:	2010      	movs	r0, #16
  40293a:	4b0c      	ldr	r3, [pc, #48]	; (40296c <osc_enable+0x80>)
  40293c:	4798      	blx	r3
		break;
  40293e:	e00e      	b.n	40295e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  402940:	2020      	movs	r0, #32
  402942:	4b0a      	ldr	r3, [pc, #40]	; (40296c <osc_enable+0x80>)
  402944:	4798      	blx	r3
		break;
  402946:	e00a      	b.n	40295e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402948:	213e      	movs	r1, #62	; 0x3e
  40294a:	2000      	movs	r0, #0
  40294c:	4b08      	ldr	r3, [pc, #32]	; (402970 <osc_enable+0x84>)
  40294e:	4798      	blx	r3
		break;
  402950:	e005      	b.n	40295e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  402952:	213e      	movs	r1, #62	; 0x3e
  402954:	2001      	movs	r0, #1
  402956:	4b06      	ldr	r3, [pc, #24]	; (402970 <osc_enable+0x84>)
  402958:	4798      	blx	r3
		break;
  40295a:	e000      	b.n	40295e <osc_enable+0x72>
		break;
  40295c:	bf00      	nop
}
  40295e:	bf00      	nop
  402960:	3708      	adds	r7, #8
  402962:	46bd      	mov	sp, r7
  402964:	bd80      	pop	{r7, pc}
  402966:	bf00      	nop
  402968:	00403211 	.word	0x00403211
  40296c:	0040327d 	.word	0x0040327d
  402970:	004032ed 	.word	0x004032ed

00402974 <osc_is_ready>:
{
  402974:	b580      	push	{r7, lr}
  402976:	b082      	sub	sp, #8
  402978:	af00      	add	r7, sp, #0
  40297a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40297c:	687b      	ldr	r3, [r7, #4]
  40297e:	2b07      	cmp	r3, #7
  402980:	d826      	bhi.n	4029d0 <osc_is_ready+0x5c>
  402982:	a201      	add	r2, pc, #4	; (adr r2, 402988 <osc_is_ready+0x14>)
  402984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402988:	004029a9 	.word	0x004029a9
  40298c:	004029ad 	.word	0x004029ad
  402990:	004029ad 	.word	0x004029ad
  402994:	004029bf 	.word	0x004029bf
  402998:	004029bf 	.word	0x004029bf
  40299c:	004029bf 	.word	0x004029bf
  4029a0:	004029bf 	.word	0x004029bf
  4029a4:	004029bf 	.word	0x004029bf
		return 1;
  4029a8:	2301      	movs	r3, #1
  4029aa:	e012      	b.n	4029d2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4029ac:	4b0b      	ldr	r3, [pc, #44]	; (4029dc <osc_is_ready+0x68>)
  4029ae:	4798      	blx	r3
  4029b0:	4603      	mov	r3, r0
  4029b2:	2b00      	cmp	r3, #0
  4029b4:	bf14      	ite	ne
  4029b6:	2301      	movne	r3, #1
  4029b8:	2300      	moveq	r3, #0
  4029ba:	b2db      	uxtb	r3, r3
  4029bc:	e009      	b.n	4029d2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4029be:	4b08      	ldr	r3, [pc, #32]	; (4029e0 <osc_is_ready+0x6c>)
  4029c0:	4798      	blx	r3
  4029c2:	4603      	mov	r3, r0
  4029c4:	2b00      	cmp	r3, #0
  4029c6:	bf14      	ite	ne
  4029c8:	2301      	movne	r3, #1
  4029ca:	2300      	moveq	r3, #0
  4029cc:	b2db      	uxtb	r3, r3
  4029ce:	e000      	b.n	4029d2 <osc_is_ready+0x5e>
	return 0;
  4029d0:	2300      	movs	r3, #0
}
  4029d2:	4618      	mov	r0, r3
  4029d4:	3708      	adds	r7, #8
  4029d6:	46bd      	mov	sp, r7
  4029d8:	bd80      	pop	{r7, pc}
  4029da:	bf00      	nop
  4029dc:	00403249 	.word	0x00403249
  4029e0:	00403365 	.word	0x00403365

004029e4 <osc_get_rate>:
{
  4029e4:	b480      	push	{r7}
  4029e6:	b083      	sub	sp, #12
  4029e8:	af00      	add	r7, sp, #0
  4029ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4029ec:	687b      	ldr	r3, [r7, #4]
  4029ee:	2b07      	cmp	r3, #7
  4029f0:	d825      	bhi.n	402a3e <osc_get_rate+0x5a>
  4029f2:	a201      	add	r2, pc, #4	; (adr r2, 4029f8 <osc_get_rate+0x14>)
  4029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4029f8:	00402a19 	.word	0x00402a19
  4029fc:	00402a1f 	.word	0x00402a1f
  402a00:	00402a25 	.word	0x00402a25
  402a04:	00402a2b 	.word	0x00402a2b
  402a08:	00402a2f 	.word	0x00402a2f
  402a0c:	00402a33 	.word	0x00402a33
  402a10:	00402a37 	.word	0x00402a37
  402a14:	00402a3b 	.word	0x00402a3b
		return OSC_SLCK_32K_RC_HZ;
  402a18:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402a1c:	e010      	b.n	402a40 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402a22:	e00d      	b.n	402a40 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402a24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402a28:	e00a      	b.n	402a40 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402a2a:	4b08      	ldr	r3, [pc, #32]	; (402a4c <osc_get_rate+0x68>)
  402a2c:	e008      	b.n	402a40 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402a2e:	4b08      	ldr	r3, [pc, #32]	; (402a50 <osc_get_rate+0x6c>)
  402a30:	e006      	b.n	402a40 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402a32:	4b08      	ldr	r3, [pc, #32]	; (402a54 <osc_get_rate+0x70>)
  402a34:	e004      	b.n	402a40 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402a36:	4b07      	ldr	r3, [pc, #28]	; (402a54 <osc_get_rate+0x70>)
  402a38:	e002      	b.n	402a40 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402a3a:	4b06      	ldr	r3, [pc, #24]	; (402a54 <osc_get_rate+0x70>)
  402a3c:	e000      	b.n	402a40 <osc_get_rate+0x5c>
	return 0;
  402a3e:	2300      	movs	r3, #0
}
  402a40:	4618      	mov	r0, r3
  402a42:	370c      	adds	r7, #12
  402a44:	46bd      	mov	sp, r7
  402a46:	bc80      	pop	{r7}
  402a48:	4770      	bx	lr
  402a4a:	bf00      	nop
  402a4c:	003d0900 	.word	0x003d0900
  402a50:	007a1200 	.word	0x007a1200
  402a54:	00b71b00 	.word	0x00b71b00

00402a58 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  402a58:	b580      	push	{r7, lr}
  402a5a:	b082      	sub	sp, #8
  402a5c:	af00      	add	r7, sp, #0
  402a5e:	4603      	mov	r3, r0
  402a60:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  402a62:	bf00      	nop
  402a64:	79fb      	ldrb	r3, [r7, #7]
  402a66:	4618      	mov	r0, r3
  402a68:	4b05      	ldr	r3, [pc, #20]	; (402a80 <osc_wait_ready+0x28>)
  402a6a:	4798      	blx	r3
  402a6c:	4603      	mov	r3, r0
  402a6e:	f083 0301 	eor.w	r3, r3, #1
  402a72:	b2db      	uxtb	r3, r3
  402a74:	2b00      	cmp	r3, #0
  402a76:	d1f5      	bne.n	402a64 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  402a78:	bf00      	nop
  402a7a:	3708      	adds	r7, #8
  402a7c:	46bd      	mov	sp, r7
  402a7e:	bd80      	pop	{r7, pc}
  402a80:	00402975 	.word	0x00402975

00402a84 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  402a84:	b580      	push	{r7, lr}
  402a86:	b086      	sub	sp, #24
  402a88:	af00      	add	r7, sp, #0
  402a8a:	60f8      	str	r0, [r7, #12]
  402a8c:	607a      	str	r2, [r7, #4]
  402a8e:	603b      	str	r3, [r7, #0]
  402a90:	460b      	mov	r3, r1
  402a92:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  402a94:	7afb      	ldrb	r3, [r7, #11]
  402a96:	4618      	mov	r0, r3
  402a98:	4b0d      	ldr	r3, [pc, #52]	; (402ad0 <pll_config_init+0x4c>)
  402a9a:	4798      	blx	r3
  402a9c:	4602      	mov	r2, r0
  402a9e:	687b      	ldr	r3, [r7, #4]
  402aa0:	fbb2 f3f3 	udiv	r3, r2, r3
  402aa4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  402aa6:	697b      	ldr	r3, [r7, #20]
  402aa8:	683a      	ldr	r2, [r7, #0]
  402aaa:	fb02 f303 	mul.w	r3, r2, r3
  402aae:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  402ab0:	683b      	ldr	r3, [r7, #0]
  402ab2:	3b01      	subs	r3, #1
  402ab4:	041a      	lsls	r2, r3, #16
  402ab6:	4b07      	ldr	r3, [pc, #28]	; (402ad4 <pll_config_init+0x50>)
  402ab8:	4013      	ands	r3, r2
  402aba:	687a      	ldr	r2, [r7, #4]
  402abc:	b2d2      	uxtb	r2, r2
  402abe:	4313      	orrs	r3, r2
  402ac0:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  402ac4:	68fb      	ldr	r3, [r7, #12]
  402ac6:	601a      	str	r2, [r3, #0]
}
  402ac8:	bf00      	nop
  402aca:	3718      	adds	r7, #24
  402acc:	46bd      	mov	sp, r7
  402ace:	bd80      	pop	{r7, pc}
  402ad0:	004029e5 	.word	0x004029e5
  402ad4:	07ff0000 	.word	0x07ff0000

00402ad8 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  402ad8:	b580      	push	{r7, lr}
  402ada:	b082      	sub	sp, #8
  402adc:	af00      	add	r7, sp, #0
  402ade:	6078      	str	r0, [r7, #4]
  402ae0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  402ae2:	683b      	ldr	r3, [r7, #0]
  402ae4:	2b00      	cmp	r3, #0
  402ae6:	d108      	bne.n	402afa <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  402ae8:	4b09      	ldr	r3, [pc, #36]	; (402b10 <pll_enable+0x38>)
  402aea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402aec:	4a09      	ldr	r2, [pc, #36]	; (402b14 <pll_enable+0x3c>)
  402aee:	687b      	ldr	r3, [r7, #4]
  402af0:	681b      	ldr	r3, [r3, #0]
  402af2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402af6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  402af8:	e005      	b.n	402b06 <pll_enable+0x2e>
		pmc_disable_pllbck();
  402afa:	4b07      	ldr	r3, [pc, #28]	; (402b18 <pll_enable+0x40>)
  402afc:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  402afe:	4a05      	ldr	r2, [pc, #20]	; (402b14 <pll_enable+0x3c>)
  402b00:	687b      	ldr	r3, [r7, #4]
  402b02:	681b      	ldr	r3, [r3, #0]
  402b04:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  402b06:	bf00      	nop
  402b08:	3708      	adds	r7, #8
  402b0a:	46bd      	mov	sp, r7
  402b0c:	bd80      	pop	{r7, pc}
  402b0e:	bf00      	nop
  402b10:	0040337d 	.word	0x0040337d
  402b14:	400e0400 	.word	0x400e0400
  402b18:	004033fd 	.word	0x004033fd

00402b1c <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  402b1c:	b580      	push	{r7, lr}
  402b1e:	b082      	sub	sp, #8
  402b20:	af00      	add	r7, sp, #0
  402b22:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  402b24:	687b      	ldr	r3, [r7, #4]
  402b26:	2b00      	cmp	r3, #0
  402b28:	d103      	bne.n	402b32 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  402b2a:	4b05      	ldr	r3, [pc, #20]	; (402b40 <pll_is_locked+0x24>)
  402b2c:	4798      	blx	r3
  402b2e:	4603      	mov	r3, r0
  402b30:	e002      	b.n	402b38 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  402b32:	4b04      	ldr	r3, [pc, #16]	; (402b44 <pll_is_locked+0x28>)
  402b34:	4798      	blx	r3
  402b36:	4603      	mov	r3, r0
	}
}
  402b38:	4618      	mov	r0, r3
  402b3a:	3708      	adds	r7, #8
  402b3c:	46bd      	mov	sp, r7
  402b3e:	bd80      	pop	{r7, pc}
  402b40:	00403395 	.word	0x00403395
  402b44:	00403415 	.word	0x00403415

00402b48 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  402b48:	b580      	push	{r7, lr}
  402b4a:	b082      	sub	sp, #8
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	4603      	mov	r3, r0
  402b50:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  402b52:	79fb      	ldrb	r3, [r7, #7]
  402b54:	3b03      	subs	r3, #3
  402b56:	2b04      	cmp	r3, #4
  402b58:	d808      	bhi.n	402b6c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  402b5a:	79fb      	ldrb	r3, [r7, #7]
  402b5c:	4618      	mov	r0, r3
  402b5e:	4b06      	ldr	r3, [pc, #24]	; (402b78 <pll_enable_source+0x30>)
  402b60:	4798      	blx	r3
		osc_wait_ready(e_src);
  402b62:	79fb      	ldrb	r3, [r7, #7]
  402b64:	4618      	mov	r0, r3
  402b66:	4b05      	ldr	r3, [pc, #20]	; (402b7c <pll_enable_source+0x34>)
  402b68:	4798      	blx	r3
		break;
  402b6a:	e000      	b.n	402b6e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  402b6c:	bf00      	nop
	}
}
  402b6e:	bf00      	nop
  402b70:	3708      	adds	r7, #8
  402b72:	46bd      	mov	sp, r7
  402b74:	bd80      	pop	{r7, pc}
  402b76:	bf00      	nop
  402b78:	004028ed 	.word	0x004028ed
  402b7c:	00402a59 	.word	0x00402a59

00402b80 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  402b80:	b580      	push	{r7, lr}
  402b82:	b082      	sub	sp, #8
  402b84:	af00      	add	r7, sp, #0
  402b86:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402b88:	bf00      	nop
  402b8a:	6878      	ldr	r0, [r7, #4]
  402b8c:	4b04      	ldr	r3, [pc, #16]	; (402ba0 <pll_wait_for_lock+0x20>)
  402b8e:	4798      	blx	r3
  402b90:	4603      	mov	r3, r0
  402b92:	2b00      	cmp	r3, #0
  402b94:	d0f9      	beq.n	402b8a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  402b96:	2300      	movs	r3, #0
}
  402b98:	4618      	mov	r0, r3
  402b9a:	3708      	adds	r7, #8
  402b9c:	46bd      	mov	sp, r7
  402b9e:	bd80      	pop	{r7, pc}
  402ba0:	00402b1d 	.word	0x00402b1d

00402ba4 <sysclk_get_main_hz>:
{
  402ba4:	b580      	push	{r7, lr}
  402ba6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402ba8:	2006      	movs	r0, #6
  402baa:	4b04      	ldr	r3, [pc, #16]	; (402bbc <sysclk_get_main_hz+0x18>)
  402bac:	4798      	blx	r3
  402bae:	4602      	mov	r2, r0
  402bb0:	4613      	mov	r3, r2
  402bb2:	009b      	lsls	r3, r3, #2
  402bb4:	4413      	add	r3, r2
  402bb6:	009b      	lsls	r3, r3, #2
}
  402bb8:	4618      	mov	r0, r3
  402bba:	bd80      	pop	{r7, pc}
  402bbc:	004029e5 	.word	0x004029e5

00402bc0 <sysclk_get_cpu_hz>:
{
  402bc0:	b580      	push	{r7, lr}
  402bc2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402bc4:	4b02      	ldr	r3, [pc, #8]	; (402bd0 <sysclk_get_cpu_hz+0x10>)
  402bc6:	4798      	blx	r3
  402bc8:	4603      	mov	r3, r0
  402bca:	085b      	lsrs	r3, r3, #1
}
  402bcc:	4618      	mov	r0, r3
  402bce:	bd80      	pop	{r7, pc}
  402bd0:	00402ba5 	.word	0x00402ba5

00402bd4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402bd4:	b590      	push	{r4, r7, lr}
  402bd6:	b083      	sub	sp, #12
  402bd8:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402bda:	4811      	ldr	r0, [pc, #68]	; (402c20 <sysclk_init+0x4c>)
  402bdc:	4b11      	ldr	r3, [pc, #68]	; (402c24 <sysclk_init+0x50>)
  402bde:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  402be0:	2006      	movs	r0, #6
  402be2:	4b11      	ldr	r3, [pc, #68]	; (402c28 <sysclk_init+0x54>)
  402be4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  402be6:	1d38      	adds	r0, r7, #4
  402be8:	2314      	movs	r3, #20
  402bea:	2201      	movs	r2, #1
  402bec:	2106      	movs	r1, #6
  402bee:	4c0f      	ldr	r4, [pc, #60]	; (402c2c <sysclk_init+0x58>)
  402bf0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  402bf2:	1d3b      	adds	r3, r7, #4
  402bf4:	2100      	movs	r1, #0
  402bf6:	4618      	mov	r0, r3
  402bf8:	4b0d      	ldr	r3, [pc, #52]	; (402c30 <sysclk_init+0x5c>)
  402bfa:	4798      	blx	r3
		pll_wait_for_lock(0);
  402bfc:	2000      	movs	r0, #0
  402bfe:	4b0d      	ldr	r3, [pc, #52]	; (402c34 <sysclk_init+0x60>)
  402c00:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402c02:	2010      	movs	r0, #16
  402c04:	4b0c      	ldr	r3, [pc, #48]	; (402c38 <sysclk_init+0x64>)
  402c06:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402c08:	4b0c      	ldr	r3, [pc, #48]	; (402c3c <sysclk_init+0x68>)
  402c0a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402c0c:	4b0c      	ldr	r3, [pc, #48]	; (402c40 <sysclk_init+0x6c>)
  402c0e:	4798      	blx	r3
  402c10:	4603      	mov	r3, r0
  402c12:	4618      	mov	r0, r3
  402c14:	4b03      	ldr	r3, [pc, #12]	; (402c24 <sysclk_init+0x50>)
  402c16:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  402c18:	bf00      	nop
  402c1a:	370c      	adds	r7, #12
  402c1c:	46bd      	mov	sp, r7
  402c1e:	bd90      	pop	{r4, r7, pc}
  402c20:	07270e00 	.word	0x07270e00
  402c24:	00403ad1 	.word	0x00403ad1
  402c28:	00402b49 	.word	0x00402b49
  402c2c:	00402a85 	.word	0x00402a85
  402c30:	00402ad9 	.word	0x00402ad9
  402c34:	00402b81 	.word	0x00402b81
  402c38:	00403191 	.word	0x00403191
  402c3c:	00403939 	.word	0x00403939
  402c40:	00402bc1 	.word	0x00402bc1

00402c44 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402c44:	b480      	push	{r7}
  402c46:	b085      	sub	sp, #20
  402c48:	af00      	add	r7, sp, #0
  402c4a:	60f8      	str	r0, [r7, #12]
  402c4c:	60b9      	str	r1, [r7, #8]
  402c4e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402c50:	687b      	ldr	r3, [r7, #4]
  402c52:	2b00      	cmp	r3, #0
  402c54:	d003      	beq.n	402c5e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  402c56:	68fb      	ldr	r3, [r7, #12]
  402c58:	68ba      	ldr	r2, [r7, #8]
  402c5a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  402c5c:	e002      	b.n	402c64 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  402c5e:	68fb      	ldr	r3, [r7, #12]
  402c60:	68ba      	ldr	r2, [r7, #8]
  402c62:	661a      	str	r2, [r3, #96]	; 0x60
}
  402c64:	bf00      	nop
  402c66:	3714      	adds	r7, #20
  402c68:	46bd      	mov	sp, r7
  402c6a:	bc80      	pop	{r7}
  402c6c:	4770      	bx	lr

00402c6e <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  402c6e:	b480      	push	{r7}
  402c70:	b085      	sub	sp, #20
  402c72:	af00      	add	r7, sp, #0
  402c74:	60f8      	str	r0, [r7, #12]
  402c76:	60b9      	str	r1, [r7, #8]
  402c78:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  402c7a:	68fb      	ldr	r3, [r7, #12]
  402c7c:	68ba      	ldr	r2, [r7, #8]
  402c7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  402c82:	687b      	ldr	r3, [r7, #4]
  402c84:	005b      	lsls	r3, r3, #1
  402c86:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402c8a:	fbb2 f3f3 	udiv	r3, r2, r3
  402c8e:	3b01      	subs	r3, #1
  402c90:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402c94:	68fb      	ldr	r3, [r7, #12]
  402c96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  402c9a:	bf00      	nop
  402c9c:	3714      	adds	r7, #20
  402c9e:	46bd      	mov	sp, r7
  402ca0:	bc80      	pop	{r7}
  402ca2:	4770      	bx	lr

00402ca4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402ca4:	b480      	push	{r7}
  402ca6:	b087      	sub	sp, #28
  402ca8:	af00      	add	r7, sp, #0
  402caa:	60f8      	str	r0, [r7, #12]
  402cac:	60b9      	str	r1, [r7, #8]
  402cae:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402cb0:	68fb      	ldr	r3, [r7, #12]
  402cb2:	687a      	ldr	r2, [r7, #4]
  402cb4:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402cb6:	68bb      	ldr	r3, [r7, #8]
  402cb8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402cbc:	d04a      	beq.n	402d54 <pio_set_peripheral+0xb0>
  402cbe:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402cc2:	d808      	bhi.n	402cd6 <pio_set_peripheral+0x32>
  402cc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402cc8:	d016      	beq.n	402cf8 <pio_set_peripheral+0x54>
  402cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402cce:	d02c      	beq.n	402d2a <pio_set_peripheral+0x86>
  402cd0:	2b00      	cmp	r3, #0
  402cd2:	d069      	beq.n	402da8 <pio_set_peripheral+0x104>
  402cd4:	e064      	b.n	402da0 <pio_set_peripheral+0xfc>
  402cd6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402cda:	d065      	beq.n	402da8 <pio_set_peripheral+0x104>
  402cdc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402ce0:	d803      	bhi.n	402cea <pio_set_peripheral+0x46>
  402ce2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402ce6:	d04a      	beq.n	402d7e <pio_set_peripheral+0xda>
  402ce8:	e05a      	b.n	402da0 <pio_set_peripheral+0xfc>
  402cea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402cee:	d05b      	beq.n	402da8 <pio_set_peripheral+0x104>
  402cf0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402cf4:	d058      	beq.n	402da8 <pio_set_peripheral+0x104>
  402cf6:	e053      	b.n	402da0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402cf8:	68fb      	ldr	r3, [r7, #12]
  402cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402cfc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402cfe:	68fb      	ldr	r3, [r7, #12]
  402d00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402d02:	687b      	ldr	r3, [r7, #4]
  402d04:	43d9      	mvns	r1, r3
  402d06:	697b      	ldr	r3, [r7, #20]
  402d08:	400b      	ands	r3, r1
  402d0a:	401a      	ands	r2, r3
  402d0c:	68fb      	ldr	r3, [r7, #12]
  402d0e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402d10:	68fb      	ldr	r3, [r7, #12]
  402d12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402d14:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402d16:	68fb      	ldr	r3, [r7, #12]
  402d18:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402d1a:	687b      	ldr	r3, [r7, #4]
  402d1c:	43d9      	mvns	r1, r3
  402d1e:	697b      	ldr	r3, [r7, #20]
  402d20:	400b      	ands	r3, r1
  402d22:	401a      	ands	r2, r3
  402d24:	68fb      	ldr	r3, [r7, #12]
  402d26:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402d28:	e03a      	b.n	402da0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402d2a:	68fb      	ldr	r3, [r7, #12]
  402d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402d2e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402d30:	687a      	ldr	r2, [r7, #4]
  402d32:	697b      	ldr	r3, [r7, #20]
  402d34:	431a      	orrs	r2, r3
  402d36:	68fb      	ldr	r3, [r7, #12]
  402d38:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402d3a:	68fb      	ldr	r3, [r7, #12]
  402d3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402d3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402d40:	68fb      	ldr	r3, [r7, #12]
  402d42:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402d44:	687b      	ldr	r3, [r7, #4]
  402d46:	43d9      	mvns	r1, r3
  402d48:	697b      	ldr	r3, [r7, #20]
  402d4a:	400b      	ands	r3, r1
  402d4c:	401a      	ands	r2, r3
  402d4e:	68fb      	ldr	r3, [r7, #12]
  402d50:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402d52:	e025      	b.n	402da0 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402d54:	68fb      	ldr	r3, [r7, #12]
  402d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402d58:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402d5a:	68fb      	ldr	r3, [r7, #12]
  402d5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402d5e:	687b      	ldr	r3, [r7, #4]
  402d60:	43d9      	mvns	r1, r3
  402d62:	697b      	ldr	r3, [r7, #20]
  402d64:	400b      	ands	r3, r1
  402d66:	401a      	ands	r2, r3
  402d68:	68fb      	ldr	r3, [r7, #12]
  402d6a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402d6c:	68fb      	ldr	r3, [r7, #12]
  402d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402d70:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402d72:	687a      	ldr	r2, [r7, #4]
  402d74:	697b      	ldr	r3, [r7, #20]
  402d76:	431a      	orrs	r2, r3
  402d78:	68fb      	ldr	r3, [r7, #12]
  402d7a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402d7c:	e010      	b.n	402da0 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402d7e:	68fb      	ldr	r3, [r7, #12]
  402d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402d82:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402d84:	687a      	ldr	r2, [r7, #4]
  402d86:	697b      	ldr	r3, [r7, #20]
  402d88:	431a      	orrs	r2, r3
  402d8a:	68fb      	ldr	r3, [r7, #12]
  402d8c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402d8e:	68fb      	ldr	r3, [r7, #12]
  402d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402d92:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402d94:	687a      	ldr	r2, [r7, #4]
  402d96:	697b      	ldr	r3, [r7, #20]
  402d98:	431a      	orrs	r2, r3
  402d9a:	68fb      	ldr	r3, [r7, #12]
  402d9c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402d9e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402da0:	68fb      	ldr	r3, [r7, #12]
  402da2:	687a      	ldr	r2, [r7, #4]
  402da4:	605a      	str	r2, [r3, #4]
  402da6:	e000      	b.n	402daa <pio_set_peripheral+0x106>
		return;
  402da8:	bf00      	nop
}
  402daa:	371c      	adds	r7, #28
  402dac:	46bd      	mov	sp, r7
  402dae:	bc80      	pop	{r7}
  402db0:	4770      	bx	lr
	...

00402db4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402db4:	b580      	push	{r7, lr}
  402db6:	b084      	sub	sp, #16
  402db8:	af00      	add	r7, sp, #0
  402dba:	60f8      	str	r0, [r7, #12]
  402dbc:	60b9      	str	r1, [r7, #8]
  402dbe:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402dc0:	68b9      	ldr	r1, [r7, #8]
  402dc2:	68f8      	ldr	r0, [r7, #12]
  402dc4:	4b19      	ldr	r3, [pc, #100]	; (402e2c <pio_set_input+0x78>)
  402dc6:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402dc8:	687b      	ldr	r3, [r7, #4]
  402dca:	f003 0301 	and.w	r3, r3, #1
  402dce:	461a      	mov	r2, r3
  402dd0:	68b9      	ldr	r1, [r7, #8]
  402dd2:	68f8      	ldr	r0, [r7, #12]
  402dd4:	4b16      	ldr	r3, [pc, #88]	; (402e30 <pio_set_input+0x7c>)
  402dd6:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402dd8:	687b      	ldr	r3, [r7, #4]
  402dda:	f003 030a 	and.w	r3, r3, #10
  402dde:	2b00      	cmp	r3, #0
  402de0:	d003      	beq.n	402dea <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  402de2:	68fb      	ldr	r3, [r7, #12]
  402de4:	68ba      	ldr	r2, [r7, #8]
  402de6:	621a      	str	r2, [r3, #32]
  402de8:	e002      	b.n	402df0 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402dea:	68fb      	ldr	r3, [r7, #12]
  402dec:	68ba      	ldr	r2, [r7, #8]
  402dee:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402df0:	687b      	ldr	r3, [r7, #4]
  402df2:	f003 0302 	and.w	r3, r3, #2
  402df6:	2b00      	cmp	r3, #0
  402df8:	d004      	beq.n	402e04 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402dfa:	68fb      	ldr	r3, [r7, #12]
  402dfc:	68ba      	ldr	r2, [r7, #8]
  402dfe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  402e02:	e008      	b.n	402e16 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402e04:	687b      	ldr	r3, [r7, #4]
  402e06:	f003 0308 	and.w	r3, r3, #8
  402e0a:	2b00      	cmp	r3, #0
  402e0c:	d003      	beq.n	402e16 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402e0e:	68fb      	ldr	r3, [r7, #12]
  402e10:	68ba      	ldr	r2, [r7, #8]
  402e12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402e16:	68fb      	ldr	r3, [r7, #12]
  402e18:	68ba      	ldr	r2, [r7, #8]
  402e1a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402e1c:	68fb      	ldr	r3, [r7, #12]
  402e1e:	68ba      	ldr	r2, [r7, #8]
  402e20:	601a      	str	r2, [r3, #0]
}
  402e22:	bf00      	nop
  402e24:	3710      	adds	r7, #16
  402e26:	46bd      	mov	sp, r7
  402e28:	bd80      	pop	{r7, pc}
  402e2a:	bf00      	nop
  402e2c:	00402f1d 	.word	0x00402f1d
  402e30:	00402c45 	.word	0x00402c45

00402e34 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402e34:	b580      	push	{r7, lr}
  402e36:	b084      	sub	sp, #16
  402e38:	af00      	add	r7, sp, #0
  402e3a:	60f8      	str	r0, [r7, #12]
  402e3c:	60b9      	str	r1, [r7, #8]
  402e3e:	607a      	str	r2, [r7, #4]
  402e40:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  402e42:	68b9      	ldr	r1, [r7, #8]
  402e44:	68f8      	ldr	r0, [r7, #12]
  402e46:	4b12      	ldr	r3, [pc, #72]	; (402e90 <pio_set_output+0x5c>)
  402e48:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402e4a:	69ba      	ldr	r2, [r7, #24]
  402e4c:	68b9      	ldr	r1, [r7, #8]
  402e4e:	68f8      	ldr	r0, [r7, #12]
  402e50:	4b10      	ldr	r3, [pc, #64]	; (402e94 <pio_set_output+0x60>)
  402e52:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402e54:	683b      	ldr	r3, [r7, #0]
  402e56:	2b00      	cmp	r3, #0
  402e58:	d003      	beq.n	402e62 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402e5a:	68fb      	ldr	r3, [r7, #12]
  402e5c:	68ba      	ldr	r2, [r7, #8]
  402e5e:	651a      	str	r2, [r3, #80]	; 0x50
  402e60:	e002      	b.n	402e68 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  402e62:	68fb      	ldr	r3, [r7, #12]
  402e64:	68ba      	ldr	r2, [r7, #8]
  402e66:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402e68:	687b      	ldr	r3, [r7, #4]
  402e6a:	2b00      	cmp	r3, #0
  402e6c:	d003      	beq.n	402e76 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402e6e:	68fb      	ldr	r3, [r7, #12]
  402e70:	68ba      	ldr	r2, [r7, #8]
  402e72:	631a      	str	r2, [r3, #48]	; 0x30
  402e74:	e002      	b.n	402e7c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402e76:	68fb      	ldr	r3, [r7, #12]
  402e78:	68ba      	ldr	r2, [r7, #8]
  402e7a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402e7c:	68fb      	ldr	r3, [r7, #12]
  402e7e:	68ba      	ldr	r2, [r7, #8]
  402e80:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  402e82:	68fb      	ldr	r3, [r7, #12]
  402e84:	68ba      	ldr	r2, [r7, #8]
  402e86:	601a      	str	r2, [r3, #0]
}
  402e88:	bf00      	nop
  402e8a:	3710      	adds	r7, #16
  402e8c:	46bd      	mov	sp, r7
  402e8e:	bd80      	pop	{r7, pc}
  402e90:	00402f1d 	.word	0x00402f1d
  402e94:	00402c45 	.word	0x00402c45

00402e98 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402e98:	b480      	push	{r7}
  402e9a:	b085      	sub	sp, #20
  402e9c:	af00      	add	r7, sp, #0
  402e9e:	60f8      	str	r0, [r7, #12]
  402ea0:	60b9      	str	r1, [r7, #8]
  402ea2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402ea4:	687b      	ldr	r3, [r7, #4]
  402ea6:	f003 0310 	and.w	r3, r3, #16
  402eaa:	2b00      	cmp	r3, #0
  402eac:	d020      	beq.n	402ef0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402eae:	68fb      	ldr	r3, [r7, #12]
  402eb0:	68ba      	ldr	r2, [r7, #8]
  402eb2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  402eb6:	687b      	ldr	r3, [r7, #4]
  402eb8:	f003 0320 	and.w	r3, r3, #32
  402ebc:	2b00      	cmp	r3, #0
  402ebe:	d004      	beq.n	402eca <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402ec0:	68fb      	ldr	r3, [r7, #12]
  402ec2:	68ba      	ldr	r2, [r7, #8]
  402ec4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402ec8:	e003      	b.n	402ed2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  402eca:	68fb      	ldr	r3, [r7, #12]
  402ecc:	68ba      	ldr	r2, [r7, #8]
  402ece:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402ed2:	687b      	ldr	r3, [r7, #4]
  402ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402ed8:	2b00      	cmp	r3, #0
  402eda:	d004      	beq.n	402ee6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402edc:	68fb      	ldr	r3, [r7, #12]
  402ede:	68ba      	ldr	r2, [r7, #8]
  402ee0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402ee4:	e008      	b.n	402ef8 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  402ee6:	68fb      	ldr	r3, [r7, #12]
  402ee8:	68ba      	ldr	r2, [r7, #8]
  402eea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  402eee:	e003      	b.n	402ef8 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402ef0:	68fb      	ldr	r3, [r7, #12]
  402ef2:	68ba      	ldr	r2, [r7, #8]
  402ef4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  402ef8:	bf00      	nop
  402efa:	3714      	adds	r7, #20
  402efc:	46bd      	mov	sp, r7
  402efe:	bc80      	pop	{r7}
  402f00:	4770      	bx	lr

00402f02 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402f02:	b480      	push	{r7}
  402f04:	b083      	sub	sp, #12
  402f06:	af00      	add	r7, sp, #0
  402f08:	6078      	str	r0, [r7, #4]
  402f0a:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  402f0c:	687b      	ldr	r3, [r7, #4]
  402f0e:	683a      	ldr	r2, [r7, #0]
  402f10:	641a      	str	r2, [r3, #64]	; 0x40
}
  402f12:	bf00      	nop
  402f14:	370c      	adds	r7, #12
  402f16:	46bd      	mov	sp, r7
  402f18:	bc80      	pop	{r7}
  402f1a:	4770      	bx	lr

00402f1c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402f1c:	b480      	push	{r7}
  402f1e:	b083      	sub	sp, #12
  402f20:	af00      	add	r7, sp, #0
  402f22:	6078      	str	r0, [r7, #4]
  402f24:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402f26:	687b      	ldr	r3, [r7, #4]
  402f28:	683a      	ldr	r2, [r7, #0]
  402f2a:	645a      	str	r2, [r3, #68]	; 0x44
}
  402f2c:	bf00      	nop
  402f2e:	370c      	adds	r7, #12
  402f30:	46bd      	mov	sp, r7
  402f32:	bc80      	pop	{r7}
  402f34:	4770      	bx	lr

00402f36 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402f36:	b480      	push	{r7}
  402f38:	b083      	sub	sp, #12
  402f3a:	af00      	add	r7, sp, #0
  402f3c:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402f3e:	687b      	ldr	r3, [r7, #4]
  402f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402f42:	4618      	mov	r0, r3
  402f44:	370c      	adds	r7, #12
  402f46:	46bd      	mov	sp, r7
  402f48:	bc80      	pop	{r7}
  402f4a:	4770      	bx	lr

00402f4c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402f4c:	b480      	push	{r7}
  402f4e:	b083      	sub	sp, #12
  402f50:	af00      	add	r7, sp, #0
  402f52:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402f54:	687b      	ldr	r3, [r7, #4]
  402f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402f58:	4618      	mov	r0, r3
  402f5a:	370c      	adds	r7, #12
  402f5c:	46bd      	mov	sp, r7
  402f5e:	bc80      	pop	{r7}
  402f60:	4770      	bx	lr
	...

00402f64 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  402f64:	b590      	push	{r4, r7, lr}
  402f66:	b087      	sub	sp, #28
  402f68:	af02      	add	r7, sp, #8
  402f6a:	6078      	str	r0, [r7, #4]
  402f6c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402f6e:	6878      	ldr	r0, [r7, #4]
  402f70:	4b63      	ldr	r3, [pc, #396]	; (403100 <pio_configure_pin+0x19c>)
  402f72:	4798      	blx	r3
  402f74:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  402f76:	683b      	ldr	r3, [r7, #0]
  402f78:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  402f7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402f80:	d067      	beq.n	403052 <pio_configure_pin+0xee>
  402f82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402f86:	d809      	bhi.n	402f9c <pio_configure_pin+0x38>
  402f88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402f8c:	d02b      	beq.n	402fe6 <pio_configure_pin+0x82>
  402f8e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402f92:	d043      	beq.n	40301c <pio_configure_pin+0xb8>
  402f94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402f98:	d00a      	beq.n	402fb0 <pio_configure_pin+0x4c>
  402f9a:	e0a9      	b.n	4030f0 <pio_configure_pin+0x18c>
  402f9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402fa0:	d07e      	beq.n	4030a0 <pio_configure_pin+0x13c>
  402fa2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402fa6:	d07b      	beq.n	4030a0 <pio_configure_pin+0x13c>
  402fa8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402fac:	d06c      	beq.n	403088 <pio_configure_pin+0x124>
  402fae:	e09f      	b.n	4030f0 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  402fb0:	687b      	ldr	r3, [r7, #4]
  402fb2:	f003 031f 	and.w	r3, r3, #31
  402fb6:	2201      	movs	r2, #1
  402fb8:	fa02 f303 	lsl.w	r3, r2, r3
  402fbc:	461a      	mov	r2, r3
  402fbe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402fc2:	68f8      	ldr	r0, [r7, #12]
  402fc4:	4b4f      	ldr	r3, [pc, #316]	; (403104 <pio_configure_pin+0x1a0>)
  402fc6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402fc8:	687b      	ldr	r3, [r7, #4]
  402fca:	f003 031f 	and.w	r3, r3, #31
  402fce:	2201      	movs	r2, #1
  402fd0:	fa02 f303 	lsl.w	r3, r2, r3
  402fd4:	4619      	mov	r1, r3
  402fd6:	683b      	ldr	r3, [r7, #0]
  402fd8:	f003 0301 	and.w	r3, r3, #1
  402fdc:	461a      	mov	r2, r3
  402fde:	68f8      	ldr	r0, [r7, #12]
  402fe0:	4b49      	ldr	r3, [pc, #292]	; (403108 <pio_configure_pin+0x1a4>)
  402fe2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402fe4:	e086      	b.n	4030f4 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  402fe6:	687b      	ldr	r3, [r7, #4]
  402fe8:	f003 031f 	and.w	r3, r3, #31
  402fec:	2201      	movs	r2, #1
  402fee:	fa02 f303 	lsl.w	r3, r2, r3
  402ff2:	461a      	mov	r2, r3
  402ff4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402ff8:	68f8      	ldr	r0, [r7, #12]
  402ffa:	4b42      	ldr	r3, [pc, #264]	; (403104 <pio_configure_pin+0x1a0>)
  402ffc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402ffe:	687b      	ldr	r3, [r7, #4]
  403000:	f003 031f 	and.w	r3, r3, #31
  403004:	2201      	movs	r2, #1
  403006:	fa02 f303 	lsl.w	r3, r2, r3
  40300a:	4619      	mov	r1, r3
  40300c:	683b      	ldr	r3, [r7, #0]
  40300e:	f003 0301 	and.w	r3, r3, #1
  403012:	461a      	mov	r2, r3
  403014:	68f8      	ldr	r0, [r7, #12]
  403016:	4b3c      	ldr	r3, [pc, #240]	; (403108 <pio_configure_pin+0x1a4>)
  403018:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40301a:	e06b      	b.n	4030f4 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40301c:	687b      	ldr	r3, [r7, #4]
  40301e:	f003 031f 	and.w	r3, r3, #31
  403022:	2201      	movs	r2, #1
  403024:	fa02 f303 	lsl.w	r3, r2, r3
  403028:	461a      	mov	r2, r3
  40302a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40302e:	68f8      	ldr	r0, [r7, #12]
  403030:	4b34      	ldr	r3, [pc, #208]	; (403104 <pio_configure_pin+0x1a0>)
  403032:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403034:	687b      	ldr	r3, [r7, #4]
  403036:	f003 031f 	and.w	r3, r3, #31
  40303a:	2201      	movs	r2, #1
  40303c:	fa02 f303 	lsl.w	r3, r2, r3
  403040:	4619      	mov	r1, r3
  403042:	683b      	ldr	r3, [r7, #0]
  403044:	f003 0301 	and.w	r3, r3, #1
  403048:	461a      	mov	r2, r3
  40304a:	68f8      	ldr	r0, [r7, #12]
  40304c:	4b2e      	ldr	r3, [pc, #184]	; (403108 <pio_configure_pin+0x1a4>)
  40304e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403050:	e050      	b.n	4030f4 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403052:	687b      	ldr	r3, [r7, #4]
  403054:	f003 031f 	and.w	r3, r3, #31
  403058:	2201      	movs	r2, #1
  40305a:	fa02 f303 	lsl.w	r3, r2, r3
  40305e:	461a      	mov	r2, r3
  403060:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403064:	68f8      	ldr	r0, [r7, #12]
  403066:	4b27      	ldr	r3, [pc, #156]	; (403104 <pio_configure_pin+0x1a0>)
  403068:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40306a:	687b      	ldr	r3, [r7, #4]
  40306c:	f003 031f 	and.w	r3, r3, #31
  403070:	2201      	movs	r2, #1
  403072:	fa02 f303 	lsl.w	r3, r2, r3
  403076:	4619      	mov	r1, r3
  403078:	683b      	ldr	r3, [r7, #0]
  40307a:	f003 0301 	and.w	r3, r3, #1
  40307e:	461a      	mov	r2, r3
  403080:	68f8      	ldr	r0, [r7, #12]
  403082:	4b21      	ldr	r3, [pc, #132]	; (403108 <pio_configure_pin+0x1a4>)
  403084:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403086:	e035      	b.n	4030f4 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  403088:	687b      	ldr	r3, [r7, #4]
  40308a:	f003 031f 	and.w	r3, r3, #31
  40308e:	2201      	movs	r2, #1
  403090:	fa02 f303 	lsl.w	r3, r2, r3
  403094:	683a      	ldr	r2, [r7, #0]
  403096:	4619      	mov	r1, r3
  403098:	68f8      	ldr	r0, [r7, #12]
  40309a:	4b1c      	ldr	r3, [pc, #112]	; (40310c <pio_configure_pin+0x1a8>)
  40309c:	4798      	blx	r3
		break;
  40309e:	e029      	b.n	4030f4 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4030a0:	687b      	ldr	r3, [r7, #4]
  4030a2:	f003 031f 	and.w	r3, r3, #31
  4030a6:	2201      	movs	r2, #1
  4030a8:	fa02 f303 	lsl.w	r3, r2, r3
  4030ac:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4030ae:	683b      	ldr	r3, [r7, #0]
  4030b0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4030b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4030b8:	bf0c      	ite	eq
  4030ba:	2301      	moveq	r3, #1
  4030bc:	2300      	movne	r3, #0
  4030be:	b2db      	uxtb	r3, r3
  4030c0:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4030c2:	683b      	ldr	r3, [r7, #0]
  4030c4:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4030c8:	2b00      	cmp	r3, #0
  4030ca:	bf14      	ite	ne
  4030cc:	2301      	movne	r3, #1
  4030ce:	2300      	moveq	r3, #0
  4030d0:	b2db      	uxtb	r3, r3
  4030d2:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4030d4:	683b      	ldr	r3, [r7, #0]
  4030d6:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4030da:	2b00      	cmp	r3, #0
  4030dc:	bf14      	ite	ne
  4030de:	2301      	movne	r3, #1
  4030e0:	2300      	moveq	r3, #0
  4030e2:	b2db      	uxtb	r3, r3
  4030e4:	9300      	str	r3, [sp, #0]
  4030e6:	4603      	mov	r3, r0
  4030e8:	68f8      	ldr	r0, [r7, #12]
  4030ea:	4c09      	ldr	r4, [pc, #36]	; (403110 <pio_configure_pin+0x1ac>)
  4030ec:	47a0      	blx	r4
		break;
  4030ee:	e001      	b.n	4030f4 <pio_configure_pin+0x190>

	default:
		return 0;
  4030f0:	2300      	movs	r3, #0
  4030f2:	e000      	b.n	4030f6 <pio_configure_pin+0x192>
	}

	return 1;
  4030f4:	2301      	movs	r3, #1
}
  4030f6:	4618      	mov	r0, r3
  4030f8:	3714      	adds	r7, #20
  4030fa:	46bd      	mov	sp, r7
  4030fc:	bd90      	pop	{r4, r7, pc}
  4030fe:	bf00      	nop
  403100:	00403115 	.word	0x00403115
  403104:	00402ca5 	.word	0x00402ca5
  403108:	00402c45 	.word	0x00402c45
  40310c:	00402db5 	.word	0x00402db5
  403110:	00402e35 	.word	0x00402e35

00403114 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  403114:	b480      	push	{r7}
  403116:	b085      	sub	sp, #20
  403118:	af00      	add	r7, sp, #0
  40311a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40311c:	687b      	ldr	r3, [r7, #4]
  40311e:	095b      	lsrs	r3, r3, #5
  403120:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403124:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403128:	025b      	lsls	r3, r3, #9
  40312a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  40312c:	68fb      	ldr	r3, [r7, #12]
}
  40312e:	4618      	mov	r0, r3
  403130:	3714      	adds	r7, #20
  403132:	46bd      	mov	sp, r7
  403134:	bc80      	pop	{r7}
  403136:	4770      	bx	lr

00403138 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  403138:	b480      	push	{r7}
  40313a:	b083      	sub	sp, #12
  40313c:	af00      	add	r7, sp, #0
  40313e:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  403140:	687b      	ldr	r3, [r7, #4]
  403142:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  403146:	f043 0201 	orr.w	r2, r3, #1
  40314a:	687b      	ldr	r3, [r7, #4]
  40314c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  403150:	4b03      	ldr	r3, [pc, #12]	; (403160 <pio_capture_enable+0x28>)
  403152:	2201      	movs	r2, #1
  403154:	601a      	str	r2, [r3, #0]
}
  403156:	bf00      	nop
  403158:	370c      	adds	r7, #12
  40315a:	46bd      	mov	sp, r7
  40315c:	bc80      	pop	{r7}
  40315e:	4770      	bx	lr
  403160:	2000d7cc 	.word	0x2000d7cc

00403164 <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  403164:	b480      	push	{r7}
  403166:	b083      	sub	sp, #12
  403168:	af00      	add	r7, sp, #0
  40316a:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  40316c:	687b      	ldr	r3, [r7, #4]
  40316e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  403172:	f023 0201 	bic.w	r2, r3, #1
  403176:	687b      	ldr	r3, [r7, #4]
  403178:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  40317c:	4b03      	ldr	r3, [pc, #12]	; (40318c <pio_capture_disable+0x28>)
  40317e:	2200      	movs	r2, #0
  403180:	601a      	str	r2, [r3, #0]
}
  403182:	bf00      	nop
  403184:	370c      	adds	r7, #12
  403186:	46bd      	mov	sp, r7
  403188:	bc80      	pop	{r7}
  40318a:	4770      	bx	lr
  40318c:	2000d7cc 	.word	0x2000d7cc

00403190 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  403190:	b480      	push	{r7}
  403192:	b085      	sub	sp, #20
  403194:	af00      	add	r7, sp, #0
  403196:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403198:	491c      	ldr	r1, [pc, #112]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  40319a:	4b1c      	ldr	r3, [pc, #112]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  40319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40319e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4031a2:	687b      	ldr	r3, [r7, #4]
  4031a4:	4313      	orrs	r3, r2
  4031a6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4031a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4031ac:	60fb      	str	r3, [r7, #12]
  4031ae:	e007      	b.n	4031c0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4031b0:	68fb      	ldr	r3, [r7, #12]
  4031b2:	2b00      	cmp	r3, #0
  4031b4:	d101      	bne.n	4031ba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4031b6:	2301      	movs	r3, #1
  4031b8:	e023      	b.n	403202 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4031ba:	68fb      	ldr	r3, [r7, #12]
  4031bc:	3b01      	subs	r3, #1
  4031be:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4031c0:	4b12      	ldr	r3, [pc, #72]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  4031c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4031c4:	f003 0308 	and.w	r3, r3, #8
  4031c8:	2b00      	cmp	r3, #0
  4031ca:	d0f1      	beq.n	4031b0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4031cc:	4a0f      	ldr	r2, [pc, #60]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  4031ce:	4b0f      	ldr	r3, [pc, #60]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  4031d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031d2:	f023 0303 	bic.w	r3, r3, #3
  4031d6:	f043 0302 	orr.w	r3, r3, #2
  4031da:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4031dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4031e0:	60fb      	str	r3, [r7, #12]
  4031e2:	e007      	b.n	4031f4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4031e4:	68fb      	ldr	r3, [r7, #12]
  4031e6:	2b00      	cmp	r3, #0
  4031e8:	d101      	bne.n	4031ee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4031ea:	2301      	movs	r3, #1
  4031ec:	e009      	b.n	403202 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4031ee:	68fb      	ldr	r3, [r7, #12]
  4031f0:	3b01      	subs	r3, #1
  4031f2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4031f4:	4b05      	ldr	r3, [pc, #20]	; (40320c <pmc_switch_mck_to_pllack+0x7c>)
  4031f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4031f8:	f003 0308 	and.w	r3, r3, #8
  4031fc:	2b00      	cmp	r3, #0
  4031fe:	d0f1      	beq.n	4031e4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  403200:	2300      	movs	r3, #0
}
  403202:	4618      	mov	r0, r3
  403204:	3714      	adds	r7, #20
  403206:	46bd      	mov	sp, r7
  403208:	bc80      	pop	{r7}
  40320a:	4770      	bx	lr
  40320c:	400e0400 	.word	0x400e0400

00403210 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  403210:	b480      	push	{r7}
  403212:	b083      	sub	sp, #12
  403214:	af00      	add	r7, sp, #0
  403216:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  403218:	687b      	ldr	r3, [r7, #4]
  40321a:	2b01      	cmp	r3, #1
  40321c:	d107      	bne.n	40322e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40321e:	4a08      	ldr	r2, [pc, #32]	; (403240 <pmc_switch_sclk_to_32kxtal+0x30>)
  403220:	4b07      	ldr	r3, [pc, #28]	; (403240 <pmc_switch_sclk_to_32kxtal+0x30>)
  403222:	689b      	ldr	r3, [r3, #8]
  403224:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  403228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40322c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40322e:	4b04      	ldr	r3, [pc, #16]	; (403240 <pmc_switch_sclk_to_32kxtal+0x30>)
  403230:	4a04      	ldr	r2, [pc, #16]	; (403244 <pmc_switch_sclk_to_32kxtal+0x34>)
  403232:	601a      	str	r2, [r3, #0]
}
  403234:	bf00      	nop
  403236:	370c      	adds	r7, #12
  403238:	46bd      	mov	sp, r7
  40323a:	bc80      	pop	{r7}
  40323c:	4770      	bx	lr
  40323e:	bf00      	nop
  403240:	400e1410 	.word	0x400e1410
  403244:	a5000008 	.word	0xa5000008

00403248 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  403248:	b480      	push	{r7}
  40324a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40324c:	4b09      	ldr	r3, [pc, #36]	; (403274 <pmc_osc_is_ready_32kxtal+0x2c>)
  40324e:	695b      	ldr	r3, [r3, #20]
  403250:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  403254:	2b00      	cmp	r3, #0
  403256:	d007      	beq.n	403268 <pmc_osc_is_ready_32kxtal+0x20>
  403258:	4b07      	ldr	r3, [pc, #28]	; (403278 <pmc_osc_is_ready_32kxtal+0x30>)
  40325a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40325c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403260:	2b00      	cmp	r3, #0
  403262:	d001      	beq.n	403268 <pmc_osc_is_ready_32kxtal+0x20>
  403264:	2301      	movs	r3, #1
  403266:	e000      	b.n	40326a <pmc_osc_is_ready_32kxtal+0x22>
  403268:	2300      	movs	r3, #0
}
  40326a:	4618      	mov	r0, r3
  40326c:	46bd      	mov	sp, r7
  40326e:	bc80      	pop	{r7}
  403270:	4770      	bx	lr
  403272:	bf00      	nop
  403274:	400e1410 	.word	0x400e1410
  403278:	400e0400 	.word	0x400e0400

0040327c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40327c:	b480      	push	{r7}
  40327e:	b083      	sub	sp, #12
  403280:	af00      	add	r7, sp, #0
  403282:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  403284:	4a18      	ldr	r2, [pc, #96]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  403286:	4b18      	ldr	r3, [pc, #96]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  403288:	6a1b      	ldr	r3, [r3, #32]
  40328a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40328e:	f043 0308 	orr.w	r3, r3, #8
  403292:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403294:	bf00      	nop
  403296:	4b14      	ldr	r3, [pc, #80]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  403298:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40329a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40329e:	2b00      	cmp	r3, #0
  4032a0:	d0f9      	beq.n	403296 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4032a2:	4911      	ldr	r1, [pc, #68]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4032a4:	4b10      	ldr	r3, [pc, #64]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4032a6:	6a1b      	ldr	r3, [r3, #32]
  4032a8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4032ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4032b0:	687a      	ldr	r2, [r7, #4]
  4032b2:	4313      	orrs	r3, r2
  4032b4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4032b8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4032ba:	bf00      	nop
  4032bc:	4b0a      	ldr	r3, [pc, #40]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4032be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4032c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4032c4:	2b00      	cmp	r3, #0
  4032c6:	d0f9      	beq.n	4032bc <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4032c8:	4a07      	ldr	r2, [pc, #28]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4032ca:	4b07      	ldr	r3, [pc, #28]	; (4032e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4032cc:	6a1b      	ldr	r3, [r3, #32]
  4032ce:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4032d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4032d6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4032da:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4032dc:	bf00      	nop
  4032de:	370c      	adds	r7, #12
  4032e0:	46bd      	mov	sp, r7
  4032e2:	bc80      	pop	{r7}
  4032e4:	4770      	bx	lr
  4032e6:	bf00      	nop
  4032e8:	400e0400 	.word	0x400e0400

004032ec <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4032ec:	b480      	push	{r7}
  4032ee:	b083      	sub	sp, #12
  4032f0:	af00      	add	r7, sp, #0
  4032f2:	6078      	str	r0, [r7, #4]
  4032f4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4032f6:	687b      	ldr	r3, [r7, #4]
  4032f8:	2b00      	cmp	r3, #0
  4032fa:	d008      	beq.n	40330e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4032fc:	4916      	ldr	r1, [pc, #88]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  4032fe:	4b16      	ldr	r3, [pc, #88]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  403300:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403302:	4a16      	ldr	r2, [pc, #88]	; (40335c <pmc_switch_mainck_to_xtal+0x70>)
  403304:	401a      	ands	r2, r3
  403306:	4b16      	ldr	r3, [pc, #88]	; (403360 <pmc_switch_mainck_to_xtal+0x74>)
  403308:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40330a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40330c:	e01e      	b.n	40334c <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40330e:	4912      	ldr	r1, [pc, #72]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  403310:	4b11      	ldr	r3, [pc, #68]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  403312:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403314:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403318:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40331c:	683a      	ldr	r2, [r7, #0]
  40331e:	0212      	lsls	r2, r2, #8
  403320:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403322:	4313      	orrs	r3, r2
  403324:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403328:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40332c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40332e:	bf00      	nop
  403330:	4b09      	ldr	r3, [pc, #36]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  403332:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403334:	f003 0301 	and.w	r3, r3, #1
  403338:	2b00      	cmp	r3, #0
  40333a:	d0f9      	beq.n	403330 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40333c:	4a06      	ldr	r2, [pc, #24]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  40333e:	4b06      	ldr	r3, [pc, #24]	; (403358 <pmc_switch_mainck_to_xtal+0x6c>)
  403340:	6a1b      	ldr	r3, [r3, #32]
  403342:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  403346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40334a:	6213      	str	r3, [r2, #32]
}
  40334c:	bf00      	nop
  40334e:	370c      	adds	r7, #12
  403350:	46bd      	mov	sp, r7
  403352:	bc80      	pop	{r7}
  403354:	4770      	bx	lr
  403356:	bf00      	nop
  403358:	400e0400 	.word	0x400e0400
  40335c:	fec8fffc 	.word	0xfec8fffc
  403360:	01370002 	.word	0x01370002

00403364 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  403364:	b480      	push	{r7}
  403366:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403368:	4b03      	ldr	r3, [pc, #12]	; (403378 <pmc_osc_is_ready_mainck+0x14>)
  40336a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40336c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  403370:	4618      	mov	r0, r3
  403372:	46bd      	mov	sp, r7
  403374:	bc80      	pop	{r7}
  403376:	4770      	bx	lr
  403378:	400e0400 	.word	0x400e0400

0040337c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40337c:	b480      	push	{r7}
  40337e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403380:	4b03      	ldr	r3, [pc, #12]	; (403390 <pmc_disable_pllack+0x14>)
  403382:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403386:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  403388:	bf00      	nop
  40338a:	46bd      	mov	sp, r7
  40338c:	bc80      	pop	{r7}
  40338e:	4770      	bx	lr
  403390:	400e0400 	.word	0x400e0400

00403394 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  403394:	b480      	push	{r7}
  403396:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403398:	4b03      	ldr	r3, [pc, #12]	; (4033a8 <pmc_is_locked_pllack+0x14>)
  40339a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40339c:	f003 0302 	and.w	r3, r3, #2
}
  4033a0:	4618      	mov	r0, r3
  4033a2:	46bd      	mov	sp, r7
  4033a4:	bc80      	pop	{r7}
  4033a6:	4770      	bx	lr
  4033a8:	400e0400 	.word	0x400e0400

004033ac <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  4033ac:	b580      	push	{r7, lr}
  4033ae:	b084      	sub	sp, #16
  4033b0:	af00      	add	r7, sp, #0
  4033b2:	60f8      	str	r0, [r7, #12]
  4033b4:	60b9      	str	r1, [r7, #8]
  4033b6:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  4033b8:	4b0d      	ldr	r3, [pc, #52]	; (4033f0 <pmc_enable_pllbck+0x44>)
  4033ba:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  4033bc:	480d      	ldr	r0, [pc, #52]	; (4033f4 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  4033be:	687b      	ldr	r3, [r7, #4]
  4033c0:	b2da      	uxtb	r2, r3
  4033c2:	68bb      	ldr	r3, [r7, #8]
  4033c4:	021b      	lsls	r3, r3, #8
  4033c6:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  4033ca:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  4033cc:	68fb      	ldr	r3, [r7, #12]
  4033ce:	0419      	lsls	r1, r3, #16
  4033d0:	4b09      	ldr	r3, [pc, #36]	; (4033f8 <pmc_enable_pllbck+0x4c>)
  4033d2:	400b      	ands	r3, r1
  4033d4:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  4033d6:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  4033d8:	bf00      	nop
  4033da:	4b06      	ldr	r3, [pc, #24]	; (4033f4 <pmc_enable_pllbck+0x48>)
  4033dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4033de:	f003 0304 	and.w	r3, r3, #4
  4033e2:	2b00      	cmp	r3, #0
  4033e4:	d0f9      	beq.n	4033da <pmc_enable_pllbck+0x2e>
}
  4033e6:	bf00      	nop
  4033e8:	3710      	adds	r7, #16
  4033ea:	46bd      	mov	sp, r7
  4033ec:	bd80      	pop	{r7, pc}
  4033ee:	bf00      	nop
  4033f0:	004033fd 	.word	0x004033fd
  4033f4:	400e0400 	.word	0x400e0400
  4033f8:	07ff0000 	.word	0x07ff0000

004033fc <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4033fc:	b480      	push	{r7}
  4033fe:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  403400:	4b03      	ldr	r3, [pc, #12]	; (403410 <pmc_disable_pllbck+0x14>)
  403402:	2200      	movs	r2, #0
  403404:	62da      	str	r2, [r3, #44]	; 0x2c
}
  403406:	bf00      	nop
  403408:	46bd      	mov	sp, r7
  40340a:	bc80      	pop	{r7}
  40340c:	4770      	bx	lr
  40340e:	bf00      	nop
  403410:	400e0400 	.word	0x400e0400

00403414 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  403414:	b480      	push	{r7}
  403416:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  403418:	4b03      	ldr	r3, [pc, #12]	; (403428 <pmc_is_locked_pllbck+0x14>)
  40341a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40341c:	f003 0304 	and.w	r3, r3, #4
}
  403420:	4618      	mov	r0, r3
  403422:	46bd      	mov	sp, r7
  403424:	bc80      	pop	{r7}
  403426:	4770      	bx	lr
  403428:	400e0400 	.word	0x400e0400

0040342c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40342c:	b480      	push	{r7}
  40342e:	b083      	sub	sp, #12
  403430:	af00      	add	r7, sp, #0
  403432:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  403434:	687b      	ldr	r3, [r7, #4]
  403436:	2b22      	cmp	r3, #34	; 0x22
  403438:	d901      	bls.n	40343e <pmc_enable_periph_clk+0x12>
		return 1;
  40343a:	2301      	movs	r3, #1
  40343c:	e02f      	b.n	40349e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40343e:	687b      	ldr	r3, [r7, #4]
  403440:	2b1f      	cmp	r3, #31
  403442:	d813      	bhi.n	40346c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403444:	4b18      	ldr	r3, [pc, #96]	; (4034a8 <pmc_enable_periph_clk+0x7c>)
  403446:	699a      	ldr	r2, [r3, #24]
  403448:	2101      	movs	r1, #1
  40344a:	687b      	ldr	r3, [r7, #4]
  40344c:	fa01 f303 	lsl.w	r3, r1, r3
  403450:	401a      	ands	r2, r3
  403452:	2101      	movs	r1, #1
  403454:	687b      	ldr	r3, [r7, #4]
  403456:	fa01 f303 	lsl.w	r3, r1, r3
  40345a:	429a      	cmp	r2, r3
  40345c:	d01e      	beq.n	40349c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40345e:	4a12      	ldr	r2, [pc, #72]	; (4034a8 <pmc_enable_periph_clk+0x7c>)
  403460:	2101      	movs	r1, #1
  403462:	687b      	ldr	r3, [r7, #4]
  403464:	fa01 f303 	lsl.w	r3, r1, r3
  403468:	6113      	str	r3, [r2, #16]
  40346a:	e017      	b.n	40349c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40346c:	687b      	ldr	r3, [r7, #4]
  40346e:	3b20      	subs	r3, #32
  403470:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403472:	4b0d      	ldr	r3, [pc, #52]	; (4034a8 <pmc_enable_periph_clk+0x7c>)
  403474:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  403478:	2101      	movs	r1, #1
  40347a:	687b      	ldr	r3, [r7, #4]
  40347c:	fa01 f303 	lsl.w	r3, r1, r3
  403480:	401a      	ands	r2, r3
  403482:	2101      	movs	r1, #1
  403484:	687b      	ldr	r3, [r7, #4]
  403486:	fa01 f303 	lsl.w	r3, r1, r3
  40348a:	429a      	cmp	r2, r3
  40348c:	d006      	beq.n	40349c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40348e:	4a06      	ldr	r2, [pc, #24]	; (4034a8 <pmc_enable_periph_clk+0x7c>)
  403490:	2101      	movs	r1, #1
  403492:	687b      	ldr	r3, [r7, #4]
  403494:	fa01 f303 	lsl.w	r3, r1, r3
  403498:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40349c:	2300      	movs	r3, #0
}
  40349e:	4618      	mov	r0, r3
  4034a0:	370c      	adds	r7, #12
  4034a2:	46bd      	mov	sp, r7
  4034a4:	bc80      	pop	{r7}
  4034a6:	4770      	bx	lr
  4034a8:	400e0400 	.word	0x400e0400

004034ac <sysclk_enable_peripheral_clock>:
{
  4034ac:	b580      	push	{r7, lr}
  4034ae:	b082      	sub	sp, #8
  4034b0:	af00      	add	r7, sp, #0
  4034b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4034b4:	6878      	ldr	r0, [r7, #4]
  4034b6:	4b03      	ldr	r3, [pc, #12]	; (4034c4 <sysclk_enable_peripheral_clock+0x18>)
  4034b8:	4798      	blx	r3
}
  4034ba:	bf00      	nop
  4034bc:	3708      	adds	r7, #8
  4034be:	46bd      	mov	sp, r7
  4034c0:	bd80      	pop	{r7, pc}
  4034c2:	bf00      	nop
  4034c4:	0040342d 	.word	0x0040342d

004034c8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4034c8:	b580      	push	{r7, lr}
  4034ca:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4034cc:	200b      	movs	r0, #11
  4034ce:	4b03      	ldr	r3, [pc, #12]	; (4034dc <ioport_init+0x14>)
  4034d0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4034d2:	200c      	movs	r0, #12
  4034d4:	4b01      	ldr	r3, [pc, #4]	; (4034dc <ioport_init+0x14>)
  4034d6:	4798      	blx	r3
	arch_ioport_init();
}
  4034d8:	bf00      	nop
  4034da:	bd80      	pop	{r7, pc}
  4034dc:	004034ad 	.word	0x004034ad

004034e0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4034e0:	b480      	push	{r7}
  4034e2:	b08d      	sub	sp, #52	; 0x34
  4034e4:	af00      	add	r7, sp, #0
  4034e6:	6078      	str	r0, [r7, #4]
  4034e8:	6039      	str	r1, [r7, #0]
  4034ea:	687b      	ldr	r3, [r7, #4]
  4034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  4034ee:	683b      	ldr	r3, [r7, #0]
  4034f0:	62bb      	str	r3, [r7, #40]	; 0x28
  4034f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4034f4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4034f8:	095a      	lsrs	r2, r3, #5
  4034fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4034fc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4034fe:	6a3b      	ldr	r3, [r7, #32]
  403500:	f003 031f 	and.w	r3, r3, #31
  403504:	2101      	movs	r1, #1
  403506:	fa01 f303 	lsl.w	r3, r1, r3
  40350a:	61fa      	str	r2, [r7, #28]
  40350c:	61bb      	str	r3, [r7, #24]
  40350e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403510:	617b      	str	r3, [r7, #20]
  403512:	69fb      	ldr	r3, [r7, #28]
  403514:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403516:	693b      	ldr	r3, [r7, #16]
  403518:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40351c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403520:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  403522:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  403524:	697b      	ldr	r3, [r7, #20]
  403526:	f003 0308 	and.w	r3, r3, #8
  40352a:	2b00      	cmp	r3, #0
  40352c:	d003      	beq.n	403536 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  40352e:	68fb      	ldr	r3, [r7, #12]
  403530:	69ba      	ldr	r2, [r7, #24]
  403532:	665a      	str	r2, [r3, #100]	; 0x64
  403534:	e002      	b.n	40353c <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  403536:	68fb      	ldr	r3, [r7, #12]
  403538:	69ba      	ldr	r2, [r7, #24]
  40353a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  40353c:	697b      	ldr	r3, [r7, #20]
  40353e:	f003 0310 	and.w	r3, r3, #16
  403542:	2b00      	cmp	r3, #0
  403544:	d004      	beq.n	403550 <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  403546:	68fb      	ldr	r3, [r7, #12]
  403548:	69ba      	ldr	r2, [r7, #24]
  40354a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40354e:	e003      	b.n	403558 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  403550:	68fb      	ldr	r3, [r7, #12]
  403552:	69ba      	ldr	r2, [r7, #24]
  403554:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  403558:	697b      	ldr	r3, [r7, #20]
  40355a:	f003 0320 	and.w	r3, r3, #32
  40355e:	2b00      	cmp	r3, #0
  403560:	d003      	beq.n	40356a <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  403562:	68fb      	ldr	r3, [r7, #12]
  403564:	69ba      	ldr	r2, [r7, #24]
  403566:	651a      	str	r2, [r3, #80]	; 0x50
  403568:	e002      	b.n	403570 <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  40356a:	68fb      	ldr	r3, [r7, #12]
  40356c:	69ba      	ldr	r2, [r7, #24]
  40356e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  403570:	697b      	ldr	r3, [r7, #20]
  403572:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  403576:	2b00      	cmp	r3, #0
  403578:	d003      	beq.n	403582 <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  40357a:	68fb      	ldr	r3, [r7, #12]
  40357c:	69ba      	ldr	r2, [r7, #24]
  40357e:	621a      	str	r2, [r3, #32]
  403580:	e002      	b.n	403588 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  403582:	68fb      	ldr	r3, [r7, #12]
  403584:	69ba      	ldr	r2, [r7, #24]
  403586:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  403588:	697b      	ldr	r3, [r7, #20]
  40358a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40358e:	2b00      	cmp	r3, #0
  403590:	d004      	beq.n	40359c <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  403592:	68fb      	ldr	r3, [r7, #12]
  403594:	69ba      	ldr	r2, [r7, #24]
  403596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40359a:	e003      	b.n	4035a4 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40359c:	68fb      	ldr	r3, [r7, #12]
  40359e:	69ba      	ldr	r2, [r7, #24]
  4035a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4035a4:	697b      	ldr	r3, [r7, #20]
  4035a6:	f003 0301 	and.w	r3, r3, #1
  4035aa:	2b00      	cmp	r3, #0
  4035ac:	d006      	beq.n	4035bc <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  4035ae:	68fb      	ldr	r3, [r7, #12]
  4035b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4035b2:	69bb      	ldr	r3, [r7, #24]
  4035b4:	431a      	orrs	r2, r3
  4035b6:	68fb      	ldr	r3, [r7, #12]
  4035b8:	671a      	str	r2, [r3, #112]	; 0x70
  4035ba:	e006      	b.n	4035ca <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4035bc:	68fb      	ldr	r3, [r7, #12]
  4035be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4035c0:	69bb      	ldr	r3, [r7, #24]
  4035c2:	43db      	mvns	r3, r3
  4035c4:	401a      	ands	r2, r3
  4035c6:	68fb      	ldr	r3, [r7, #12]
  4035c8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4035ca:	697b      	ldr	r3, [r7, #20]
  4035cc:	f003 0302 	and.w	r3, r3, #2
  4035d0:	2b00      	cmp	r3, #0
  4035d2:	d006      	beq.n	4035e2 <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  4035d4:	68fb      	ldr	r3, [r7, #12]
  4035d6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4035d8:	69bb      	ldr	r3, [r7, #24]
  4035da:	431a      	orrs	r2, r3
  4035dc:	68fb      	ldr	r3, [r7, #12]
  4035de:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4035e0:	e006      	b.n	4035f0 <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4035e2:	68fb      	ldr	r3, [r7, #12]
  4035e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4035e6:	69bb      	ldr	r3, [r7, #24]
  4035e8:	43db      	mvns	r3, r3
  4035ea:	401a      	ands	r2, r3
  4035ec:	68fb      	ldr	r3, [r7, #12]
  4035ee:	675a      	str	r2, [r3, #116]	; 0x74
  4035f0:	bf00      	nop
  4035f2:	3734      	adds	r7, #52	; 0x34
  4035f4:	46bd      	mov	sp, r7
  4035f6:	bc80      	pop	{r7}
  4035f8:	4770      	bx	lr

004035fa <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4035fa:	b480      	push	{r7}
  4035fc:	b08d      	sub	sp, #52	; 0x34
  4035fe:	af00      	add	r7, sp, #0
  403600:	6078      	str	r0, [r7, #4]
  403602:	460b      	mov	r3, r1
  403604:	70fb      	strb	r3, [r7, #3]
  403606:	687b      	ldr	r3, [r7, #4]
  403608:	62fb      	str	r3, [r7, #44]	; 0x2c
  40360a:	78fb      	ldrb	r3, [r7, #3]
  40360c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  403610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403612:	627b      	str	r3, [r7, #36]	; 0x24
  403614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403616:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  403618:	6a3b      	ldr	r3, [r7, #32]
  40361a:	095b      	lsrs	r3, r3, #5
  40361c:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40361e:	69fb      	ldr	r3, [r7, #28]
  403620:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403624:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403628:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40362a:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40362c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  403630:	2b01      	cmp	r3, #1
  403632:	d109      	bne.n	403648 <ioport_set_pin_dir+0x4e>
  403634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403636:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  403638:	697b      	ldr	r3, [r7, #20]
  40363a:	f003 031f 	and.w	r3, r3, #31
  40363e:	2201      	movs	r2, #1
  403640:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403642:	69bb      	ldr	r3, [r7, #24]
  403644:	611a      	str	r2, [r3, #16]
  403646:	e00c      	b.n	403662 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  403648:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40364c:	2b00      	cmp	r3, #0
  40364e:	d108      	bne.n	403662 <ioport_set_pin_dir+0x68>
  403650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403652:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  403654:	693b      	ldr	r3, [r7, #16]
  403656:	f003 031f 	and.w	r3, r3, #31
  40365a:	2201      	movs	r2, #1
  40365c:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40365e:	69bb      	ldr	r3, [r7, #24]
  403660:	615a      	str	r2, [r3, #20]
  403662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403664:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  403666:	68fb      	ldr	r3, [r7, #12]
  403668:	f003 031f 	and.w	r3, r3, #31
  40366c:	2201      	movs	r2, #1
  40366e:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403670:	69bb      	ldr	r3, [r7, #24]
  403672:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  403676:	bf00      	nop
  403678:	3734      	adds	r7, #52	; 0x34
  40367a:	46bd      	mov	sp, r7
  40367c:	bc80      	pop	{r7}
  40367e:	4770      	bx	lr

00403680 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403680:	b480      	push	{r7}
  403682:	b08b      	sub	sp, #44	; 0x2c
  403684:	af00      	add	r7, sp, #0
  403686:	6078      	str	r0, [r7, #4]
  403688:	460b      	mov	r3, r1
  40368a:	70fb      	strb	r3, [r7, #3]
  40368c:	687b      	ldr	r3, [r7, #4]
  40368e:	627b      	str	r3, [r7, #36]	; 0x24
  403690:	78fb      	ldrb	r3, [r7, #3]
  403692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403698:	61fb      	str	r3, [r7, #28]
  40369a:	69fb      	ldr	r3, [r7, #28]
  40369c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40369e:	69bb      	ldr	r3, [r7, #24]
  4036a0:	095b      	lsrs	r3, r3, #5
  4036a2:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4036a4:	697b      	ldr	r3, [r7, #20]
  4036a6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4036aa:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4036ae:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4036b0:	613b      	str	r3, [r7, #16]

	if (level) {
  4036b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4036b6:	2b00      	cmp	r3, #0
  4036b8:	d009      	beq.n	4036ce <ioport_set_pin_level+0x4e>
  4036ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4036bc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4036be:	68fb      	ldr	r3, [r7, #12]
  4036c0:	f003 031f 	and.w	r3, r3, #31
  4036c4:	2201      	movs	r2, #1
  4036c6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4036c8:	693b      	ldr	r3, [r7, #16]
  4036ca:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4036cc:	e008      	b.n	4036e0 <ioport_set_pin_level+0x60>
  4036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4036d0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4036d2:	68bb      	ldr	r3, [r7, #8]
  4036d4:	f003 031f 	and.w	r3, r3, #31
  4036d8:	2201      	movs	r2, #1
  4036da:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4036dc:	693b      	ldr	r3, [r7, #16]
  4036de:	635a      	str	r2, [r3, #52]	; 0x34
  4036e0:	bf00      	nop
  4036e2:	372c      	adds	r7, #44	; 0x2c
  4036e4:	46bd      	mov	sp, r7
  4036e6:	bc80      	pop	{r7}
  4036e8:	4770      	bx	lr
	...

004036ec <board_init>:
#include <conf_board.h>
#include "camera.h"
#include "microphone.h"

void board_init(void)
{
  4036ec:	b580      	push	{r7, lr}
  4036ee:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	wdt_disable(WDT);
  4036f0:	4854      	ldr	r0, [pc, #336]	; (403844 <board_init+0x158>)
  4036f2:	4b55      	ldr	r3, [pc, #340]	; (403848 <board_init+0x15c>)
  4036f4:	4798      	blx	r3
	
	ioport_init();
  4036f6:	4b55      	ldr	r3, [pc, #340]	; (40384c <board_init+0x160>)
  4036f8:	4798      	blx	r3
		
	// initialize test LED pin
	gpio_configure_pin(LED_PIN, LED_FLAGS);
  4036fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4036fe:	2009      	movs	r0, #9
  403700:	4b53      	ldr	r3, [pc, #332]	; (403850 <board_init+0x164>)
  403702:	4798      	blx	r3
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  403704:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403708:	2009      	movs	r0, #9
  40370a:	4b51      	ldr	r3, [pc, #324]	; (403850 <board_init+0x164>)
  40370c:	4798      	blx	r3
	ioport_set_pin_dir(LED_PIN, IOPORT_DIR_OUTPUT);
  40370e:	2101      	movs	r1, #1
  403710:	2009      	movs	r0, #9
  403712:	4b50      	ldr	r3, [pc, #320]	; (403854 <board_init+0x168>)
  403714:	4798      	blx	r3
	ioport_set_pin_level(LED_PIN, false);
  403716:	2100      	movs	r1, #0
  403718:	2009      	movs	r0, #9
  40371a:	4b4f      	ldr	r3, [pc, #316]	; (403858 <board_init+0x16c>)
  40371c:	4798      	blx	r3

	gpio_configure_pin(SETUP_PIN, SETUP_FLAGS);
  40371e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403722:	2000      	movs	r0, #0
  403724:	4b4a      	ldr	r3, [pc, #296]	; (403850 <board_init+0x164>)
  403726:	4798      	blx	r3
	gpio_configure_pin(SETUP0_GPIO, SETUP0_FLAGS);
  403728:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40372c:	2000      	movs	r0, #0
  40372e:	4b48      	ldr	r3, [pc, #288]	; (403850 <board_init+0x164>)
  403730:	4798      	blx	r3
	ioport_set_pin_dir(SETUP_PIN, IOPORT_DIR_OUTPUT);
  403732:	2101      	movs	r1, #1
  403734:	2000      	movs	r0, #0
  403736:	4b47      	ldr	r3, [pc, #284]	; (403854 <board_init+0x168>)
  403738:	4798      	blx	r3
	ioport_set_pin_level(SETUP_PIN, true);
  40373a:	2101      	movs	r1, #1
  40373c:	2000      	movs	r0, #0
  40373e:	4b46      	ldr	r3, [pc, #280]	; (403858 <board_init+0x16c>)
  403740:	4798      	blx	r3

	
	// initialize MCU RTS as a gpio and drive it low
	gpio_configure_pin(RTS_LOW, RTS_LOW_FLAGS);
  403742:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403746:	2007      	movs	r0, #7
  403748:	4b41      	ldr	r3, [pc, #260]	; (403850 <board_init+0x164>)
  40374a:	4798      	blx	r3
	gpio_configure_pin(RTS_LOW_GPIO, RTS_LOW_GPIO_FLAGS);
  40374c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403750:	2007      	movs	r0, #7
  403752:	4b3f      	ldr	r3, [pc, #252]	; (403850 <board_init+0x164>)
  403754:	4798      	blx	r3
	ioport_set_pin_dir(RTS_LOW, IOPORT_DIR_OUTPUT);
  403756:	2101      	movs	r1, #1
  403758:	2007      	movs	r0, #7
  40375a:	4b3e      	ldr	r3, [pc, #248]	; (403854 <board_init+0x168>)
  40375c:	4798      	blx	r3
	ioport_set_pin_level(RTS_LOW, false);
  40375e:	2100      	movs	r1, #0
  403760:	2007      	movs	r0, #7
  403762:	4b3d      	ldr	r3, [pc, #244]	; (403858 <board_init+0x16c>)
  403764:	4798      	blx	r3

	// initialize network status pin
	gpio_configure_pin(NET_PIN, NET_PIN_FLAGS);
  403766:	493d      	ldr	r1, [pc, #244]	; (40385c <board_init+0x170>)
  403768:	2021      	movs	r0, #33	; 0x21
  40376a:	4b39      	ldr	r3, [pc, #228]	; (403850 <board_init+0x164>)
  40376c:	4798      	blx	r3
	ioport_set_pin_dir(NET_PIN, IOPORT_DIR_INPUT);
  40376e:	2100      	movs	r1, #0
  403770:	2021      	movs	r0, #33	; 0x21
  403772:	4b38      	ldr	r3, [pc, #224]	; (403854 <board_init+0x168>)
  403774:	4798      	blx	r3
	ioport_set_pin_mode(NET_PIN, IOPORT_MODE_PULLUP);
  403776:	2108      	movs	r1, #8
  403778:	2021      	movs	r0, #33	; 0x21
  40377a:	4b39      	ldr	r3, [pc, #228]	; (403860 <board_init+0x174>)
  40377c:	4798      	blx	r3
	
	// initialize USART pins
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  40377e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403782:	2005      	movs	r0, #5
  403784:	4b32      	ldr	r3, [pc, #200]	; (403850 <board_init+0x164>)
  403786:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  403788:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40378c:	2006      	movs	r0, #6
  40378e:	4b30      	ldr	r3, [pc, #192]	; (403850 <board_init+0x164>)
  403790:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  403792:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403796:	2008      	movs	r0, #8
  403798:	4b2d      	ldr	r3, [pc, #180]	; (403850 <board_init+0x164>)
  40379a:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);	// don't configure RTS pin as RTS
	
	// initialize camera communication pins
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  40379c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4037a0:	2011      	movs	r0, #17
  4037a2:	4b2b      	ldr	r3, [pc, #172]	; (403850 <board_init+0x164>)
  4037a4:	4798      	blx	r3
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4037a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4037aa:	2003      	movs	r0, #3
  4037ac:	4b28      	ldr	r3, [pc, #160]	; (403850 <board_init+0x164>)
  4037ae:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4037b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4037b4:	2004      	movs	r0, #4
  4037b6:	4b26      	ldr	r3, [pc, #152]	; (403850 <board_init+0x164>)
  4037b8:	4798      	blx	r3
	gpio_configure_pin(CAM_RST, CAM_RST_FLAGS);
  4037ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4037be:	200a      	movs	r0, #10
  4037c0:	4b23      	ldr	r3, [pc, #140]	; (403850 <board_init+0x164>)
  4037c2:	4798      	blx	r3
	ioport_set_pin_dir(CAM_RST, IOPORT_DIR_OUTPUT);
  4037c4:	2101      	movs	r1, #1
  4037c6:	200a      	movs	r0, #10
  4037c8:	4b22      	ldr	r3, [pc, #136]	; (403854 <board_init+0x168>)
  4037ca:	4798      	blx	r3
	ioport_set_pin_level(CAM_RST, false);
  4037cc:	2100      	movs	r1, #0
  4037ce:	200a      	movs	r0, #10
  4037d0:	4b21      	ldr	r3, [pc, #132]	; (403858 <board_init+0x16c>)
  4037d2:	4798      	blx	r3
	
	// initialize camera data transmission pins
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  4037d4:	2171      	movs	r1, #113	; 0x71
  4037d6:	2010      	movs	r0, #16
  4037d8:	4b1d      	ldr	r3, [pc, #116]	; (403850 <board_init+0x164>)
  4037da:	4798      	blx	r3
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  4037dc:	2171      	movs	r1, #113	; 0x71
  4037de:	200f      	movs	r0, #15
  4037e0:	4b1b      	ldr	r3, [pc, #108]	; (403850 <board_init+0x164>)
  4037e2:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  4037e4:	491f      	ldr	r1, [pc, #124]	; (403864 <board_init+0x178>)
  4037e6:	2018      	movs	r0, #24
  4037e8:	4b19      	ldr	r3, [pc, #100]	; (403850 <board_init+0x164>)
  4037ea:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  4037ec:	491d      	ldr	r1, [pc, #116]	; (403864 <board_init+0x178>)
  4037ee:	2019      	movs	r0, #25
  4037f0:	4b17      	ldr	r3, [pc, #92]	; (403850 <board_init+0x164>)
  4037f2:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  4037f4:	491b      	ldr	r1, [pc, #108]	; (403864 <board_init+0x178>)
  4037f6:	201a      	movs	r0, #26
  4037f8:	4b15      	ldr	r3, [pc, #84]	; (403850 <board_init+0x164>)
  4037fa:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  4037fc:	4919      	ldr	r1, [pc, #100]	; (403864 <board_init+0x178>)
  4037fe:	201b      	movs	r0, #27
  403800:	4b13      	ldr	r3, [pc, #76]	; (403850 <board_init+0x164>)
  403802:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  403804:	4917      	ldr	r1, [pc, #92]	; (403864 <board_init+0x178>)
  403806:	201c      	movs	r0, #28
  403808:	4b11      	ldr	r3, [pc, #68]	; (403850 <board_init+0x164>)
  40380a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  40380c:	4915      	ldr	r1, [pc, #84]	; (403864 <board_init+0x178>)
  40380e:	201d      	movs	r0, #29
  403810:	4b0f      	ldr	r3, [pc, #60]	; (403850 <board_init+0x164>)
  403812:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D8, OV_DATA_BUS_FLAGS);
  403814:	4913      	ldr	r1, [pc, #76]	; (403864 <board_init+0x178>)
  403816:	201e      	movs	r0, #30
  403818:	4b0d      	ldr	r3, [pc, #52]	; (403850 <board_init+0x164>)
  40381a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D9, OV_DATA_BUS_FLAGS);
  40381c:	4911      	ldr	r1, [pc, #68]	; (403864 <board_init+0x178>)
  40381e:	201f      	movs	r0, #31
  403820:	4b0b      	ldr	r3, [pc, #44]	; (403850 <board_init+0x164>)
  403822:	4798      	blx	r3
	
	// microphone initialization
	gpio_configure_pin(RD_GPIO, RD_FLAGS);
  403824:	2171      	movs	r1, #113	; 0x71
  403826:	2012      	movs	r0, #18
  403828:	4b09      	ldr	r3, [pc, #36]	; (403850 <board_init+0x164>)
  40382a:	4798      	blx	r3
	gpio_configure_pin(RF_GPIO, RF_FLAGS);
  40382c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403830:	2013      	movs	r0, #19
  403832:	4b07      	ldr	r3, [pc, #28]	; (403850 <board_init+0x164>)
  403834:	4798      	blx	r3
	gpio_configure_pin(RK_GPIO, RK_FLAGS);
  403836:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40383a:	2014      	movs	r0, #20
  40383c:	4b04      	ldr	r3, [pc, #16]	; (403850 <board_init+0x164>)
  40383e:	4798      	blx	r3
}
  403840:	bf00      	nop
  403842:	bd80      	pop	{r7, pc}
  403844:	400e1450 	.word	0x400e1450
  403848:	0040054d 	.word	0x0040054d
  40384c:	004034c9 	.word	0x004034c9
  403850:	00402f65 	.word	0x00402f65
  403854:	004035fb 	.word	0x004035fb
  403858:	00403681 	.word	0x00403681
  40385c:	28000079 	.word	0x28000079
  403860:	004034e1 	.word	0x004034e1
  403864:	28000001 	.word	0x28000001

00403868 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403868:	b580      	push	{r7, lr}
  40386a:	b084      	sub	sp, #16
  40386c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40386e:	4b27      	ldr	r3, [pc, #156]	; (40390c <Reset_Handler+0xa4>)
  403870:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  403872:	4b27      	ldr	r3, [pc, #156]	; (403910 <Reset_Handler+0xa8>)
  403874:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  403876:	68fa      	ldr	r2, [r7, #12]
  403878:	68bb      	ldr	r3, [r7, #8]
  40387a:	429a      	cmp	r2, r3
  40387c:	d90d      	bls.n	40389a <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40387e:	e007      	b.n	403890 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  403880:	68bb      	ldr	r3, [r7, #8]
  403882:	1d1a      	adds	r2, r3, #4
  403884:	60ba      	str	r2, [r7, #8]
  403886:	68fa      	ldr	r2, [r7, #12]
  403888:	1d11      	adds	r1, r2, #4
  40388a:	60f9      	str	r1, [r7, #12]
  40388c:	6812      	ldr	r2, [r2, #0]
  40388e:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  403890:	68bb      	ldr	r3, [r7, #8]
  403892:	4a20      	ldr	r2, [pc, #128]	; (403914 <Reset_Handler+0xac>)
  403894:	4293      	cmp	r3, r2
  403896:	d3f3      	bcc.n	403880 <Reset_Handler+0x18>
  403898:	e020      	b.n	4038dc <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  40389a:	68fa      	ldr	r2, [r7, #12]
  40389c:	68bb      	ldr	r3, [r7, #8]
  40389e:	429a      	cmp	r2, r3
  4038a0:	d21c      	bcs.n	4038dc <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4038a2:	4a1c      	ldr	r2, [pc, #112]	; (403914 <Reset_Handler+0xac>)
  4038a4:	4b1a      	ldr	r3, [pc, #104]	; (403910 <Reset_Handler+0xa8>)
  4038a6:	1ad3      	subs	r3, r2, r3
  4038a8:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4038aa:	68fa      	ldr	r2, [r7, #12]
  4038ac:	687b      	ldr	r3, [r7, #4]
  4038ae:	4413      	add	r3, r2
  4038b0:	3b04      	subs	r3, #4
  4038b2:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4038b4:	68ba      	ldr	r2, [r7, #8]
  4038b6:	687b      	ldr	r3, [r7, #4]
  4038b8:	4413      	add	r3, r2
  4038ba:	3b04      	subs	r3, #4
  4038bc:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4038be:	e00a      	b.n	4038d6 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  4038c0:	68bb      	ldr	r3, [r7, #8]
  4038c2:	1f1a      	subs	r2, r3, #4
  4038c4:	60ba      	str	r2, [r7, #8]
  4038c6:	68fa      	ldr	r2, [r7, #12]
  4038c8:	1f11      	subs	r1, r2, #4
  4038ca:	60f9      	str	r1, [r7, #12]
  4038cc:	6812      	ldr	r2, [r2, #0]
  4038ce:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  4038d0:	687b      	ldr	r3, [r7, #4]
  4038d2:	3b04      	subs	r3, #4
  4038d4:	607b      	str	r3, [r7, #4]
  4038d6:	687b      	ldr	r3, [r7, #4]
  4038d8:	2b00      	cmp	r3, #0
  4038da:	d1f1      	bne.n	4038c0 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4038dc:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4038de:	4b0e      	ldr	r3, [pc, #56]	; (403918 <Reset_Handler+0xb0>)
  4038e0:	60bb      	str	r3, [r7, #8]
  4038e2:	e004      	b.n	4038ee <Reset_Handler+0x86>
		*pDest++ = 0;
  4038e4:	68bb      	ldr	r3, [r7, #8]
  4038e6:	1d1a      	adds	r2, r3, #4
  4038e8:	60ba      	str	r2, [r7, #8]
  4038ea:	2200      	movs	r2, #0
  4038ec:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  4038ee:	68bb      	ldr	r3, [r7, #8]
  4038f0:	4a0a      	ldr	r2, [pc, #40]	; (40391c <Reset_Handler+0xb4>)
  4038f2:	4293      	cmp	r3, r2
  4038f4:	d3f6      	bcc.n	4038e4 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4038f6:	4b0a      	ldr	r3, [pc, #40]	; (403920 <Reset_Handler+0xb8>)
  4038f8:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4038fa:	4a0a      	ldr	r2, [pc, #40]	; (403924 <Reset_Handler+0xbc>)
  4038fc:	68fb      	ldr	r3, [r7, #12]
  4038fe:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  403900:	4b09      	ldr	r3, [pc, #36]	; (403928 <Reset_Handler+0xc0>)
  403902:	4798      	blx	r3

	/* Branch to main function */
	main();
  403904:	4b09      	ldr	r3, [pc, #36]	; (40392c <Reset_Handler+0xc4>)
  403906:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  403908:	e7fe      	b.n	403908 <Reset_Handler+0xa0>
  40390a:	bf00      	nop
  40390c:	00409ce4 	.word	0x00409ce4
  403910:	20000000 	.word	0x20000000
  403914:	200009bc 	.word	0x200009bc
  403918:	200009bc 	.word	0x200009bc
  40391c:	2000d7d4 	.word	0x2000d7d4
  403920:	00400000 	.word	0x00400000
  403924:	e000ed00 	.word	0xe000ed00
  403928:	004040e9 	.word	0x004040e9
  40392c:	00403ccd 	.word	0x00403ccd

00403930 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403930:	b480      	push	{r7}
  403932:	af00      	add	r7, sp, #0
	while (1) {
  403934:	e7fe      	b.n	403934 <Dummy_Handler+0x4>
	...

00403938 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  403938:	b480      	push	{r7}
  40393a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40393c:	4b5d      	ldr	r3, [pc, #372]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  40393e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403940:	f003 0303 	and.w	r3, r3, #3
  403944:	2b03      	cmp	r3, #3
  403946:	f200 8096 	bhi.w	403a76 <SystemCoreClockUpdate+0x13e>
  40394a:	a201      	add	r2, pc, #4	; (adr r2, 403950 <SystemCoreClockUpdate+0x18>)
  40394c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403950:	00403961 	.word	0x00403961
  403954:	00403981 	.word	0x00403981
  403958:	004039cb 	.word	0x004039cb
  40395c:	004039cb 	.word	0x004039cb
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  403960:	4b55      	ldr	r3, [pc, #340]	; (403ab8 <SystemCoreClockUpdate+0x180>)
  403962:	695b      	ldr	r3, [r3, #20]
  403964:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403968:	2b00      	cmp	r3, #0
  40396a:	d004      	beq.n	403976 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40396c:	4b53      	ldr	r3, [pc, #332]	; (403abc <SystemCoreClockUpdate+0x184>)
  40396e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403972:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  403974:	e080      	b.n	403a78 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403976:	4b51      	ldr	r3, [pc, #324]	; (403abc <SystemCoreClockUpdate+0x184>)
  403978:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40397c:	601a      	str	r2, [r3, #0]
		break;
  40397e:	e07b      	b.n	403a78 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403980:	4b4c      	ldr	r3, [pc, #304]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403982:	6a1b      	ldr	r3, [r3, #32]
  403984:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403988:	2b00      	cmp	r3, #0
  40398a:	d003      	beq.n	403994 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40398c:	4b4b      	ldr	r3, [pc, #300]	; (403abc <SystemCoreClockUpdate+0x184>)
  40398e:	4a4c      	ldr	r2, [pc, #304]	; (403ac0 <SystemCoreClockUpdate+0x188>)
  403990:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  403992:	e071      	b.n	403a78 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403994:	4b49      	ldr	r3, [pc, #292]	; (403abc <SystemCoreClockUpdate+0x184>)
  403996:	4a4b      	ldr	r2, [pc, #300]	; (403ac4 <SystemCoreClockUpdate+0x18c>)
  403998:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40399a:	4b46      	ldr	r3, [pc, #280]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  40399c:	6a1b      	ldr	r3, [r3, #32]
  40399e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4039a2:	2b10      	cmp	r3, #16
  4039a4:	d008      	beq.n	4039b8 <SystemCoreClockUpdate+0x80>
  4039a6:	2b20      	cmp	r3, #32
  4039a8:	d00a      	beq.n	4039c0 <SystemCoreClockUpdate+0x88>
  4039aa:	2b00      	cmp	r3, #0
  4039ac:	d000      	beq.n	4039b0 <SystemCoreClockUpdate+0x78>
			break;
  4039ae:	e00b      	b.n	4039c8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4039b0:	4b42      	ldr	r3, [pc, #264]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039b2:	4a44      	ldr	r2, [pc, #272]	; (403ac4 <SystemCoreClockUpdate+0x18c>)
  4039b4:	601a      	str	r2, [r3, #0]
			break;
  4039b6:	e007      	b.n	4039c8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4039b8:	4b40      	ldr	r3, [pc, #256]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039ba:	4a43      	ldr	r2, [pc, #268]	; (403ac8 <SystemCoreClockUpdate+0x190>)
  4039bc:	601a      	str	r2, [r3, #0]
			break;
  4039be:	e003      	b.n	4039c8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4039c0:	4b3e      	ldr	r3, [pc, #248]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039c2:	4a3f      	ldr	r2, [pc, #252]	; (403ac0 <SystemCoreClockUpdate+0x188>)
  4039c4:	601a      	str	r2, [r3, #0]
			break;
  4039c6:	bf00      	nop
		break;
  4039c8:	e056      	b.n	403a78 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4039ca:	4b3a      	ldr	r3, [pc, #232]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  4039cc:	6a1b      	ldr	r3, [r3, #32]
  4039ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	d003      	beq.n	4039de <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4039d6:	4b39      	ldr	r3, [pc, #228]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039d8:	4a39      	ldr	r2, [pc, #228]	; (403ac0 <SystemCoreClockUpdate+0x188>)
  4039da:	601a      	str	r2, [r3, #0]
  4039dc:	e019      	b.n	403a12 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4039de:	4b37      	ldr	r3, [pc, #220]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039e0:	4a38      	ldr	r2, [pc, #224]	; (403ac4 <SystemCoreClockUpdate+0x18c>)
  4039e2:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4039e4:	4b33      	ldr	r3, [pc, #204]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  4039e6:	6a1b      	ldr	r3, [r3, #32]
  4039e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4039ec:	2b10      	cmp	r3, #16
  4039ee:	d008      	beq.n	403a02 <SystemCoreClockUpdate+0xca>
  4039f0:	2b20      	cmp	r3, #32
  4039f2:	d00a      	beq.n	403a0a <SystemCoreClockUpdate+0xd2>
  4039f4:	2b00      	cmp	r3, #0
  4039f6:	d000      	beq.n	4039fa <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4039f8:	e00b      	b.n	403a12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4039fa:	4b30      	ldr	r3, [pc, #192]	; (403abc <SystemCoreClockUpdate+0x184>)
  4039fc:	4a31      	ldr	r2, [pc, #196]	; (403ac4 <SystemCoreClockUpdate+0x18c>)
  4039fe:	601a      	str	r2, [r3, #0]
					break;
  403a00:	e007      	b.n	403a12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403a02:	4b2e      	ldr	r3, [pc, #184]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a04:	4a30      	ldr	r2, [pc, #192]	; (403ac8 <SystemCoreClockUpdate+0x190>)
  403a06:	601a      	str	r2, [r3, #0]
					break;
  403a08:	e003      	b.n	403a12 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403a0a:	4b2c      	ldr	r3, [pc, #176]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a0c:	4a2c      	ldr	r2, [pc, #176]	; (403ac0 <SystemCoreClockUpdate+0x188>)
  403a0e:	601a      	str	r2, [r3, #0]
					break;
  403a10:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  403a12:	4b28      	ldr	r3, [pc, #160]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403a16:	f003 0303 	and.w	r3, r3, #3
  403a1a:	2b02      	cmp	r3, #2
  403a1c:	d115      	bne.n	403a4a <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403a1e:	4b25      	ldr	r3, [pc, #148]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  403a22:	0c1b      	lsrs	r3, r3, #16
  403a24:	f3c3 030a 	ubfx	r3, r3, #0, #11
  403a28:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403a2a:	4a24      	ldr	r2, [pc, #144]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a2c:	6812      	ldr	r2, [r2, #0]
  403a2e:	fb02 f303 	mul.w	r3, r2, r3
  403a32:	4a22      	ldr	r2, [pc, #136]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a34:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  403a36:	4b1f      	ldr	r3, [pc, #124]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  403a3a:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  403a3c:	4a1f      	ldr	r2, [pc, #124]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a3e:	6812      	ldr	r2, [r2, #0]
  403a40:	fbb2 f3f3 	udiv	r3, r2, r3
  403a44:	4a1d      	ldr	r2, [pc, #116]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a46:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  403a48:	e016      	b.n	403a78 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  403a4a:	4b1a      	ldr	r3, [pc, #104]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  403a4e:	0c1b      	lsrs	r3, r3, #16
  403a50:	f3c3 030a 	ubfx	r3, r3, #0, #11
  403a54:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  403a56:	4a19      	ldr	r2, [pc, #100]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a58:	6812      	ldr	r2, [r2, #0]
  403a5a:	fb02 f303 	mul.w	r3, r2, r3
  403a5e:	4a17      	ldr	r2, [pc, #92]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a60:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  403a62:	4b14      	ldr	r3, [pc, #80]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  403a66:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  403a68:	4a14      	ldr	r2, [pc, #80]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a6a:	6812      	ldr	r2, [r2, #0]
  403a6c:	fbb2 f3f3 	udiv	r3, r2, r3
  403a70:	4a12      	ldr	r2, [pc, #72]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a72:	6013      	str	r3, [r2, #0]
		break;
  403a74:	e000      	b.n	403a78 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  403a76:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  403a78:	4b0e      	ldr	r3, [pc, #56]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403a7c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403a80:	2b70      	cmp	r3, #112	; 0x70
  403a82:	d108      	bne.n	403a96 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  403a84:	4b0d      	ldr	r3, [pc, #52]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a86:	681b      	ldr	r3, [r3, #0]
  403a88:	4a10      	ldr	r2, [pc, #64]	; (403acc <SystemCoreClockUpdate+0x194>)
  403a8a:	fba2 2303 	umull	r2, r3, r2, r3
  403a8e:	085b      	lsrs	r3, r3, #1
  403a90:	4a0a      	ldr	r2, [pc, #40]	; (403abc <SystemCoreClockUpdate+0x184>)
  403a92:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  403a94:	e00a      	b.n	403aac <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403a96:	4b07      	ldr	r3, [pc, #28]	; (403ab4 <SystemCoreClockUpdate+0x17c>)
  403a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403a9a:	091b      	lsrs	r3, r3, #4
  403a9c:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  403aa0:	4a06      	ldr	r2, [pc, #24]	; (403abc <SystemCoreClockUpdate+0x184>)
  403aa2:	6812      	ldr	r2, [r2, #0]
  403aa4:	fa22 f303 	lsr.w	r3, r2, r3
  403aa8:	4a04      	ldr	r2, [pc, #16]	; (403abc <SystemCoreClockUpdate+0x184>)
  403aaa:	6013      	str	r3, [r2, #0]
}
  403aac:	bf00      	nop
  403aae:	46bd      	mov	sp, r7
  403ab0:	bc80      	pop	{r7}
  403ab2:	4770      	bx	lr
  403ab4:	400e0400 	.word	0x400e0400
  403ab8:	400e1410 	.word	0x400e1410
  403abc:	20000010 	.word	0x20000010
  403ac0:	00b71b00 	.word	0x00b71b00
  403ac4:	003d0900 	.word	0x003d0900
  403ac8:	007a1200 	.word	0x007a1200
  403acc:	aaaaaaab 	.word	0xaaaaaaab

00403ad0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  403ad0:	b480      	push	{r7}
  403ad2:	b083      	sub	sp, #12
  403ad4:	af00      	add	r7, sp, #0
  403ad6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  403ad8:	687b      	ldr	r3, [r7, #4]
  403ada:	4a18      	ldr	r2, [pc, #96]	; (403b3c <system_init_flash+0x6c>)
  403adc:	4293      	cmp	r3, r2
  403ade:	d804      	bhi.n	403aea <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403ae0:	4b17      	ldr	r3, [pc, #92]	; (403b40 <system_init_flash+0x70>)
  403ae2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403ae6:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  403ae8:	e023      	b.n	403b32 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  403aea:	687b      	ldr	r3, [r7, #4]
  403aec:	4a15      	ldr	r2, [pc, #84]	; (403b44 <system_init_flash+0x74>)
  403aee:	4293      	cmp	r3, r2
  403af0:	d803      	bhi.n	403afa <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403af2:	4b13      	ldr	r3, [pc, #76]	; (403b40 <system_init_flash+0x70>)
  403af4:	4a14      	ldr	r2, [pc, #80]	; (403b48 <system_init_flash+0x78>)
  403af6:	601a      	str	r2, [r3, #0]
}
  403af8:	e01b      	b.n	403b32 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  403afa:	687b      	ldr	r3, [r7, #4]
  403afc:	4a13      	ldr	r2, [pc, #76]	; (403b4c <system_init_flash+0x7c>)
  403afe:	4293      	cmp	r3, r2
  403b00:	d803      	bhi.n	403b0a <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403b02:	4b0f      	ldr	r3, [pc, #60]	; (403b40 <system_init_flash+0x70>)
  403b04:	4a12      	ldr	r2, [pc, #72]	; (403b50 <system_init_flash+0x80>)
  403b06:	601a      	str	r2, [r3, #0]
}
  403b08:	e013      	b.n	403b32 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  403b0a:	687b      	ldr	r3, [r7, #4]
  403b0c:	4a11      	ldr	r2, [pc, #68]	; (403b54 <system_init_flash+0x84>)
  403b0e:	4293      	cmp	r3, r2
  403b10:	d803      	bhi.n	403b1a <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403b12:	4b0b      	ldr	r3, [pc, #44]	; (403b40 <system_init_flash+0x70>)
  403b14:	4a10      	ldr	r2, [pc, #64]	; (403b58 <system_init_flash+0x88>)
  403b16:	601a      	str	r2, [r3, #0]
}
  403b18:	e00b      	b.n	403b32 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  403b1a:	687b      	ldr	r3, [r7, #4]
  403b1c:	4a0f      	ldr	r2, [pc, #60]	; (403b5c <system_init_flash+0x8c>)
  403b1e:	4293      	cmp	r3, r2
  403b20:	d804      	bhi.n	403b2c <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403b22:	4b07      	ldr	r3, [pc, #28]	; (403b40 <system_init_flash+0x70>)
  403b24:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403b28:	601a      	str	r2, [r3, #0]
}
  403b2a:	e002      	b.n	403b32 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403b2c:	4b04      	ldr	r3, [pc, #16]	; (403b40 <system_init_flash+0x70>)
  403b2e:	4a0c      	ldr	r2, [pc, #48]	; (403b60 <system_init_flash+0x90>)
  403b30:	601a      	str	r2, [r3, #0]
}
  403b32:	bf00      	nop
  403b34:	370c      	adds	r7, #12
  403b36:	46bd      	mov	sp, r7
  403b38:	bc80      	pop	{r7}
  403b3a:	4770      	bx	lr
  403b3c:	01312cff 	.word	0x01312cff
  403b40:	400e0a00 	.word	0x400e0a00
  403b44:	026259ff 	.word	0x026259ff
  403b48:	04000100 	.word	0x04000100
  403b4c:	039386ff 	.word	0x039386ff
  403b50:	04000200 	.word	0x04000200
  403b54:	04c4b3ff 	.word	0x04c4b3ff
  403b58:	04000300 	.word	0x04000300
  403b5c:	05f5e0ff 	.word	0x05f5e0ff
  403b60:	04000500 	.word	0x04000500

00403b64 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  403b64:	b480      	push	{r7}
  403b66:	b085      	sub	sp, #20
  403b68:	af00      	add	r7, sp, #0
  403b6a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  403b6c:	4b10      	ldr	r3, [pc, #64]	; (403bb0 <_sbrk+0x4c>)
  403b6e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  403b70:	4b10      	ldr	r3, [pc, #64]	; (403bb4 <_sbrk+0x50>)
  403b72:	681b      	ldr	r3, [r3, #0]
  403b74:	2b00      	cmp	r3, #0
  403b76:	d102      	bne.n	403b7e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  403b78:	4b0e      	ldr	r3, [pc, #56]	; (403bb4 <_sbrk+0x50>)
  403b7a:	4a0f      	ldr	r2, [pc, #60]	; (403bb8 <_sbrk+0x54>)
  403b7c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403b7e:	4b0d      	ldr	r3, [pc, #52]	; (403bb4 <_sbrk+0x50>)
  403b80:	681b      	ldr	r3, [r3, #0]
  403b82:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  403b84:	68ba      	ldr	r2, [r7, #8]
  403b86:	687b      	ldr	r3, [r7, #4]
  403b88:	441a      	add	r2, r3
  403b8a:	68fb      	ldr	r3, [r7, #12]
  403b8c:	429a      	cmp	r2, r3
  403b8e:	dd02      	ble.n	403b96 <_sbrk+0x32>
		return (caddr_t) -1;	
  403b90:	f04f 33ff 	mov.w	r3, #4294967295
  403b94:	e006      	b.n	403ba4 <_sbrk+0x40>
	}

	heap += incr;
  403b96:	4b07      	ldr	r3, [pc, #28]	; (403bb4 <_sbrk+0x50>)
  403b98:	681a      	ldr	r2, [r3, #0]
  403b9a:	687b      	ldr	r3, [r7, #4]
  403b9c:	4413      	add	r3, r2
  403b9e:	4a05      	ldr	r2, [pc, #20]	; (403bb4 <_sbrk+0x50>)
  403ba0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  403ba2:	68bb      	ldr	r3, [r7, #8]
}
  403ba4:	4618      	mov	r0, r3
  403ba6:	3714      	adds	r7, #20
  403ba8:	46bd      	mov	sp, r7
  403baa:	bc80      	pop	{r7}
  403bac:	4770      	bx	lr
  403bae:	bf00      	nop
  403bb0:	2001fffc 	.word	0x2001fffc
  403bb4:	2000d790 	.word	0x2000d790
  403bb8:	200107d8 	.word	0x200107d8

00403bbc <osc_get_rate>:
{
  403bbc:	b480      	push	{r7}
  403bbe:	b083      	sub	sp, #12
  403bc0:	af00      	add	r7, sp, #0
  403bc2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403bc4:	687b      	ldr	r3, [r7, #4]
  403bc6:	2b07      	cmp	r3, #7
  403bc8:	d825      	bhi.n	403c16 <osc_get_rate+0x5a>
  403bca:	a201      	add	r2, pc, #4	; (adr r2, 403bd0 <osc_get_rate+0x14>)
  403bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403bd0:	00403bf1 	.word	0x00403bf1
  403bd4:	00403bf7 	.word	0x00403bf7
  403bd8:	00403bfd 	.word	0x00403bfd
  403bdc:	00403c03 	.word	0x00403c03
  403be0:	00403c07 	.word	0x00403c07
  403be4:	00403c0b 	.word	0x00403c0b
  403be8:	00403c0f 	.word	0x00403c0f
  403bec:	00403c13 	.word	0x00403c13
		return OSC_SLCK_32K_RC_HZ;
  403bf0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403bf4:	e010      	b.n	403c18 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  403bf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403bfa:	e00d      	b.n	403c18 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  403bfc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403c00:	e00a      	b.n	403c18 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  403c02:	4b08      	ldr	r3, [pc, #32]	; (403c24 <osc_get_rate+0x68>)
  403c04:	e008      	b.n	403c18 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  403c06:	4b08      	ldr	r3, [pc, #32]	; (403c28 <osc_get_rate+0x6c>)
  403c08:	e006      	b.n	403c18 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  403c0a:	4b08      	ldr	r3, [pc, #32]	; (403c2c <osc_get_rate+0x70>)
  403c0c:	e004      	b.n	403c18 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  403c0e:	4b07      	ldr	r3, [pc, #28]	; (403c2c <osc_get_rate+0x70>)
  403c10:	e002      	b.n	403c18 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  403c12:	4b06      	ldr	r3, [pc, #24]	; (403c2c <osc_get_rate+0x70>)
  403c14:	e000      	b.n	403c18 <osc_get_rate+0x5c>
	return 0;
  403c16:	2300      	movs	r3, #0
}
  403c18:	4618      	mov	r0, r3
  403c1a:	370c      	adds	r7, #12
  403c1c:	46bd      	mov	sp, r7
  403c1e:	bc80      	pop	{r7}
  403c20:	4770      	bx	lr
  403c22:	bf00      	nop
  403c24:	003d0900 	.word	0x003d0900
  403c28:	007a1200 	.word	0x007a1200
  403c2c:	00b71b00 	.word	0x00b71b00

00403c30 <sysclk_get_main_hz>:
{
  403c30:	b580      	push	{r7, lr}
  403c32:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403c34:	2006      	movs	r0, #6
  403c36:	4b04      	ldr	r3, [pc, #16]	; (403c48 <sysclk_get_main_hz+0x18>)
  403c38:	4798      	blx	r3
  403c3a:	4602      	mov	r2, r0
  403c3c:	4613      	mov	r3, r2
  403c3e:	009b      	lsls	r3, r3, #2
  403c40:	4413      	add	r3, r2
  403c42:	009b      	lsls	r3, r3, #2
}
  403c44:	4618      	mov	r0, r3
  403c46:	bd80      	pop	{r7, pc}
  403c48:	00403bbd 	.word	0x00403bbd

00403c4c <sysclk_get_cpu_hz>:
{
  403c4c:	b580      	push	{r7, lr}
  403c4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403c50:	4b02      	ldr	r3, [pc, #8]	; (403c5c <sysclk_get_cpu_hz+0x10>)
  403c52:	4798      	blx	r3
  403c54:	4603      	mov	r3, r0
  403c56:	085b      	lsrs	r3, r3, #1
}
  403c58:	4618      	mov	r0, r3
  403c5a:	bd80      	pop	{r7, pc}
  403c5c:	00403c31 	.word	0x00403c31

00403c60 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  403c60:	b480      	push	{r7}
  403c62:	b08b      	sub	sp, #44	; 0x2c
  403c64:	af00      	add	r7, sp, #0
  403c66:	6078      	str	r0, [r7, #4]
  403c68:	687b      	ldr	r3, [r7, #4]
  403c6a:	627b      	str	r3, [r7, #36]	; 0x24
  403c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403c6e:	623b      	str	r3, [r7, #32]
  403c70:	6a3b      	ldr	r3, [r7, #32]
  403c72:	61fb      	str	r3, [r7, #28]
	return pin >> 5;
  403c74:	69fb      	ldr	r3, [r7, #28]
  403c76:	095b      	lsrs	r3, r3, #5
  403c78:	61bb      	str	r3, [r7, #24]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403c7a:	69bb      	ldr	r3, [r7, #24]
  403c7c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403c80:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403c84:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  403c86:	617b      	str	r3, [r7, #20]
  403c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403c8a:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  403c8c:	693b      	ldr	r3, [r7, #16]
  403c8e:	f003 031f 	and.w	r3, r3, #31
  403c92:	2201      	movs	r2, #1
  403c94:	fa02 f303 	lsl.w	r3, r2, r3
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  403c98:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403c9a:	697b      	ldr	r3, [r7, #20]
  403c9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  403c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403ca0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  403ca2:	68bb      	ldr	r3, [r7, #8]
  403ca4:	f003 031f 	and.w	r3, r3, #31
  403ca8:	2101      	movs	r1, #1
  403caa:	fa01 f303 	lsl.w	r3, r1, r3
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403cae:	4013      	ands	r3, r2
  403cb0:	2b00      	cmp	r3, #0
  403cb2:	d003      	beq.n	403cbc <ioport_toggle_pin_level+0x5c>
		port->PIO_CODR = mask;
  403cb4:	697b      	ldr	r3, [r7, #20]
  403cb6:	68fa      	ldr	r2, [r7, #12]
  403cb8:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
  403cba:	e002      	b.n	403cc2 <ioport_toggle_pin_level+0x62>
	} else {
		port->PIO_SODR = mask;
  403cbc:	697b      	ldr	r3, [r7, #20]
  403cbe:	68fa      	ldr	r2, [r7, #12]
  403cc0:	631a      	str	r2, [r3, #48]	; 0x30
  403cc2:	bf00      	nop
  403cc4:	372c      	adds	r7, #44	; 0x2c
  403cc6:	46bd      	mov	sp, r7
  403cc8:	bc80      	pop	{r7}
  403cca:	4770      	bx	lr

00403ccc <main>:
#include "microphone.h"
#include "ov2640.h"
#include "timer_interface.h"

int main (void)
{
  403ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cce:	b083      	sub	sp, #12
  403cd0:	af00      	add	r7, sp, #0
	// system level initialization calls
	sysclk_init();
  403cd2:	4b2c      	ldr	r3, [pc, #176]	; (403d84 <main+0xb8>)
  403cd4:	4798      	blx	r3
	board_init();
  403cd6:	4b2c      	ldr	r3, [pc, #176]	; (403d88 <main+0xbc>)
  403cd8:	4798      	blx	r3
	configure_tc();
  403cda:	4b2c      	ldr	r3, [pc, #176]	; (403d8c <main+0xc0>)
  403cdc:	4798      	blx	r3
	tc_start(TC0, 0);
  403cde:	2100      	movs	r1, #0
  403ce0:	482b      	ldr	r0, [pc, #172]	; (403d90 <main+0xc4>)
  403ce2:	4b2c      	ldr	r3, [pc, #176]	; (403d94 <main+0xc8>)
  403ce4:	4798      	blx	r3
		
	// Custom configuration calls
	configure_wifi();		// configures and initializes wifi 
  403ce6:	4b2c      	ldr	r3, [pc, #176]	; (403d98 <main+0xcc>)
  403ce8:	4798      	blx	r3
	configure_camera();		// configures and initializes camera module
  403cea:	4b2c      	ldr	r3, [pc, #176]	; (403d9c <main+0xd0>)
  403cec:	4798      	blx	r3
	
	uint8_t status_code = 0;
  403cee:	2300      	movs	r3, #0
  403cf0:	71fb      	strb	r3, [r7, #7]
	uint32_t im_length;
	
	ioport_toggle_pin_level(SETUP_PIN);
  403cf2:	2000      	movs	r0, #0
  403cf4:	4b2a      	ldr	r3, [pc, #168]	; (403da0 <main+0xd4>)
  403cf6:	4798      	blx	r3
	delay_ms(15);
  403cf8:	4b2a      	ldr	r3, [pc, #168]	; (403da4 <main+0xd8>)
  403cfa:	4798      	blx	r3
  403cfc:	4603      	mov	r3, r0
  403cfe:	4619      	mov	r1, r3
  403d00:	f04f 0200 	mov.w	r2, #0
  403d04:	460b      	mov	r3, r1
  403d06:	4614      	mov	r4, r2
  403d08:	0126      	lsls	r6, r4, #4
  403d0a:	ea46 7613 	orr.w	r6, r6, r3, lsr #28
  403d0e:	011d      	lsls	r5, r3, #4
  403d10:	462b      	mov	r3, r5
  403d12:	4634      	mov	r4, r6
  403d14:	1a5b      	subs	r3, r3, r1
  403d16:	eb64 0402 	sbc.w	r4, r4, r2
  403d1a:	f243 61af 	movw	r1, #13999	; 0x36af
  403d1e:	f04f 0200 	mov.w	r2, #0
  403d22:	185d      	adds	r5, r3, r1
  403d24:	eb44 0602 	adc.w	r6, r4, r2
  403d28:	4628      	mov	r0, r5
  403d2a:	4631      	mov	r1, r6
  403d2c:	4c1e      	ldr	r4, [pc, #120]	; (403da8 <main+0xdc>)
  403d2e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403d32:	f04f 0300 	mov.w	r3, #0
  403d36:	47a0      	blx	r4
  403d38:	4603      	mov	r3, r0
  403d3a:	460c      	mov	r4, r1
  403d3c:	4618      	mov	r0, r3
  403d3e:	4b1b      	ldr	r3, [pc, #108]	; (403dac <main+0xe0>)
  403d40:	4798      	blx	r3
	ioport_toggle_pin_level(SETUP_PIN);
  403d42:	2000      	movs	r0, #0
  403d44:	4b16      	ldr	r3, [pc, #88]	; (403da0 <main+0xd4>)
  403d46:	4798      	blx	r3
	
	reboot_wifi();
  403d48:	4b19      	ldr	r3, [pc, #100]	; (403db0 <main+0xe4>)
  403d4a:	4798      	blx	r3
	//safe_mode_recovery();
	
	configure_i2s(); // microphone configuration
  403d4c:	4b19      	ldr	r3, [pc, #100]	; (403db4 <main+0xe8>)
  403d4e:	4798      	blx	r3
	
	configure_websocket();
  403d50:	4b19      	ldr	r3, [pc, #100]	; (403db8 <main+0xec>)
  403d52:	4798      	blx	r3
	
	start_i2s_capture();	
  403d54:	4b19      	ldr	r3, [pc, #100]	; (403dbc <main+0xf0>)
  403d56:	4798      	blx	r3
	while(1) {
		if(wifi_setup_flag) {	// if the user pressed the wifi setup button, 
  403d58:	4b19      	ldr	r3, [pc, #100]	; (403dc0 <main+0xf4>)
  403d5a:	681b      	ldr	r3, [r3, #0]
  403d5c:	2b00      	cmp	r3, #0
  403d5e:	d001      	beq.n	403d64 <main+0x98>
			setup_wifi();		// the wifi chip tries to reassociate to a new network
  403d60:	4b18      	ldr	r3, [pc, #96]	; (403dc4 <main+0xf8>)
  403d62:	4798      	blx	r3
		}
		
		start_capture();		// captures image to internal memory. Owned by camera but sends audio data
  403d64:	4b18      	ldr	r3, [pc, #96]	; (403dc8 <main+0xfc>)
  403d66:	4798      	blx	r3
		im_length = find_image_len();
  403d68:	4b18      	ldr	r3, [pc, #96]	; (403dcc <main+0x100>)
  403d6a:	4798      	blx	r3
  403d6c:	6038      	str	r0, [r7, #0]
		if(im_length) {
  403d6e:	683b      	ldr	r3, [r7, #0]
  403d70:	2b00      	cmp	r3, #0
  403d72:	d0f1      	beq.n	403d58 <main+0x8c>
			send_image(start_of_image_ptr, im_length);
  403d74:	4b16      	ldr	r3, [pc, #88]	; (403dd0 <main+0x104>)
  403d76:	681b      	ldr	r3, [r3, #0]
  403d78:	6839      	ldr	r1, [r7, #0]
  403d7a:	4618      	mov	r0, r3
  403d7c:	4b15      	ldr	r3, [pc, #84]	; (403dd4 <main+0x108>)
  403d7e:	4798      	blx	r3
		if(wifi_setup_flag) {	// if the user pressed the wifi setup button, 
  403d80:	e7ea      	b.n	403d58 <main+0x8c>
  403d82:	bf00      	nop
  403d84:	00402bd5 	.word	0x00402bd5
  403d88:	004036ed 	.word	0x004036ed
  403d8c:	00401c3d 	.word	0x00401c3d
  403d90:	40010000 	.word	0x40010000
  403d94:	0040041d 	.word	0x0040041d
  403d98:	004020ad 	.word	0x004020ad
  403d9c:	00401401 	.word	0x00401401
  403da0:	00403c61 	.word	0x00403c61
  403da4:	00403c4d 	.word	0x00403c4d
  403da8:	00403dd9 	.word	0x00403dd9
  403dac:	20000001 	.word	0x20000001
  403db0:	004020dd 	.word	0x004020dd
  403db4:	004007b1 	.word	0x004007b1
  403db8:	00402155 	.word	0x00402155
  403dbc:	004006f9 	.word	0x004006f9
  403dc0:	2000d588 	.word	0x2000d588
  403dc4:	00402081 	.word	0x00402081
  403dc8:	004014f5 	.word	0x004014f5
  403dcc:	00401585 	.word	0x00401585
  403dd0:	2000d580 	.word	0x2000d580
  403dd4:	00402305 	.word	0x00402305

00403dd8 <__aeabi_uldivmod>:
  403dd8:	b953      	cbnz	r3, 403df0 <__aeabi_uldivmod+0x18>
  403dda:	b94a      	cbnz	r2, 403df0 <__aeabi_uldivmod+0x18>
  403ddc:	2900      	cmp	r1, #0
  403dde:	bf08      	it	eq
  403de0:	2800      	cmpeq	r0, #0
  403de2:	bf1c      	itt	ne
  403de4:	f04f 31ff 	movne.w	r1, #4294967295
  403de8:	f04f 30ff 	movne.w	r0, #4294967295
  403dec:	f000 b97a 	b.w	4040e4 <__aeabi_idiv0>
  403df0:	f1ad 0c08 	sub.w	ip, sp, #8
  403df4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403df8:	f000 f806 	bl	403e08 <__udivmoddi4>
  403dfc:	f8dd e004 	ldr.w	lr, [sp, #4]
  403e00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e04:	b004      	add	sp, #16
  403e06:	4770      	bx	lr

00403e08 <__udivmoddi4>:
  403e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e0c:	468c      	mov	ip, r1
  403e0e:	460d      	mov	r5, r1
  403e10:	4604      	mov	r4, r0
  403e12:	9e08      	ldr	r6, [sp, #32]
  403e14:	2b00      	cmp	r3, #0
  403e16:	d151      	bne.n	403ebc <__udivmoddi4+0xb4>
  403e18:	428a      	cmp	r2, r1
  403e1a:	4617      	mov	r7, r2
  403e1c:	d96d      	bls.n	403efa <__udivmoddi4+0xf2>
  403e1e:	fab2 fe82 	clz	lr, r2
  403e22:	f1be 0f00 	cmp.w	lr, #0
  403e26:	d00b      	beq.n	403e40 <__udivmoddi4+0x38>
  403e28:	f1ce 0c20 	rsb	ip, lr, #32
  403e2c:	fa01 f50e 	lsl.w	r5, r1, lr
  403e30:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e34:	fa02 f70e 	lsl.w	r7, r2, lr
  403e38:	ea4c 0c05 	orr.w	ip, ip, r5
  403e3c:	fa00 f40e 	lsl.w	r4, r0, lr
  403e40:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403e44:	0c25      	lsrs	r5, r4, #16
  403e46:	fbbc f8fa 	udiv	r8, ip, sl
  403e4a:	fa1f f987 	uxth.w	r9, r7
  403e4e:	fb0a cc18 	mls	ip, sl, r8, ip
  403e52:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403e56:	fb08 f309 	mul.w	r3, r8, r9
  403e5a:	42ab      	cmp	r3, r5
  403e5c:	d90a      	bls.n	403e74 <__udivmoddi4+0x6c>
  403e5e:	19ed      	adds	r5, r5, r7
  403e60:	f108 32ff 	add.w	r2, r8, #4294967295
  403e64:	f080 8123 	bcs.w	4040ae <__udivmoddi4+0x2a6>
  403e68:	42ab      	cmp	r3, r5
  403e6a:	f240 8120 	bls.w	4040ae <__udivmoddi4+0x2a6>
  403e6e:	f1a8 0802 	sub.w	r8, r8, #2
  403e72:	443d      	add	r5, r7
  403e74:	1aed      	subs	r5, r5, r3
  403e76:	b2a4      	uxth	r4, r4
  403e78:	fbb5 f0fa 	udiv	r0, r5, sl
  403e7c:	fb0a 5510 	mls	r5, sl, r0, r5
  403e80:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403e84:	fb00 f909 	mul.w	r9, r0, r9
  403e88:	45a1      	cmp	r9, r4
  403e8a:	d909      	bls.n	403ea0 <__udivmoddi4+0x98>
  403e8c:	19e4      	adds	r4, r4, r7
  403e8e:	f100 33ff 	add.w	r3, r0, #4294967295
  403e92:	f080 810a 	bcs.w	4040aa <__udivmoddi4+0x2a2>
  403e96:	45a1      	cmp	r9, r4
  403e98:	f240 8107 	bls.w	4040aa <__udivmoddi4+0x2a2>
  403e9c:	3802      	subs	r0, #2
  403e9e:	443c      	add	r4, r7
  403ea0:	eba4 0409 	sub.w	r4, r4, r9
  403ea4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ea8:	2100      	movs	r1, #0
  403eaa:	2e00      	cmp	r6, #0
  403eac:	d061      	beq.n	403f72 <__udivmoddi4+0x16a>
  403eae:	fa24 f40e 	lsr.w	r4, r4, lr
  403eb2:	2300      	movs	r3, #0
  403eb4:	6034      	str	r4, [r6, #0]
  403eb6:	6073      	str	r3, [r6, #4]
  403eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ebc:	428b      	cmp	r3, r1
  403ebe:	d907      	bls.n	403ed0 <__udivmoddi4+0xc8>
  403ec0:	2e00      	cmp	r6, #0
  403ec2:	d054      	beq.n	403f6e <__udivmoddi4+0x166>
  403ec4:	2100      	movs	r1, #0
  403ec6:	e886 0021 	stmia.w	r6, {r0, r5}
  403eca:	4608      	mov	r0, r1
  403ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ed0:	fab3 f183 	clz	r1, r3
  403ed4:	2900      	cmp	r1, #0
  403ed6:	f040 808e 	bne.w	403ff6 <__udivmoddi4+0x1ee>
  403eda:	42ab      	cmp	r3, r5
  403edc:	d302      	bcc.n	403ee4 <__udivmoddi4+0xdc>
  403ede:	4282      	cmp	r2, r0
  403ee0:	f200 80fa 	bhi.w	4040d8 <__udivmoddi4+0x2d0>
  403ee4:	1a84      	subs	r4, r0, r2
  403ee6:	eb65 0503 	sbc.w	r5, r5, r3
  403eea:	2001      	movs	r0, #1
  403eec:	46ac      	mov	ip, r5
  403eee:	2e00      	cmp	r6, #0
  403ef0:	d03f      	beq.n	403f72 <__udivmoddi4+0x16a>
  403ef2:	e886 1010 	stmia.w	r6, {r4, ip}
  403ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403efa:	b912      	cbnz	r2, 403f02 <__udivmoddi4+0xfa>
  403efc:	2701      	movs	r7, #1
  403efe:	fbb7 f7f2 	udiv	r7, r7, r2
  403f02:	fab7 fe87 	clz	lr, r7
  403f06:	f1be 0f00 	cmp.w	lr, #0
  403f0a:	d134      	bne.n	403f76 <__udivmoddi4+0x16e>
  403f0c:	1beb      	subs	r3, r5, r7
  403f0e:	0c3a      	lsrs	r2, r7, #16
  403f10:	fa1f fc87 	uxth.w	ip, r7
  403f14:	2101      	movs	r1, #1
  403f16:	fbb3 f8f2 	udiv	r8, r3, r2
  403f1a:	0c25      	lsrs	r5, r4, #16
  403f1c:	fb02 3318 	mls	r3, r2, r8, r3
  403f20:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403f24:	fb0c f308 	mul.w	r3, ip, r8
  403f28:	42ab      	cmp	r3, r5
  403f2a:	d907      	bls.n	403f3c <__udivmoddi4+0x134>
  403f2c:	19ed      	adds	r5, r5, r7
  403f2e:	f108 30ff 	add.w	r0, r8, #4294967295
  403f32:	d202      	bcs.n	403f3a <__udivmoddi4+0x132>
  403f34:	42ab      	cmp	r3, r5
  403f36:	f200 80d1 	bhi.w	4040dc <__udivmoddi4+0x2d4>
  403f3a:	4680      	mov	r8, r0
  403f3c:	1aed      	subs	r5, r5, r3
  403f3e:	b2a3      	uxth	r3, r4
  403f40:	fbb5 f0f2 	udiv	r0, r5, r2
  403f44:	fb02 5510 	mls	r5, r2, r0, r5
  403f48:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403f4c:	fb0c fc00 	mul.w	ip, ip, r0
  403f50:	45a4      	cmp	ip, r4
  403f52:	d907      	bls.n	403f64 <__udivmoddi4+0x15c>
  403f54:	19e4      	adds	r4, r4, r7
  403f56:	f100 33ff 	add.w	r3, r0, #4294967295
  403f5a:	d202      	bcs.n	403f62 <__udivmoddi4+0x15a>
  403f5c:	45a4      	cmp	ip, r4
  403f5e:	f200 80b8 	bhi.w	4040d2 <__udivmoddi4+0x2ca>
  403f62:	4618      	mov	r0, r3
  403f64:	eba4 040c 	sub.w	r4, r4, ip
  403f68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403f6c:	e79d      	b.n	403eaa <__udivmoddi4+0xa2>
  403f6e:	4631      	mov	r1, r6
  403f70:	4630      	mov	r0, r6
  403f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f76:	f1ce 0420 	rsb	r4, lr, #32
  403f7a:	fa05 f30e 	lsl.w	r3, r5, lr
  403f7e:	fa07 f70e 	lsl.w	r7, r7, lr
  403f82:	fa20 f804 	lsr.w	r8, r0, r4
  403f86:	0c3a      	lsrs	r2, r7, #16
  403f88:	fa25 f404 	lsr.w	r4, r5, r4
  403f8c:	ea48 0803 	orr.w	r8, r8, r3
  403f90:	fbb4 f1f2 	udiv	r1, r4, r2
  403f94:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403f98:	fb02 4411 	mls	r4, r2, r1, r4
  403f9c:	fa1f fc87 	uxth.w	ip, r7
  403fa0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403fa4:	fb01 f30c 	mul.w	r3, r1, ip
  403fa8:	42ab      	cmp	r3, r5
  403faa:	fa00 f40e 	lsl.w	r4, r0, lr
  403fae:	d909      	bls.n	403fc4 <__udivmoddi4+0x1bc>
  403fb0:	19ed      	adds	r5, r5, r7
  403fb2:	f101 30ff 	add.w	r0, r1, #4294967295
  403fb6:	f080 808a 	bcs.w	4040ce <__udivmoddi4+0x2c6>
  403fba:	42ab      	cmp	r3, r5
  403fbc:	f240 8087 	bls.w	4040ce <__udivmoddi4+0x2c6>
  403fc0:	3902      	subs	r1, #2
  403fc2:	443d      	add	r5, r7
  403fc4:	1aeb      	subs	r3, r5, r3
  403fc6:	fa1f f588 	uxth.w	r5, r8
  403fca:	fbb3 f0f2 	udiv	r0, r3, r2
  403fce:	fb02 3310 	mls	r3, r2, r0, r3
  403fd2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403fd6:	fb00 f30c 	mul.w	r3, r0, ip
  403fda:	42ab      	cmp	r3, r5
  403fdc:	d907      	bls.n	403fee <__udivmoddi4+0x1e6>
  403fde:	19ed      	adds	r5, r5, r7
  403fe0:	f100 38ff 	add.w	r8, r0, #4294967295
  403fe4:	d26f      	bcs.n	4040c6 <__udivmoddi4+0x2be>
  403fe6:	42ab      	cmp	r3, r5
  403fe8:	d96d      	bls.n	4040c6 <__udivmoddi4+0x2be>
  403fea:	3802      	subs	r0, #2
  403fec:	443d      	add	r5, r7
  403fee:	1aeb      	subs	r3, r5, r3
  403ff0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403ff4:	e78f      	b.n	403f16 <__udivmoddi4+0x10e>
  403ff6:	f1c1 0720 	rsb	r7, r1, #32
  403ffa:	fa22 f807 	lsr.w	r8, r2, r7
  403ffe:	408b      	lsls	r3, r1
  404000:	fa05 f401 	lsl.w	r4, r5, r1
  404004:	ea48 0303 	orr.w	r3, r8, r3
  404008:	fa20 fe07 	lsr.w	lr, r0, r7
  40400c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404010:	40fd      	lsrs	r5, r7
  404012:	ea4e 0e04 	orr.w	lr, lr, r4
  404016:	fbb5 f9fc 	udiv	r9, r5, ip
  40401a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40401e:	fb0c 5519 	mls	r5, ip, r9, r5
  404022:	fa1f f883 	uxth.w	r8, r3
  404026:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40402a:	fb09 f408 	mul.w	r4, r9, r8
  40402e:	42ac      	cmp	r4, r5
  404030:	fa02 f201 	lsl.w	r2, r2, r1
  404034:	fa00 fa01 	lsl.w	sl, r0, r1
  404038:	d908      	bls.n	40404c <__udivmoddi4+0x244>
  40403a:	18ed      	adds	r5, r5, r3
  40403c:	f109 30ff 	add.w	r0, r9, #4294967295
  404040:	d243      	bcs.n	4040ca <__udivmoddi4+0x2c2>
  404042:	42ac      	cmp	r4, r5
  404044:	d941      	bls.n	4040ca <__udivmoddi4+0x2c2>
  404046:	f1a9 0902 	sub.w	r9, r9, #2
  40404a:	441d      	add	r5, r3
  40404c:	1b2d      	subs	r5, r5, r4
  40404e:	fa1f fe8e 	uxth.w	lr, lr
  404052:	fbb5 f0fc 	udiv	r0, r5, ip
  404056:	fb0c 5510 	mls	r5, ip, r0, r5
  40405a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40405e:	fb00 f808 	mul.w	r8, r0, r8
  404062:	45a0      	cmp	r8, r4
  404064:	d907      	bls.n	404076 <__udivmoddi4+0x26e>
  404066:	18e4      	adds	r4, r4, r3
  404068:	f100 35ff 	add.w	r5, r0, #4294967295
  40406c:	d229      	bcs.n	4040c2 <__udivmoddi4+0x2ba>
  40406e:	45a0      	cmp	r8, r4
  404070:	d927      	bls.n	4040c2 <__udivmoddi4+0x2ba>
  404072:	3802      	subs	r0, #2
  404074:	441c      	add	r4, r3
  404076:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40407a:	eba4 0408 	sub.w	r4, r4, r8
  40407e:	fba0 8902 	umull	r8, r9, r0, r2
  404082:	454c      	cmp	r4, r9
  404084:	46c6      	mov	lr, r8
  404086:	464d      	mov	r5, r9
  404088:	d315      	bcc.n	4040b6 <__udivmoddi4+0x2ae>
  40408a:	d012      	beq.n	4040b2 <__udivmoddi4+0x2aa>
  40408c:	b156      	cbz	r6, 4040a4 <__udivmoddi4+0x29c>
  40408e:	ebba 030e 	subs.w	r3, sl, lr
  404092:	eb64 0405 	sbc.w	r4, r4, r5
  404096:	fa04 f707 	lsl.w	r7, r4, r7
  40409a:	40cb      	lsrs	r3, r1
  40409c:	431f      	orrs	r7, r3
  40409e:	40cc      	lsrs	r4, r1
  4040a0:	6037      	str	r7, [r6, #0]
  4040a2:	6074      	str	r4, [r6, #4]
  4040a4:	2100      	movs	r1, #0
  4040a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040aa:	4618      	mov	r0, r3
  4040ac:	e6f8      	b.n	403ea0 <__udivmoddi4+0x98>
  4040ae:	4690      	mov	r8, r2
  4040b0:	e6e0      	b.n	403e74 <__udivmoddi4+0x6c>
  4040b2:	45c2      	cmp	sl, r8
  4040b4:	d2ea      	bcs.n	40408c <__udivmoddi4+0x284>
  4040b6:	ebb8 0e02 	subs.w	lr, r8, r2
  4040ba:	eb69 0503 	sbc.w	r5, r9, r3
  4040be:	3801      	subs	r0, #1
  4040c0:	e7e4      	b.n	40408c <__udivmoddi4+0x284>
  4040c2:	4628      	mov	r0, r5
  4040c4:	e7d7      	b.n	404076 <__udivmoddi4+0x26e>
  4040c6:	4640      	mov	r0, r8
  4040c8:	e791      	b.n	403fee <__udivmoddi4+0x1e6>
  4040ca:	4681      	mov	r9, r0
  4040cc:	e7be      	b.n	40404c <__udivmoddi4+0x244>
  4040ce:	4601      	mov	r1, r0
  4040d0:	e778      	b.n	403fc4 <__udivmoddi4+0x1bc>
  4040d2:	3802      	subs	r0, #2
  4040d4:	443c      	add	r4, r7
  4040d6:	e745      	b.n	403f64 <__udivmoddi4+0x15c>
  4040d8:	4608      	mov	r0, r1
  4040da:	e708      	b.n	403eee <__udivmoddi4+0xe6>
  4040dc:	f1a8 0802 	sub.w	r8, r8, #2
  4040e0:	443d      	add	r5, r7
  4040e2:	e72b      	b.n	403f3c <__udivmoddi4+0x134>

004040e4 <__aeabi_idiv0>:
  4040e4:	4770      	bx	lr
  4040e6:	bf00      	nop

004040e8 <__libc_init_array>:
  4040e8:	b570      	push	{r4, r5, r6, lr}
  4040ea:	4e0f      	ldr	r6, [pc, #60]	; (404128 <__libc_init_array+0x40>)
  4040ec:	4d0f      	ldr	r5, [pc, #60]	; (40412c <__libc_init_array+0x44>)
  4040ee:	1b76      	subs	r6, r6, r5
  4040f0:	10b6      	asrs	r6, r6, #2
  4040f2:	bf18      	it	ne
  4040f4:	2400      	movne	r4, #0
  4040f6:	d005      	beq.n	404104 <__libc_init_array+0x1c>
  4040f8:	3401      	adds	r4, #1
  4040fa:	f855 3b04 	ldr.w	r3, [r5], #4
  4040fe:	4798      	blx	r3
  404100:	42a6      	cmp	r6, r4
  404102:	d1f9      	bne.n	4040f8 <__libc_init_array+0x10>
  404104:	4e0a      	ldr	r6, [pc, #40]	; (404130 <__libc_init_array+0x48>)
  404106:	4d0b      	ldr	r5, [pc, #44]	; (404134 <__libc_init_array+0x4c>)
  404108:	1b76      	subs	r6, r6, r5
  40410a:	f005 fdd5 	bl	409cb8 <_init>
  40410e:	10b6      	asrs	r6, r6, #2
  404110:	bf18      	it	ne
  404112:	2400      	movne	r4, #0
  404114:	d006      	beq.n	404124 <__libc_init_array+0x3c>
  404116:	3401      	adds	r4, #1
  404118:	f855 3b04 	ldr.w	r3, [r5], #4
  40411c:	4798      	blx	r3
  40411e:	42a6      	cmp	r6, r4
  404120:	d1f9      	bne.n	404116 <__libc_init_array+0x2e>
  404122:	bd70      	pop	{r4, r5, r6, pc}
  404124:	bd70      	pop	{r4, r5, r6, pc}
  404126:	bf00      	nop
  404128:	00409cc4 	.word	0x00409cc4
  40412c:	00409cc4 	.word	0x00409cc4
  404130:	00409ccc 	.word	0x00409ccc
  404134:	00409cc4 	.word	0x00409cc4

00404138 <memset>:
  404138:	b470      	push	{r4, r5, r6}
  40413a:	0786      	lsls	r6, r0, #30
  40413c:	d046      	beq.n	4041cc <memset+0x94>
  40413e:	1e54      	subs	r4, r2, #1
  404140:	2a00      	cmp	r2, #0
  404142:	d041      	beq.n	4041c8 <memset+0x90>
  404144:	b2ca      	uxtb	r2, r1
  404146:	4603      	mov	r3, r0
  404148:	e002      	b.n	404150 <memset+0x18>
  40414a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40414e:	d33b      	bcc.n	4041c8 <memset+0x90>
  404150:	f803 2b01 	strb.w	r2, [r3], #1
  404154:	079d      	lsls	r5, r3, #30
  404156:	d1f8      	bne.n	40414a <memset+0x12>
  404158:	2c03      	cmp	r4, #3
  40415a:	d92e      	bls.n	4041ba <memset+0x82>
  40415c:	b2cd      	uxtb	r5, r1
  40415e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404162:	2c0f      	cmp	r4, #15
  404164:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404168:	d919      	bls.n	40419e <memset+0x66>
  40416a:	f103 0210 	add.w	r2, r3, #16
  40416e:	4626      	mov	r6, r4
  404170:	3e10      	subs	r6, #16
  404172:	2e0f      	cmp	r6, #15
  404174:	f842 5c10 	str.w	r5, [r2, #-16]
  404178:	f842 5c0c 	str.w	r5, [r2, #-12]
  40417c:	f842 5c08 	str.w	r5, [r2, #-8]
  404180:	f842 5c04 	str.w	r5, [r2, #-4]
  404184:	f102 0210 	add.w	r2, r2, #16
  404188:	d8f2      	bhi.n	404170 <memset+0x38>
  40418a:	f1a4 0210 	sub.w	r2, r4, #16
  40418e:	f022 020f 	bic.w	r2, r2, #15
  404192:	f004 040f 	and.w	r4, r4, #15
  404196:	3210      	adds	r2, #16
  404198:	2c03      	cmp	r4, #3
  40419a:	4413      	add	r3, r2
  40419c:	d90d      	bls.n	4041ba <memset+0x82>
  40419e:	461e      	mov	r6, r3
  4041a0:	4622      	mov	r2, r4
  4041a2:	3a04      	subs	r2, #4
  4041a4:	2a03      	cmp	r2, #3
  4041a6:	f846 5b04 	str.w	r5, [r6], #4
  4041aa:	d8fa      	bhi.n	4041a2 <memset+0x6a>
  4041ac:	1f22      	subs	r2, r4, #4
  4041ae:	f022 0203 	bic.w	r2, r2, #3
  4041b2:	3204      	adds	r2, #4
  4041b4:	4413      	add	r3, r2
  4041b6:	f004 0403 	and.w	r4, r4, #3
  4041ba:	b12c      	cbz	r4, 4041c8 <memset+0x90>
  4041bc:	b2c9      	uxtb	r1, r1
  4041be:	441c      	add	r4, r3
  4041c0:	f803 1b01 	strb.w	r1, [r3], #1
  4041c4:	429c      	cmp	r4, r3
  4041c6:	d1fb      	bne.n	4041c0 <memset+0x88>
  4041c8:	bc70      	pop	{r4, r5, r6}
  4041ca:	4770      	bx	lr
  4041cc:	4614      	mov	r4, r2
  4041ce:	4603      	mov	r3, r0
  4041d0:	e7c2      	b.n	404158 <memset+0x20>
  4041d2:	bf00      	nop

004041d4 <sprintf>:
  4041d4:	b40e      	push	{r1, r2, r3}
  4041d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4041d8:	b09c      	sub	sp, #112	; 0x70
  4041da:	ab21      	add	r3, sp, #132	; 0x84
  4041dc:	490f      	ldr	r1, [pc, #60]	; (40421c <sprintf+0x48>)
  4041de:	f853 2b04 	ldr.w	r2, [r3], #4
  4041e2:	9301      	str	r3, [sp, #4]
  4041e4:	4605      	mov	r5, r0
  4041e6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4041ea:	6808      	ldr	r0, [r1, #0]
  4041ec:	9502      	str	r5, [sp, #8]
  4041ee:	f44f 7702 	mov.w	r7, #520	; 0x208
  4041f2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4041f6:	a902      	add	r1, sp, #8
  4041f8:	9506      	str	r5, [sp, #24]
  4041fa:	f8ad 7014 	strh.w	r7, [sp, #20]
  4041fe:	9404      	str	r4, [sp, #16]
  404200:	9407      	str	r4, [sp, #28]
  404202:	f8ad 6016 	strh.w	r6, [sp, #22]
  404206:	f000 faed 	bl	4047e4 <_svfprintf_r>
  40420a:	9b02      	ldr	r3, [sp, #8]
  40420c:	2200      	movs	r2, #0
  40420e:	701a      	strb	r2, [r3, #0]
  404210:	b01c      	add	sp, #112	; 0x70
  404212:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404216:	b003      	add	sp, #12
  404218:	4770      	bx	lr
  40421a:	bf00      	nop
  40421c:	20000014 	.word	0x20000014
	...

00404240 <strlen>:
  404240:	f890 f000 	pld	[r0]
  404244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404248:	f020 0107 	bic.w	r1, r0, #7
  40424c:	f06f 0c00 	mvn.w	ip, #0
  404250:	f010 0407 	ands.w	r4, r0, #7
  404254:	f891 f020 	pld	[r1, #32]
  404258:	f040 8049 	bne.w	4042ee <strlen+0xae>
  40425c:	f04f 0400 	mov.w	r4, #0
  404260:	f06f 0007 	mvn.w	r0, #7
  404264:	e9d1 2300 	ldrd	r2, r3, [r1]
  404268:	f891 f040 	pld	[r1, #64]	; 0x40
  40426c:	f100 0008 	add.w	r0, r0, #8
  404270:	fa82 f24c 	uadd8	r2, r2, ip
  404274:	faa4 f28c 	sel	r2, r4, ip
  404278:	fa83 f34c 	uadd8	r3, r3, ip
  40427c:	faa2 f38c 	sel	r3, r2, ip
  404280:	bb4b      	cbnz	r3, 4042d6 <strlen+0x96>
  404282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404286:	fa82 f24c 	uadd8	r2, r2, ip
  40428a:	f100 0008 	add.w	r0, r0, #8
  40428e:	faa4 f28c 	sel	r2, r4, ip
  404292:	fa83 f34c 	uadd8	r3, r3, ip
  404296:	faa2 f38c 	sel	r3, r2, ip
  40429a:	b9e3      	cbnz	r3, 4042d6 <strlen+0x96>
  40429c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4042a0:	fa82 f24c 	uadd8	r2, r2, ip
  4042a4:	f100 0008 	add.w	r0, r0, #8
  4042a8:	faa4 f28c 	sel	r2, r4, ip
  4042ac:	fa83 f34c 	uadd8	r3, r3, ip
  4042b0:	faa2 f38c 	sel	r3, r2, ip
  4042b4:	b97b      	cbnz	r3, 4042d6 <strlen+0x96>
  4042b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4042ba:	f101 0120 	add.w	r1, r1, #32
  4042be:	fa82 f24c 	uadd8	r2, r2, ip
  4042c2:	f100 0008 	add.w	r0, r0, #8
  4042c6:	faa4 f28c 	sel	r2, r4, ip
  4042ca:	fa83 f34c 	uadd8	r3, r3, ip
  4042ce:	faa2 f38c 	sel	r3, r2, ip
  4042d2:	2b00      	cmp	r3, #0
  4042d4:	d0c6      	beq.n	404264 <strlen+0x24>
  4042d6:	2a00      	cmp	r2, #0
  4042d8:	bf04      	itt	eq
  4042da:	3004      	addeq	r0, #4
  4042dc:	461a      	moveq	r2, r3
  4042de:	ba12      	rev	r2, r2
  4042e0:	fab2 f282 	clz	r2, r2
  4042e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4042e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4042ec:	4770      	bx	lr
  4042ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4042f2:	f004 0503 	and.w	r5, r4, #3
  4042f6:	f1c4 0000 	rsb	r0, r4, #0
  4042fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4042fe:	f014 0f04 	tst.w	r4, #4
  404302:	f891 f040 	pld	[r1, #64]	; 0x40
  404306:	fa0c f505 	lsl.w	r5, ip, r5
  40430a:	ea62 0205 	orn	r2, r2, r5
  40430e:	bf1c      	itt	ne
  404310:	ea63 0305 	ornne	r3, r3, r5
  404314:	4662      	movne	r2, ip
  404316:	f04f 0400 	mov.w	r4, #0
  40431a:	e7a9      	b.n	404270 <strlen+0x30>

0040431c <critical_factorization>:
  40431c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404320:	f04f 0e01 	mov.w	lr, #1
  404324:	4674      	mov	r4, lr
  404326:	2500      	movs	r5, #0
  404328:	f04f 36ff 	mov.w	r6, #4294967295
  40432c:	192b      	adds	r3, r5, r4
  40432e:	428b      	cmp	r3, r1
  404330:	eb00 0706 	add.w	r7, r0, r6
  404334:	d20d      	bcs.n	404352 <critical_factorization+0x36>
  404336:	5d3f      	ldrb	r7, [r7, r4]
  404338:	f810 c003 	ldrb.w	ip, [r0, r3]
  40433c:	45bc      	cmp	ip, r7
  40433e:	d22d      	bcs.n	40439c <critical_factorization+0x80>
  404340:	461d      	mov	r5, r3
  404342:	2401      	movs	r4, #1
  404344:	eba3 0e06 	sub.w	lr, r3, r6
  404348:	192b      	adds	r3, r5, r4
  40434a:	428b      	cmp	r3, r1
  40434c:	eb00 0706 	add.w	r7, r0, r6
  404350:	d3f1      	bcc.n	404336 <critical_factorization+0x1a>
  404352:	f04f 0801 	mov.w	r8, #1
  404356:	f8c2 e000 	str.w	lr, [r2]
  40435a:	4644      	mov	r4, r8
  40435c:	2500      	movs	r5, #0
  40435e:	f04f 37ff 	mov.w	r7, #4294967295
  404362:	192b      	adds	r3, r5, r4
  404364:	4299      	cmp	r1, r3
  404366:	eb00 0e07 	add.w	lr, r0, r7
  40436a:	d90e      	bls.n	40438a <critical_factorization+0x6e>
  40436c:	f81e e004 	ldrb.w	lr, [lr, r4]
  404370:	f810 c003 	ldrb.w	ip, [r0, r3]
  404374:	45f4      	cmp	ip, lr
  404376:	d918      	bls.n	4043aa <critical_factorization+0x8e>
  404378:	461d      	mov	r5, r3
  40437a:	2401      	movs	r4, #1
  40437c:	eba3 0807 	sub.w	r8, r3, r7
  404380:	192b      	adds	r3, r5, r4
  404382:	4299      	cmp	r1, r3
  404384:	eb00 0e07 	add.w	lr, r0, r7
  404388:	d8f0      	bhi.n	40436c <critical_factorization+0x50>
  40438a:	3701      	adds	r7, #1
  40438c:	1c70      	adds	r0, r6, #1
  40438e:	4287      	cmp	r7, r0
  404390:	bf24      	itt	cs
  404392:	f8c2 8000 	strcs.w	r8, [r2]
  404396:	4638      	movcs	r0, r7
  404398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40439c:	d00c      	beq.n	4043b8 <critical_factorization+0x9c>
  40439e:	f04f 0e01 	mov.w	lr, #1
  4043a2:	462e      	mov	r6, r5
  4043a4:	4674      	mov	r4, lr
  4043a6:	4475      	add	r5, lr
  4043a8:	e7c0      	b.n	40432c <critical_factorization+0x10>
  4043aa:	d00b      	beq.n	4043c4 <critical_factorization+0xa8>
  4043ac:	f04f 0801 	mov.w	r8, #1
  4043b0:	462f      	mov	r7, r5
  4043b2:	4644      	mov	r4, r8
  4043b4:	4445      	add	r5, r8
  4043b6:	e7d4      	b.n	404362 <critical_factorization+0x46>
  4043b8:	4574      	cmp	r4, lr
  4043ba:	bf12      	itee	ne
  4043bc:	3401      	addne	r4, #1
  4043be:	461d      	moveq	r5, r3
  4043c0:	2401      	moveq	r4, #1
  4043c2:	e7b3      	b.n	40432c <critical_factorization+0x10>
  4043c4:	4544      	cmp	r4, r8
  4043c6:	bf12      	itee	ne
  4043c8:	3401      	addne	r4, #1
  4043ca:	461d      	moveq	r5, r3
  4043cc:	2401      	moveq	r4, #1
  4043ce:	e7c8      	b.n	404362 <critical_factorization+0x46>

004043d0 <two_way_long_needle>:
  4043d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043d4:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  4043d8:	4616      	mov	r6, r2
  4043da:	4605      	mov	r5, r0
  4043dc:	468b      	mov	fp, r1
  4043de:	4610      	mov	r0, r2
  4043e0:	4619      	mov	r1, r3
  4043e2:	aa03      	add	r2, sp, #12
  4043e4:	461c      	mov	r4, r3
  4043e6:	f7ff ff99 	bl	40431c <critical_factorization>
  4043ea:	ab03      	add	r3, sp, #12
  4043ec:	4681      	mov	r9, r0
  4043ee:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  4043f2:	f843 4f04 	str.w	r4, [r3, #4]!
  4043f6:	4293      	cmp	r3, r2
  4043f8:	d1fb      	bne.n	4043f2 <two_way_long_needle+0x22>
  4043fa:	b14c      	cbz	r4, 404410 <two_way_long_needle+0x40>
  4043fc:	1e63      	subs	r3, r4, #1
  4043fe:	1e72      	subs	r2, r6, #1
  404400:	a804      	add	r0, sp, #16
  404402:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  404406:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  40440a:	f113 33ff 	adds.w	r3, r3, #4294967295
  40440e:	d2f8      	bcs.n	404402 <two_way_long_needle+0x32>
  404410:	9903      	ldr	r1, [sp, #12]
  404412:	464a      	mov	r2, r9
  404414:	4431      	add	r1, r6
  404416:	4630      	mov	r0, r6
  404418:	f003 f852 	bl	4074c0 <memcmp>
  40441c:	2800      	cmp	r0, #0
  40441e:	d16f      	bne.n	404500 <two_way_long_needle+0x130>
  404420:	f109 33ff 	add.w	r3, r9, #4294967295
  404424:	9300      	str	r3, [sp, #0]
  404426:	18f3      	adds	r3, r6, r3
  404428:	4682      	mov	sl, r0
  40442a:	9301      	str	r3, [sp, #4]
  40442c:	4623      	mov	r3, r4
  40442e:	4680      	mov	r8, r0
  404430:	4654      	mov	r4, sl
  404432:	4658      	mov	r0, fp
  404434:	469a      	mov	sl, r3
  404436:	eb08 070a 	add.w	r7, r8, sl
  40443a:	1a3a      	subs	r2, r7, r0
  40443c:	2100      	movs	r1, #0
  40443e:	4428      	add	r0, r5
  404440:	f002 ffee 	bl	407420 <memchr>
  404444:	2800      	cmp	r0, #0
  404446:	d156      	bne.n	4044f6 <two_way_long_needle+0x126>
  404448:	2f00      	cmp	r7, #0
  40444a:	d054      	beq.n	4044f6 <two_way_long_needle+0x126>
  40444c:	19eb      	adds	r3, r5, r7
  40444e:	aa04      	add	r2, sp, #16
  404450:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  404454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404458:	b14b      	cbz	r3, 40446e <two_way_long_needle+0x9e>
  40445a:	b124      	cbz	r4, 404466 <two_way_long_needle+0x96>
  40445c:	9a03      	ldr	r2, [sp, #12]
  40445e:	4293      	cmp	r3, r2
  404460:	d201      	bcs.n	404466 <two_way_long_needle+0x96>
  404462:	ebaa 0302 	sub.w	r3, sl, r2
  404466:	4498      	add	r8, r3
  404468:	2400      	movs	r4, #0
  40446a:	4638      	mov	r0, r7
  40446c:	e7e3      	b.n	404436 <two_way_long_needle+0x66>
  40446e:	454c      	cmp	r4, r9
  404470:	4623      	mov	r3, r4
  404472:	f10a 3eff 	add.w	lr, sl, #4294967295
  404476:	bf38      	it	cc
  404478:	464b      	movcc	r3, r9
  40447a:	4573      	cmp	r3, lr
  40447c:	d213      	bcs.n	4044a6 <two_way_long_needle+0xd6>
  40447e:	eb08 0203 	add.w	r2, r8, r3
  404482:	f816 c003 	ldrb.w	ip, [r6, r3]
  404486:	5ca8      	ldrb	r0, [r5, r2]
  404488:	4584      	cmp	ip, r0
  40448a:	442a      	add	r2, r5
  40448c:	eb06 0103 	add.w	r1, r6, r3
  404490:	d006      	beq.n	4044a0 <two_way_long_needle+0xd0>
  404492:	e02c      	b.n	4044ee <two_way_long_needle+0x11e>
  404494:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  404498:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40449c:	4584      	cmp	ip, r0
  40449e:	d126      	bne.n	4044ee <two_way_long_needle+0x11e>
  4044a0:	3301      	adds	r3, #1
  4044a2:	4573      	cmp	r3, lr
  4044a4:	d3f6      	bcc.n	404494 <two_way_long_needle+0xc4>
  4044a6:	454c      	cmp	r4, r9
  4044a8:	9900      	ldr	r1, [sp, #0]
  4044aa:	f080 8089 	bcs.w	4045c0 <two_way_long_needle+0x1f0>
  4044ae:	9b00      	ldr	r3, [sp, #0]
  4044b0:	eb08 0203 	add.w	r2, r8, r3
  4044b4:	9b01      	ldr	r3, [sp, #4]
  4044b6:	5ca8      	ldrb	r0, [r5, r2]
  4044b8:	781b      	ldrb	r3, [r3, #0]
  4044ba:	4298      	cmp	r0, r3
  4044bc:	442a      	add	r2, r5
  4044be:	d17f      	bne.n	4045c0 <two_way_long_needle+0x1f0>
  4044c0:	9801      	ldr	r0, [sp, #4]
  4044c2:	f104 3bff 	add.w	fp, r4, #4294967295
  4044c6:	e006      	b.n	4044d6 <two_way_long_needle+0x106>
  4044c8:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4044cc:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4044d0:	45f4      	cmp	ip, lr
  4044d2:	d103      	bne.n	4044dc <two_way_long_needle+0x10c>
  4044d4:	4619      	mov	r1, r3
  4044d6:	1e4b      	subs	r3, r1, #1
  4044d8:	459b      	cmp	fp, r3
  4044da:	d1f5      	bne.n	4044c8 <two_way_long_needle+0xf8>
  4044dc:	3401      	adds	r4, #1
  4044de:	428c      	cmp	r4, r1
  4044e0:	d870      	bhi.n	4045c4 <two_way_long_needle+0x1f4>
  4044e2:	9c03      	ldr	r4, [sp, #12]
  4044e4:	4638      	mov	r0, r7
  4044e6:	44a0      	add	r8, r4
  4044e8:	ebaa 0404 	sub.w	r4, sl, r4
  4044ec:	e7a3      	b.n	404436 <two_way_long_needle+0x66>
  4044ee:	f1c9 0201 	rsb	r2, r9, #1
  4044f2:	4490      	add	r8, r2
  4044f4:	e7b7      	b.n	404466 <two_way_long_needle+0x96>
  4044f6:	2000      	movs	r0, #0
  4044f8:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4044fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404500:	eba4 0309 	sub.w	r3, r4, r9
  404504:	454b      	cmp	r3, r9
  404506:	bf38      	it	cc
  404508:	464b      	movcc	r3, r9
  40450a:	3301      	adds	r3, #1
  40450c:	f109 38ff 	add.w	r8, r9, #4294967295
  404510:	9303      	str	r3, [sp, #12]
  404512:	eb06 0308 	add.w	r3, r6, r8
  404516:	4658      	mov	r0, fp
  404518:	f04f 0a00 	mov.w	sl, #0
  40451c:	46cb      	mov	fp, r9
  40451e:	4699      	mov	r9, r3
  404520:	eb0a 0704 	add.w	r7, sl, r4
  404524:	1a3a      	subs	r2, r7, r0
  404526:	2100      	movs	r1, #0
  404528:	4428      	add	r0, r5
  40452a:	f002 ff79 	bl	407420 <memchr>
  40452e:	2800      	cmp	r0, #0
  404530:	d1e1      	bne.n	4044f6 <two_way_long_needle+0x126>
  404532:	2f00      	cmp	r7, #0
  404534:	d0df      	beq.n	4044f6 <two_way_long_needle+0x126>
  404536:	19eb      	adds	r3, r5, r7
  404538:	aa04      	add	r2, sp, #16
  40453a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40453e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404542:	bba3      	cbnz	r3, 4045ae <two_way_long_needle+0x1de>
  404544:	1e61      	subs	r1, r4, #1
  404546:	458b      	cmp	fp, r1
  404548:	d215      	bcs.n	404576 <two_way_long_needle+0x1a6>
  40454a:	eb0a 020b 	add.w	r2, sl, fp
  40454e:	f816 300b 	ldrb.w	r3, [r6, fp]
  404552:	f815 e002 	ldrb.w	lr, [r5, r2]
  404556:	459e      	cmp	lr, r3
  404558:	442a      	add	r2, r5
  40455a:	eb06 000b 	add.w	r0, r6, fp
  40455e:	465b      	mov	r3, fp
  404560:	d006      	beq.n	404570 <two_way_long_needle+0x1a0>
  404562:	e027      	b.n	4045b4 <two_way_long_needle+0x1e4>
  404564:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  404568:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  40456c:	45f4      	cmp	ip, lr
  40456e:	d121      	bne.n	4045b4 <two_way_long_needle+0x1e4>
  404570:	3301      	adds	r3, #1
  404572:	428b      	cmp	r3, r1
  404574:	d3f6      	bcc.n	404564 <two_way_long_needle+0x194>
  404576:	f1b8 3fff 	cmp.w	r8, #4294967295
  40457a:	d011      	beq.n	4045a0 <two_way_long_needle+0x1d0>
  40457c:	eb0a 0208 	add.w	r2, sl, r8
  404580:	f899 1000 	ldrb.w	r1, [r9]
  404584:	5cab      	ldrb	r3, [r5, r2]
  404586:	4299      	cmp	r1, r3
  404588:	442a      	add	r2, r5
  40458a:	d10f      	bne.n	4045ac <two_way_long_needle+0x1dc>
  40458c:	464b      	mov	r3, r9
  40458e:	e005      	b.n	40459c <two_way_long_needle+0x1cc>
  404590:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  404594:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  404598:	4288      	cmp	r0, r1
  40459a:	d107      	bne.n	4045ac <two_way_long_needle+0x1dc>
  40459c:	42b3      	cmp	r3, r6
  40459e:	d1f7      	bne.n	404590 <two_way_long_needle+0x1c0>
  4045a0:	eb05 000a 	add.w	r0, r5, sl
  4045a4:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4045a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045ac:	9b03      	ldr	r3, [sp, #12]
  4045ae:	449a      	add	sl, r3
  4045b0:	4638      	mov	r0, r7
  4045b2:	e7b5      	b.n	404520 <two_way_long_needle+0x150>
  4045b4:	f1cb 0201 	rsb	r2, fp, #1
  4045b8:	4492      	add	sl, r2
  4045ba:	449a      	add	sl, r3
  4045bc:	4638      	mov	r0, r7
  4045be:	e7af      	b.n	404520 <two_way_long_needle+0x150>
  4045c0:	4649      	mov	r1, r9
  4045c2:	e78b      	b.n	4044dc <two_way_long_needle+0x10c>
  4045c4:	eb05 0008 	add.w	r0, r5, r8
  4045c8:	e796      	b.n	4044f8 <two_way_long_needle+0x128>
  4045ca:	bf00      	nop

004045cc <strstr>:
  4045cc:	7802      	ldrb	r2, [r0, #0]
  4045ce:	2a00      	cmp	r2, #0
  4045d0:	f000 8101 	beq.w	4047d6 <strstr+0x20a>
  4045d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045d8:	f891 8000 	ldrb.w	r8, [r1]
  4045dc:	b085      	sub	sp, #20
  4045de:	4644      	mov	r4, r8
  4045e0:	f1b8 0f00 	cmp.w	r8, #0
  4045e4:	d016      	beq.n	404614 <strstr+0x48>
  4045e6:	4686      	mov	lr, r0
  4045e8:	f101 0c01 	add.w	ip, r1, #1
  4045ec:	2701      	movs	r7, #1
  4045ee:	e003      	b.n	4045f8 <strstr+0x2c>
  4045f0:	f813 4b01 	ldrb.w	r4, [r3], #1
  4045f4:	b16c      	cbz	r4, 404612 <strstr+0x46>
  4045f6:	469c      	mov	ip, r3
  4045f8:	42a2      	cmp	r2, r4
  4045fa:	bf14      	ite	ne
  4045fc:	2700      	movne	r7, #0
  4045fe:	f007 0701 	andeq.w	r7, r7, #1
  404602:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  404606:	4663      	mov	r3, ip
  404608:	2a00      	cmp	r2, #0
  40460a:	d1f1      	bne.n	4045f0 <strstr+0x24>
  40460c:	f89c 3000 	ldrb.w	r3, [ip]
  404610:	b9fb      	cbnz	r3, 404652 <strstr+0x86>
  404612:	b117      	cbz	r7, 40461a <strstr+0x4e>
  404614:	b005      	add	sp, #20
  404616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40461a:	460e      	mov	r6, r1
  40461c:	4605      	mov	r5, r0
  40461e:	4641      	mov	r1, r8
  404620:	3001      	adds	r0, #1
  404622:	ebac 0406 	sub.w	r4, ip, r6
  404626:	f003 fd2f 	bl	408088 <strchr>
  40462a:	4607      	mov	r7, r0
  40462c:	b188      	cbz	r0, 404652 <strstr+0x86>
  40462e:	2c01      	cmp	r4, #1
  404630:	d0f0      	beq.n	404614 <strstr+0x48>
  404632:	1928      	adds	r0, r5, r4
  404634:	4287      	cmp	r7, r0
  404636:	bf94      	ite	ls
  404638:	1bc1      	subls	r1, r0, r7
  40463a:	2101      	movhi	r1, #1
  40463c:	2c1f      	cmp	r4, #31
  40463e:	468b      	mov	fp, r1
  404640:	d90b      	bls.n	40465a <strstr+0x8e>
  404642:	4623      	mov	r3, r4
  404644:	4632      	mov	r2, r6
  404646:	4638      	mov	r0, r7
  404648:	f7ff fec2 	bl	4043d0 <two_way_long_needle>
  40464c:	b005      	add	sp, #20
  40464e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404652:	2000      	movs	r0, #0
  404654:	b005      	add	sp, #20
  404656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40465a:	aa03      	add	r2, sp, #12
  40465c:	4621      	mov	r1, r4
  40465e:	4630      	mov	r0, r6
  404660:	f7ff fe5c 	bl	40431c <critical_factorization>
  404664:	9903      	ldr	r1, [sp, #12]
  404666:	4680      	mov	r8, r0
  404668:	4602      	mov	r2, r0
  40466a:	4431      	add	r1, r6
  40466c:	4630      	mov	r0, r6
  40466e:	f002 ff27 	bl	4074c0 <memcmp>
  404672:	2800      	cmp	r0, #0
  404674:	d157      	bne.n	404726 <strstr+0x15a>
  404676:	f108 33ff 	add.w	r3, r8, #4294967295
  40467a:	9300      	str	r3, [sp, #0]
  40467c:	18f3      	adds	r3, r6, r3
  40467e:	4681      	mov	r9, r0
  404680:	4605      	mov	r5, r0
  404682:	9301      	str	r3, [sp, #4]
  404684:	4658      	mov	r0, fp
  404686:	46b2      	mov	sl, r6
  404688:	1966      	adds	r6, r4, r5
  40468a:	1a32      	subs	r2, r6, r0
  40468c:	2100      	movs	r1, #0
  40468e:	4438      	add	r0, r7
  404690:	f002 fec6 	bl	407420 <memchr>
  404694:	2800      	cmp	r0, #0
  404696:	d1dc      	bne.n	404652 <strstr+0x86>
  404698:	2e00      	cmp	r6, #0
  40469a:	d0da      	beq.n	404652 <strstr+0x86>
  40469c:	45c8      	cmp	r8, r9
  40469e:	4643      	mov	r3, r8
  4046a0:	bf38      	it	cc
  4046a2:	464b      	movcc	r3, r9
  4046a4:	429c      	cmp	r4, r3
  4046a6:	d912      	bls.n	4046ce <strstr+0x102>
  4046a8:	195a      	adds	r2, r3, r5
  4046aa:	f81a 1003 	ldrb.w	r1, [sl, r3]
  4046ae:	5cb8      	ldrb	r0, [r7, r2]
  4046b0:	4281      	cmp	r1, r0
  4046b2:	443a      	add	r2, r7
  4046b4:	eb0a 0e03 	add.w	lr, sl, r3
  4046b8:	d006      	beq.n	4046c8 <strstr+0xfc>
  4046ba:	e02c      	b.n	404716 <strstr+0x14a>
  4046bc:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  4046c0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4046c4:	4288      	cmp	r0, r1
  4046c6:	d126      	bne.n	404716 <strstr+0x14a>
  4046c8:	3301      	adds	r3, #1
  4046ca:	429c      	cmp	r4, r3
  4046cc:	d1f6      	bne.n	4046bc <strstr+0xf0>
  4046ce:	45c8      	cmp	r8, r9
  4046d0:	9900      	ldr	r1, [sp, #0]
  4046d2:	f240 8083 	bls.w	4047dc <strstr+0x210>
  4046d6:	9b00      	ldr	r3, [sp, #0]
  4046d8:	18ea      	adds	r2, r5, r3
  4046da:	9b01      	ldr	r3, [sp, #4]
  4046dc:	5cb8      	ldrb	r0, [r7, r2]
  4046de:	781b      	ldrb	r3, [r3, #0]
  4046e0:	4298      	cmp	r0, r3
  4046e2:	443a      	add	r2, r7
  4046e4:	d17a      	bne.n	4047dc <strstr+0x210>
  4046e6:	9801      	ldr	r0, [sp, #4]
  4046e8:	f109 3bff 	add.w	fp, r9, #4294967295
  4046ec:	e006      	b.n	4046fc <strstr+0x130>
  4046ee:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4046f2:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4046f6:	45f4      	cmp	ip, lr
  4046f8:	d103      	bne.n	404702 <strstr+0x136>
  4046fa:	4619      	mov	r1, r3
  4046fc:	1e4b      	subs	r3, r1, #1
  4046fe:	455b      	cmp	r3, fp
  404700:	d1f5      	bne.n	4046ee <strstr+0x122>
  404702:	f109 0901 	add.w	r9, r9, #1
  404706:	4589      	cmp	r9, r1
  404708:	d857      	bhi.n	4047ba <strstr+0x1ee>
  40470a:	9b03      	ldr	r3, [sp, #12]
  40470c:	4630      	mov	r0, r6
  40470e:	441d      	add	r5, r3
  404710:	eba4 0903 	sub.w	r9, r4, r3
  404714:	e7b8      	b.n	404688 <strstr+0xbc>
  404716:	f1c8 0201 	rsb	r2, r8, #1
  40471a:	4415      	add	r5, r2
  40471c:	441d      	add	r5, r3
  40471e:	f04f 0900 	mov.w	r9, #0
  404722:	4630      	mov	r0, r6
  404724:	e7b0      	b.n	404688 <strstr+0xbc>
  404726:	eba4 0308 	sub.w	r3, r4, r8
  40472a:	4543      	cmp	r3, r8
  40472c:	bf38      	it	cc
  40472e:	4643      	movcc	r3, r8
  404730:	3301      	adds	r3, #1
  404732:	f108 39ff 	add.w	r9, r8, #4294967295
  404736:	9303      	str	r3, [sp, #12]
  404738:	eb06 0309 	add.w	r3, r6, r9
  40473c:	4658      	mov	r0, fp
  40473e:	2500      	movs	r5, #0
  404740:	46bb      	mov	fp, r7
  404742:	469a      	mov	sl, r3
  404744:	1967      	adds	r7, r4, r5
  404746:	1a3a      	subs	r2, r7, r0
  404748:	2100      	movs	r1, #0
  40474a:	4458      	add	r0, fp
  40474c:	f002 fe68 	bl	407420 <memchr>
  404750:	2800      	cmp	r0, #0
  404752:	f47f af7e 	bne.w	404652 <strstr+0x86>
  404756:	2f00      	cmp	r7, #0
  404758:	f43f af7b 	beq.w	404652 <strstr+0x86>
  40475c:	4544      	cmp	r4, r8
  40475e:	d915      	bls.n	40478c <strstr+0x1c0>
  404760:	eb08 0205 	add.w	r2, r8, r5
  404764:	f816 3008 	ldrb.w	r3, [r6, r8]
  404768:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40476c:	4298      	cmp	r0, r3
  40476e:	445a      	add	r2, fp
  404770:	eb06 0108 	add.w	r1, r6, r8
  404774:	4643      	mov	r3, r8
  404776:	d006      	beq.n	404786 <strstr+0x1ba>
  404778:	e023      	b.n	4047c2 <strstr+0x1f6>
  40477a:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  40477e:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  404782:	4586      	cmp	lr, r0
  404784:	d11d      	bne.n	4047c2 <strstr+0x1f6>
  404786:	3301      	adds	r3, #1
  404788:	429c      	cmp	r4, r3
  40478a:	d1f6      	bne.n	40477a <strstr+0x1ae>
  40478c:	f1b9 3fff 	cmp.w	r9, #4294967295
  404790:	d012      	beq.n	4047b8 <strstr+0x1ec>
  404792:	eb05 0209 	add.w	r2, r5, r9
  404796:	f89a 3000 	ldrb.w	r3, [sl]
  40479a:	f81b 1002 	ldrb.w	r1, [fp, r2]
  40479e:	4299      	cmp	r1, r3
  4047a0:	445a      	add	r2, fp
  4047a2:	d114      	bne.n	4047ce <strstr+0x202>
  4047a4:	4653      	mov	r3, sl
  4047a6:	e005      	b.n	4047b4 <strstr+0x1e8>
  4047a8:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  4047ac:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  4047b0:	4288      	cmp	r0, r1
  4047b2:	d10c      	bne.n	4047ce <strstr+0x202>
  4047b4:	42b3      	cmp	r3, r6
  4047b6:	d1f7      	bne.n	4047a8 <strstr+0x1dc>
  4047b8:	465f      	mov	r7, fp
  4047ba:	1978      	adds	r0, r7, r5
  4047bc:	b005      	add	sp, #20
  4047be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c2:	f1c8 0201 	rsb	r2, r8, #1
  4047c6:	4415      	add	r5, r2
  4047c8:	441d      	add	r5, r3
  4047ca:	4638      	mov	r0, r7
  4047cc:	e7ba      	b.n	404744 <strstr+0x178>
  4047ce:	9b03      	ldr	r3, [sp, #12]
  4047d0:	4638      	mov	r0, r7
  4047d2:	441d      	add	r5, r3
  4047d4:	e7b6      	b.n	404744 <strstr+0x178>
  4047d6:	780b      	ldrb	r3, [r1, #0]
  4047d8:	b913      	cbnz	r3, 4047e0 <strstr+0x214>
  4047da:	4770      	bx	lr
  4047dc:	4641      	mov	r1, r8
  4047de:	e790      	b.n	404702 <strstr+0x136>
  4047e0:	2000      	movs	r0, #0
  4047e2:	4770      	bx	lr

004047e4 <_svfprintf_r>:
  4047e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047e8:	b0c3      	sub	sp, #268	; 0x10c
  4047ea:	460c      	mov	r4, r1
  4047ec:	910b      	str	r1, [sp, #44]	; 0x2c
  4047ee:	4692      	mov	sl, r2
  4047f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4047f2:	900c      	str	r0, [sp, #48]	; 0x30
  4047f4:	f002 fb3a 	bl	406e6c <_localeconv_r>
  4047f8:	6803      	ldr	r3, [r0, #0]
  4047fa:	931a      	str	r3, [sp, #104]	; 0x68
  4047fc:	4618      	mov	r0, r3
  4047fe:	f7ff fd1f 	bl	404240 <strlen>
  404802:	89a3      	ldrh	r3, [r4, #12]
  404804:	9019      	str	r0, [sp, #100]	; 0x64
  404806:	0619      	lsls	r1, r3, #24
  404808:	d503      	bpl.n	404812 <_svfprintf_r+0x2e>
  40480a:	6923      	ldr	r3, [r4, #16]
  40480c:	2b00      	cmp	r3, #0
  40480e:	f001 8001 	beq.w	405814 <_svfprintf_r+0x1030>
  404812:	2300      	movs	r3, #0
  404814:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404818:	9313      	str	r3, [sp, #76]	; 0x4c
  40481a:	9314      	str	r3, [sp, #80]	; 0x50
  40481c:	9315      	str	r3, [sp, #84]	; 0x54
  40481e:	9327      	str	r3, [sp, #156]	; 0x9c
  404820:	9326      	str	r3, [sp, #152]	; 0x98
  404822:	9318      	str	r3, [sp, #96]	; 0x60
  404824:	931b      	str	r3, [sp, #108]	; 0x6c
  404826:	9309      	str	r3, [sp, #36]	; 0x24
  404828:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40482c:	46c8      	mov	r8, r9
  40482e:	9316      	str	r3, [sp, #88]	; 0x58
  404830:	9317      	str	r3, [sp, #92]	; 0x5c
  404832:	f89a 3000 	ldrb.w	r3, [sl]
  404836:	4654      	mov	r4, sl
  404838:	b1e3      	cbz	r3, 404874 <_svfprintf_r+0x90>
  40483a:	2b25      	cmp	r3, #37	; 0x25
  40483c:	d102      	bne.n	404844 <_svfprintf_r+0x60>
  40483e:	e019      	b.n	404874 <_svfprintf_r+0x90>
  404840:	2b25      	cmp	r3, #37	; 0x25
  404842:	d003      	beq.n	40484c <_svfprintf_r+0x68>
  404844:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404848:	2b00      	cmp	r3, #0
  40484a:	d1f9      	bne.n	404840 <_svfprintf_r+0x5c>
  40484c:	eba4 050a 	sub.w	r5, r4, sl
  404850:	b185      	cbz	r5, 404874 <_svfprintf_r+0x90>
  404852:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404854:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404856:	f8c8 a000 	str.w	sl, [r8]
  40485a:	3301      	adds	r3, #1
  40485c:	442a      	add	r2, r5
  40485e:	2b07      	cmp	r3, #7
  404860:	f8c8 5004 	str.w	r5, [r8, #4]
  404864:	9227      	str	r2, [sp, #156]	; 0x9c
  404866:	9326      	str	r3, [sp, #152]	; 0x98
  404868:	dc7f      	bgt.n	40496a <_svfprintf_r+0x186>
  40486a:	f108 0808 	add.w	r8, r8, #8
  40486e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404870:	442b      	add	r3, r5
  404872:	9309      	str	r3, [sp, #36]	; 0x24
  404874:	7823      	ldrb	r3, [r4, #0]
  404876:	2b00      	cmp	r3, #0
  404878:	d07f      	beq.n	40497a <_svfprintf_r+0x196>
  40487a:	2300      	movs	r3, #0
  40487c:	461a      	mov	r2, r3
  40487e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404882:	4619      	mov	r1, r3
  404884:	930d      	str	r3, [sp, #52]	; 0x34
  404886:	469b      	mov	fp, r3
  404888:	f04f 30ff 	mov.w	r0, #4294967295
  40488c:	7863      	ldrb	r3, [r4, #1]
  40488e:	900a      	str	r0, [sp, #40]	; 0x28
  404890:	f104 0a01 	add.w	sl, r4, #1
  404894:	f10a 0a01 	add.w	sl, sl, #1
  404898:	f1a3 0020 	sub.w	r0, r3, #32
  40489c:	2858      	cmp	r0, #88	; 0x58
  40489e:	f200 83c0 	bhi.w	405022 <_svfprintf_r+0x83e>
  4048a2:	e8df f010 	tbh	[pc, r0, lsl #1]
  4048a6:	0238      	.short	0x0238
  4048a8:	03be03be 	.word	0x03be03be
  4048ac:	03be0240 	.word	0x03be0240
  4048b0:	03be03be 	.word	0x03be03be
  4048b4:	03be03be 	.word	0x03be03be
  4048b8:	024503be 	.word	0x024503be
  4048bc:	03be0203 	.word	0x03be0203
  4048c0:	026b005d 	.word	0x026b005d
  4048c4:	028603be 	.word	0x028603be
  4048c8:	039c039c 	.word	0x039c039c
  4048cc:	039c039c 	.word	0x039c039c
  4048d0:	039c039c 	.word	0x039c039c
  4048d4:	039c039c 	.word	0x039c039c
  4048d8:	03be039c 	.word	0x03be039c
  4048dc:	03be03be 	.word	0x03be03be
  4048e0:	03be03be 	.word	0x03be03be
  4048e4:	03be03be 	.word	0x03be03be
  4048e8:	03be03be 	.word	0x03be03be
  4048ec:	033703be 	.word	0x033703be
  4048f0:	03be0357 	.word	0x03be0357
  4048f4:	03be0357 	.word	0x03be0357
  4048f8:	03be03be 	.word	0x03be03be
  4048fc:	039703be 	.word	0x039703be
  404900:	03be03be 	.word	0x03be03be
  404904:	03be03ac 	.word	0x03be03ac
  404908:	03be03be 	.word	0x03be03be
  40490c:	03be03be 	.word	0x03be03be
  404910:	03be0259 	.word	0x03be0259
  404914:	031e03be 	.word	0x031e03be
  404918:	03be03be 	.word	0x03be03be
  40491c:	03be03be 	.word	0x03be03be
  404920:	03be03be 	.word	0x03be03be
  404924:	03be03be 	.word	0x03be03be
  404928:	03be03be 	.word	0x03be03be
  40492c:	02db02c6 	.word	0x02db02c6
  404930:	03570357 	.word	0x03570357
  404934:	028b0357 	.word	0x028b0357
  404938:	03be02db 	.word	0x03be02db
  40493c:	029003be 	.word	0x029003be
  404940:	029d03be 	.word	0x029d03be
  404944:	02b401cc 	.word	0x02b401cc
  404948:	03be0208 	.word	0x03be0208
  40494c:	03be01e1 	.word	0x03be01e1
  404950:	03be007e 	.word	0x03be007e
  404954:	020d03be 	.word	0x020d03be
  404958:	980d      	ldr	r0, [sp, #52]	; 0x34
  40495a:	930f      	str	r3, [sp, #60]	; 0x3c
  40495c:	4240      	negs	r0, r0
  40495e:	900d      	str	r0, [sp, #52]	; 0x34
  404960:	f04b 0b04 	orr.w	fp, fp, #4
  404964:	f89a 3000 	ldrb.w	r3, [sl]
  404968:	e794      	b.n	404894 <_svfprintf_r+0xb0>
  40496a:	aa25      	add	r2, sp, #148	; 0x94
  40496c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40496e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404970:	f003 fbfe 	bl	408170 <__ssprint_r>
  404974:	b940      	cbnz	r0, 404988 <_svfprintf_r+0x1a4>
  404976:	46c8      	mov	r8, r9
  404978:	e779      	b.n	40486e <_svfprintf_r+0x8a>
  40497a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40497c:	b123      	cbz	r3, 404988 <_svfprintf_r+0x1a4>
  40497e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404980:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404982:	aa25      	add	r2, sp, #148	; 0x94
  404984:	f003 fbf4 	bl	408170 <__ssprint_r>
  404988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40498a:	899b      	ldrh	r3, [r3, #12]
  40498c:	f013 0f40 	tst.w	r3, #64	; 0x40
  404990:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404992:	bf18      	it	ne
  404994:	f04f 33ff 	movne.w	r3, #4294967295
  404998:	9309      	str	r3, [sp, #36]	; 0x24
  40499a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40499c:	b043      	add	sp, #268	; 0x10c
  40499e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049a2:	f01b 0f20 	tst.w	fp, #32
  4049a6:	9311      	str	r3, [sp, #68]	; 0x44
  4049a8:	f040 81dd 	bne.w	404d66 <_svfprintf_r+0x582>
  4049ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4049ae:	f01b 0f10 	tst.w	fp, #16
  4049b2:	4613      	mov	r3, r2
  4049b4:	f040 856c 	bne.w	405490 <_svfprintf_r+0xcac>
  4049b8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4049bc:	f000 8568 	beq.w	405490 <_svfprintf_r+0xcac>
  4049c0:	8814      	ldrh	r4, [r2, #0]
  4049c2:	3204      	adds	r2, #4
  4049c4:	2500      	movs	r5, #0
  4049c6:	2301      	movs	r3, #1
  4049c8:	920f      	str	r2, [sp, #60]	; 0x3c
  4049ca:	2700      	movs	r7, #0
  4049cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4049d0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4049d2:	1c4a      	adds	r2, r1, #1
  4049d4:	f000 8265 	beq.w	404ea2 <_svfprintf_r+0x6be>
  4049d8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4049dc:	9207      	str	r2, [sp, #28]
  4049de:	ea54 0205 	orrs.w	r2, r4, r5
  4049e2:	f040 8264 	bne.w	404eae <_svfprintf_r+0x6ca>
  4049e6:	2900      	cmp	r1, #0
  4049e8:	f040 8439 	bne.w	40525e <_svfprintf_r+0xa7a>
  4049ec:	2b00      	cmp	r3, #0
  4049ee:	f040 84d4 	bne.w	40539a <_svfprintf_r+0xbb6>
  4049f2:	f01b 0301 	ands.w	r3, fp, #1
  4049f6:	930e      	str	r3, [sp, #56]	; 0x38
  4049f8:	f000 8602 	beq.w	405600 <_svfprintf_r+0xe1c>
  4049fc:	ae42      	add	r6, sp, #264	; 0x108
  4049fe:	2330      	movs	r3, #48	; 0x30
  404a00:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a08:	4293      	cmp	r3, r2
  404a0a:	bfb8      	it	lt
  404a0c:	4613      	movlt	r3, r2
  404a0e:	9308      	str	r3, [sp, #32]
  404a10:	2300      	movs	r3, #0
  404a12:	9312      	str	r3, [sp, #72]	; 0x48
  404a14:	b117      	cbz	r7, 404a1c <_svfprintf_r+0x238>
  404a16:	9b08      	ldr	r3, [sp, #32]
  404a18:	3301      	adds	r3, #1
  404a1a:	9308      	str	r3, [sp, #32]
  404a1c:	9b07      	ldr	r3, [sp, #28]
  404a1e:	f013 0302 	ands.w	r3, r3, #2
  404a22:	9310      	str	r3, [sp, #64]	; 0x40
  404a24:	d002      	beq.n	404a2c <_svfprintf_r+0x248>
  404a26:	9b08      	ldr	r3, [sp, #32]
  404a28:	3302      	adds	r3, #2
  404a2a:	9308      	str	r3, [sp, #32]
  404a2c:	9b07      	ldr	r3, [sp, #28]
  404a2e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  404a32:	f040 830d 	bne.w	405050 <_svfprintf_r+0x86c>
  404a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a38:	9a08      	ldr	r2, [sp, #32]
  404a3a:	eba3 0b02 	sub.w	fp, r3, r2
  404a3e:	f1bb 0f00 	cmp.w	fp, #0
  404a42:	f340 8305 	ble.w	405050 <_svfprintf_r+0x86c>
  404a46:	f1bb 0f10 	cmp.w	fp, #16
  404a4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a4e:	dd29      	ble.n	404aa4 <_svfprintf_r+0x2c0>
  404a50:	4643      	mov	r3, r8
  404a52:	4621      	mov	r1, r4
  404a54:	46a8      	mov	r8, r5
  404a56:	2710      	movs	r7, #16
  404a58:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404a5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404a5c:	e006      	b.n	404a6c <_svfprintf_r+0x288>
  404a5e:	f1ab 0b10 	sub.w	fp, fp, #16
  404a62:	f1bb 0f10 	cmp.w	fp, #16
  404a66:	f103 0308 	add.w	r3, r3, #8
  404a6a:	dd18      	ble.n	404a9e <_svfprintf_r+0x2ba>
  404a6c:	3201      	adds	r2, #1
  404a6e:	48b7      	ldr	r0, [pc, #732]	; (404d4c <_svfprintf_r+0x568>)
  404a70:	9226      	str	r2, [sp, #152]	; 0x98
  404a72:	3110      	adds	r1, #16
  404a74:	2a07      	cmp	r2, #7
  404a76:	9127      	str	r1, [sp, #156]	; 0x9c
  404a78:	e883 0081 	stmia.w	r3, {r0, r7}
  404a7c:	ddef      	ble.n	404a5e <_svfprintf_r+0x27a>
  404a7e:	aa25      	add	r2, sp, #148	; 0x94
  404a80:	4629      	mov	r1, r5
  404a82:	4620      	mov	r0, r4
  404a84:	f003 fb74 	bl	408170 <__ssprint_r>
  404a88:	2800      	cmp	r0, #0
  404a8a:	f47f af7d 	bne.w	404988 <_svfprintf_r+0x1a4>
  404a8e:	f1ab 0b10 	sub.w	fp, fp, #16
  404a92:	f1bb 0f10 	cmp.w	fp, #16
  404a96:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404a98:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a9a:	464b      	mov	r3, r9
  404a9c:	dce6      	bgt.n	404a6c <_svfprintf_r+0x288>
  404a9e:	4645      	mov	r5, r8
  404aa0:	460c      	mov	r4, r1
  404aa2:	4698      	mov	r8, r3
  404aa4:	3201      	adds	r2, #1
  404aa6:	4ba9      	ldr	r3, [pc, #676]	; (404d4c <_svfprintf_r+0x568>)
  404aa8:	9226      	str	r2, [sp, #152]	; 0x98
  404aaa:	445c      	add	r4, fp
  404aac:	2a07      	cmp	r2, #7
  404aae:	9427      	str	r4, [sp, #156]	; 0x9c
  404ab0:	e888 0808 	stmia.w	r8, {r3, fp}
  404ab4:	f300 8495 	bgt.w	4053e2 <_svfprintf_r+0xbfe>
  404ab8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404abc:	f108 0808 	add.w	r8, r8, #8
  404ac0:	b177      	cbz	r7, 404ae0 <_svfprintf_r+0x2fc>
  404ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ac4:	3301      	adds	r3, #1
  404ac6:	3401      	adds	r4, #1
  404ac8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404acc:	2201      	movs	r2, #1
  404ace:	2b07      	cmp	r3, #7
  404ad0:	9427      	str	r4, [sp, #156]	; 0x9c
  404ad2:	9326      	str	r3, [sp, #152]	; 0x98
  404ad4:	e888 0006 	stmia.w	r8, {r1, r2}
  404ad8:	f300 83d8 	bgt.w	40528c <_svfprintf_r+0xaa8>
  404adc:	f108 0808 	add.w	r8, r8, #8
  404ae0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ae2:	b16b      	cbz	r3, 404b00 <_svfprintf_r+0x31c>
  404ae4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ae6:	3301      	adds	r3, #1
  404ae8:	3402      	adds	r4, #2
  404aea:	a91e      	add	r1, sp, #120	; 0x78
  404aec:	2202      	movs	r2, #2
  404aee:	2b07      	cmp	r3, #7
  404af0:	9427      	str	r4, [sp, #156]	; 0x9c
  404af2:	9326      	str	r3, [sp, #152]	; 0x98
  404af4:	e888 0006 	stmia.w	r8, {r1, r2}
  404af8:	f300 83d3 	bgt.w	4052a2 <_svfprintf_r+0xabe>
  404afc:	f108 0808 	add.w	r8, r8, #8
  404b00:	2d80      	cmp	r5, #128	; 0x80
  404b02:	f000 8313 	beq.w	40512c <_svfprintf_r+0x948>
  404b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404b0a:	1a9f      	subs	r7, r3, r2
  404b0c:	2f00      	cmp	r7, #0
  404b0e:	dd36      	ble.n	404b7e <_svfprintf_r+0x39a>
  404b10:	2f10      	cmp	r7, #16
  404b12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b14:	4d8e      	ldr	r5, [pc, #568]	; (404d50 <_svfprintf_r+0x56c>)
  404b16:	dd27      	ble.n	404b68 <_svfprintf_r+0x384>
  404b18:	4642      	mov	r2, r8
  404b1a:	4621      	mov	r1, r4
  404b1c:	46b0      	mov	r8, r6
  404b1e:	f04f 0b10 	mov.w	fp, #16
  404b22:	462e      	mov	r6, r5
  404b24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404b26:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404b28:	e004      	b.n	404b34 <_svfprintf_r+0x350>
  404b2a:	3f10      	subs	r7, #16
  404b2c:	2f10      	cmp	r7, #16
  404b2e:	f102 0208 	add.w	r2, r2, #8
  404b32:	dd15      	ble.n	404b60 <_svfprintf_r+0x37c>
  404b34:	3301      	adds	r3, #1
  404b36:	3110      	adds	r1, #16
  404b38:	2b07      	cmp	r3, #7
  404b3a:	9127      	str	r1, [sp, #156]	; 0x9c
  404b3c:	9326      	str	r3, [sp, #152]	; 0x98
  404b3e:	e882 0840 	stmia.w	r2, {r6, fp}
  404b42:	ddf2      	ble.n	404b2a <_svfprintf_r+0x346>
  404b44:	aa25      	add	r2, sp, #148	; 0x94
  404b46:	4629      	mov	r1, r5
  404b48:	4620      	mov	r0, r4
  404b4a:	f003 fb11 	bl	408170 <__ssprint_r>
  404b4e:	2800      	cmp	r0, #0
  404b50:	f47f af1a 	bne.w	404988 <_svfprintf_r+0x1a4>
  404b54:	3f10      	subs	r7, #16
  404b56:	2f10      	cmp	r7, #16
  404b58:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404b5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b5c:	464a      	mov	r2, r9
  404b5e:	dce9      	bgt.n	404b34 <_svfprintf_r+0x350>
  404b60:	4635      	mov	r5, r6
  404b62:	460c      	mov	r4, r1
  404b64:	4646      	mov	r6, r8
  404b66:	4690      	mov	r8, r2
  404b68:	3301      	adds	r3, #1
  404b6a:	443c      	add	r4, r7
  404b6c:	2b07      	cmp	r3, #7
  404b6e:	9427      	str	r4, [sp, #156]	; 0x9c
  404b70:	9326      	str	r3, [sp, #152]	; 0x98
  404b72:	e888 00a0 	stmia.w	r8, {r5, r7}
  404b76:	f300 837e 	bgt.w	405276 <_svfprintf_r+0xa92>
  404b7a:	f108 0808 	add.w	r8, r8, #8
  404b7e:	9b07      	ldr	r3, [sp, #28]
  404b80:	05df      	lsls	r7, r3, #23
  404b82:	f100 8267 	bmi.w	405054 <_svfprintf_r+0x870>
  404b86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b88:	990e      	ldr	r1, [sp, #56]	; 0x38
  404b8a:	f8c8 6000 	str.w	r6, [r8]
  404b8e:	3301      	adds	r3, #1
  404b90:	440c      	add	r4, r1
  404b92:	2b07      	cmp	r3, #7
  404b94:	9427      	str	r4, [sp, #156]	; 0x9c
  404b96:	f8c8 1004 	str.w	r1, [r8, #4]
  404b9a:	9326      	str	r3, [sp, #152]	; 0x98
  404b9c:	f300 834a 	bgt.w	405234 <_svfprintf_r+0xa50>
  404ba0:	f108 0808 	add.w	r8, r8, #8
  404ba4:	9b07      	ldr	r3, [sp, #28]
  404ba6:	075b      	lsls	r3, r3, #29
  404ba8:	d53a      	bpl.n	404c20 <_svfprintf_r+0x43c>
  404baa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404bac:	9a08      	ldr	r2, [sp, #32]
  404bae:	1a9d      	subs	r5, r3, r2
  404bb0:	2d00      	cmp	r5, #0
  404bb2:	dd35      	ble.n	404c20 <_svfprintf_r+0x43c>
  404bb4:	2d10      	cmp	r5, #16
  404bb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bb8:	dd20      	ble.n	404bfc <_svfprintf_r+0x418>
  404bba:	2610      	movs	r6, #16
  404bbc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404bbe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404bc2:	e004      	b.n	404bce <_svfprintf_r+0x3ea>
  404bc4:	3d10      	subs	r5, #16
  404bc6:	2d10      	cmp	r5, #16
  404bc8:	f108 0808 	add.w	r8, r8, #8
  404bcc:	dd16      	ble.n	404bfc <_svfprintf_r+0x418>
  404bce:	3301      	adds	r3, #1
  404bd0:	4a5e      	ldr	r2, [pc, #376]	; (404d4c <_svfprintf_r+0x568>)
  404bd2:	9326      	str	r3, [sp, #152]	; 0x98
  404bd4:	3410      	adds	r4, #16
  404bd6:	2b07      	cmp	r3, #7
  404bd8:	9427      	str	r4, [sp, #156]	; 0x9c
  404bda:	e888 0044 	stmia.w	r8, {r2, r6}
  404bde:	ddf1      	ble.n	404bc4 <_svfprintf_r+0x3e0>
  404be0:	aa25      	add	r2, sp, #148	; 0x94
  404be2:	4659      	mov	r1, fp
  404be4:	4638      	mov	r0, r7
  404be6:	f003 fac3 	bl	408170 <__ssprint_r>
  404bea:	2800      	cmp	r0, #0
  404bec:	f47f aecc 	bne.w	404988 <_svfprintf_r+0x1a4>
  404bf0:	3d10      	subs	r5, #16
  404bf2:	2d10      	cmp	r5, #16
  404bf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bf8:	46c8      	mov	r8, r9
  404bfa:	dce8      	bgt.n	404bce <_svfprintf_r+0x3ea>
  404bfc:	3301      	adds	r3, #1
  404bfe:	4a53      	ldr	r2, [pc, #332]	; (404d4c <_svfprintf_r+0x568>)
  404c00:	9326      	str	r3, [sp, #152]	; 0x98
  404c02:	442c      	add	r4, r5
  404c04:	2b07      	cmp	r3, #7
  404c06:	9427      	str	r4, [sp, #156]	; 0x9c
  404c08:	e888 0024 	stmia.w	r8, {r2, r5}
  404c0c:	dd08      	ble.n	404c20 <_svfprintf_r+0x43c>
  404c0e:	aa25      	add	r2, sp, #148	; 0x94
  404c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c12:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c14:	f003 faac 	bl	408170 <__ssprint_r>
  404c18:	2800      	cmp	r0, #0
  404c1a:	f47f aeb5 	bne.w	404988 <_svfprintf_r+0x1a4>
  404c1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404c22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404c24:	9908      	ldr	r1, [sp, #32]
  404c26:	428a      	cmp	r2, r1
  404c28:	bfac      	ite	ge
  404c2a:	189b      	addge	r3, r3, r2
  404c2c:	185b      	addlt	r3, r3, r1
  404c2e:	9309      	str	r3, [sp, #36]	; 0x24
  404c30:	2c00      	cmp	r4, #0
  404c32:	f040 830a 	bne.w	40524a <_svfprintf_r+0xa66>
  404c36:	2300      	movs	r3, #0
  404c38:	9326      	str	r3, [sp, #152]	; 0x98
  404c3a:	46c8      	mov	r8, r9
  404c3c:	e5f9      	b.n	404832 <_svfprintf_r+0x4e>
  404c3e:	9311      	str	r3, [sp, #68]	; 0x44
  404c40:	f01b 0320 	ands.w	r3, fp, #32
  404c44:	f040 81e2 	bne.w	40500c <_svfprintf_r+0x828>
  404c48:	f01b 0210 	ands.w	r2, fp, #16
  404c4c:	f040 842c 	bne.w	4054a8 <_svfprintf_r+0xcc4>
  404c50:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404c54:	f000 8428 	beq.w	4054a8 <_svfprintf_r+0xcc4>
  404c58:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404c5a:	4613      	mov	r3, r2
  404c5c:	460a      	mov	r2, r1
  404c5e:	3204      	adds	r2, #4
  404c60:	880c      	ldrh	r4, [r1, #0]
  404c62:	920f      	str	r2, [sp, #60]	; 0x3c
  404c64:	2500      	movs	r5, #0
  404c66:	e6b0      	b.n	4049ca <_svfprintf_r+0x1e6>
  404c68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c6a:	9311      	str	r3, [sp, #68]	; 0x44
  404c6c:	6816      	ldr	r6, [r2, #0]
  404c6e:	2400      	movs	r4, #0
  404c70:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404c74:	1d15      	adds	r5, r2, #4
  404c76:	2e00      	cmp	r6, #0
  404c78:	f000 86a5 	beq.w	4059c6 <_svfprintf_r+0x11e2>
  404c7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404c7e:	1c53      	adds	r3, r2, #1
  404c80:	f000 8607 	beq.w	405892 <_svfprintf_r+0x10ae>
  404c84:	4621      	mov	r1, r4
  404c86:	4630      	mov	r0, r6
  404c88:	f002 fbca 	bl	407420 <memchr>
  404c8c:	2800      	cmp	r0, #0
  404c8e:	f000 86df 	beq.w	405a50 <_svfprintf_r+0x126c>
  404c92:	1b83      	subs	r3, r0, r6
  404c94:	930e      	str	r3, [sp, #56]	; 0x38
  404c96:	940a      	str	r4, [sp, #40]	; 0x28
  404c98:	950f      	str	r5, [sp, #60]	; 0x3c
  404c9a:	f8cd b01c 	str.w	fp, [sp, #28]
  404c9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ca2:	9308      	str	r3, [sp, #32]
  404ca4:	9412      	str	r4, [sp, #72]	; 0x48
  404ca6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404caa:	e6b3      	b.n	404a14 <_svfprintf_r+0x230>
  404cac:	f89a 3000 	ldrb.w	r3, [sl]
  404cb0:	2201      	movs	r2, #1
  404cb2:	212b      	movs	r1, #43	; 0x2b
  404cb4:	e5ee      	b.n	404894 <_svfprintf_r+0xb0>
  404cb6:	f04b 0b20 	orr.w	fp, fp, #32
  404cba:	f89a 3000 	ldrb.w	r3, [sl]
  404cbe:	e5e9      	b.n	404894 <_svfprintf_r+0xb0>
  404cc0:	9311      	str	r3, [sp, #68]	; 0x44
  404cc2:	2a00      	cmp	r2, #0
  404cc4:	f040 878d 	bne.w	405be2 <_svfprintf_r+0x13fe>
  404cc8:	4b22      	ldr	r3, [pc, #136]	; (404d54 <_svfprintf_r+0x570>)
  404cca:	9318      	str	r3, [sp, #96]	; 0x60
  404ccc:	f01b 0f20 	tst.w	fp, #32
  404cd0:	f040 8111 	bne.w	404ef6 <_svfprintf_r+0x712>
  404cd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cd6:	f01b 0f10 	tst.w	fp, #16
  404cda:	4613      	mov	r3, r2
  404cdc:	f040 83df 	bne.w	40549e <_svfprintf_r+0xcba>
  404ce0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404ce4:	f000 83db 	beq.w	40549e <_svfprintf_r+0xcba>
  404ce8:	3304      	adds	r3, #4
  404cea:	8814      	ldrh	r4, [r2, #0]
  404cec:	930f      	str	r3, [sp, #60]	; 0x3c
  404cee:	2500      	movs	r5, #0
  404cf0:	f01b 0f01 	tst.w	fp, #1
  404cf4:	f000 810c 	beq.w	404f10 <_svfprintf_r+0x72c>
  404cf8:	ea54 0305 	orrs.w	r3, r4, r5
  404cfc:	f000 8108 	beq.w	404f10 <_svfprintf_r+0x72c>
  404d00:	2330      	movs	r3, #48	; 0x30
  404d02:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404d06:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404d0a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404d0e:	f04b 0b02 	orr.w	fp, fp, #2
  404d12:	2302      	movs	r3, #2
  404d14:	e659      	b.n	4049ca <_svfprintf_r+0x1e6>
  404d16:	f89a 3000 	ldrb.w	r3, [sl]
  404d1a:	2900      	cmp	r1, #0
  404d1c:	f47f adba 	bne.w	404894 <_svfprintf_r+0xb0>
  404d20:	2201      	movs	r2, #1
  404d22:	2120      	movs	r1, #32
  404d24:	e5b6      	b.n	404894 <_svfprintf_r+0xb0>
  404d26:	f04b 0b01 	orr.w	fp, fp, #1
  404d2a:	f89a 3000 	ldrb.w	r3, [sl]
  404d2e:	e5b1      	b.n	404894 <_svfprintf_r+0xb0>
  404d30:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404d32:	6823      	ldr	r3, [r4, #0]
  404d34:	930d      	str	r3, [sp, #52]	; 0x34
  404d36:	4618      	mov	r0, r3
  404d38:	2800      	cmp	r0, #0
  404d3a:	4623      	mov	r3, r4
  404d3c:	f103 0304 	add.w	r3, r3, #4
  404d40:	f6ff ae0a 	blt.w	404958 <_svfprintf_r+0x174>
  404d44:	930f      	str	r3, [sp, #60]	; 0x3c
  404d46:	f89a 3000 	ldrb.w	r3, [sl]
  404d4a:	e5a3      	b.n	404894 <_svfprintf_r+0xb0>
  404d4c:	00409a78 	.word	0x00409a78
  404d50:	00409a88 	.word	0x00409a88
  404d54:	00409a58 	.word	0x00409a58
  404d58:	f04b 0b10 	orr.w	fp, fp, #16
  404d5c:	f01b 0f20 	tst.w	fp, #32
  404d60:	9311      	str	r3, [sp, #68]	; 0x44
  404d62:	f43f ae23 	beq.w	4049ac <_svfprintf_r+0x1c8>
  404d66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404d68:	3507      	adds	r5, #7
  404d6a:	f025 0307 	bic.w	r3, r5, #7
  404d6e:	f103 0208 	add.w	r2, r3, #8
  404d72:	e9d3 4500 	ldrd	r4, r5, [r3]
  404d76:	920f      	str	r2, [sp, #60]	; 0x3c
  404d78:	2301      	movs	r3, #1
  404d7a:	e626      	b.n	4049ca <_svfprintf_r+0x1e6>
  404d7c:	f89a 3000 	ldrb.w	r3, [sl]
  404d80:	2b2a      	cmp	r3, #42	; 0x2a
  404d82:	f10a 0401 	add.w	r4, sl, #1
  404d86:	f000 871f 	beq.w	405bc8 <_svfprintf_r+0x13e4>
  404d8a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404d8e:	2809      	cmp	r0, #9
  404d90:	46a2      	mov	sl, r4
  404d92:	f200 86ab 	bhi.w	405aec <_svfprintf_r+0x1308>
  404d96:	2300      	movs	r3, #0
  404d98:	461c      	mov	r4, r3
  404d9a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404d9e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404da2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404da6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404daa:	2809      	cmp	r0, #9
  404dac:	d9f5      	bls.n	404d9a <_svfprintf_r+0x5b6>
  404dae:	940a      	str	r4, [sp, #40]	; 0x28
  404db0:	e572      	b.n	404898 <_svfprintf_r+0xb4>
  404db2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404db6:	f89a 3000 	ldrb.w	r3, [sl]
  404dba:	e56b      	b.n	404894 <_svfprintf_r+0xb0>
  404dbc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404dc0:	f89a 3000 	ldrb.w	r3, [sl]
  404dc4:	e566      	b.n	404894 <_svfprintf_r+0xb0>
  404dc6:	f89a 3000 	ldrb.w	r3, [sl]
  404dca:	2b6c      	cmp	r3, #108	; 0x6c
  404dcc:	bf03      	ittte	eq
  404dce:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404dd2:	f04b 0b20 	orreq.w	fp, fp, #32
  404dd6:	f10a 0a01 	addeq.w	sl, sl, #1
  404dda:	f04b 0b10 	orrne.w	fp, fp, #16
  404dde:	e559      	b.n	404894 <_svfprintf_r+0xb0>
  404de0:	2a00      	cmp	r2, #0
  404de2:	f040 8709 	bne.w	405bf8 <_svfprintf_r+0x1414>
  404de6:	f01b 0f20 	tst.w	fp, #32
  404dea:	f040 84f7 	bne.w	4057dc <_svfprintf_r+0xff8>
  404dee:	f01b 0f10 	tst.w	fp, #16
  404df2:	f040 84aa 	bne.w	40574a <_svfprintf_r+0xf66>
  404df6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404dfa:	f000 84a6 	beq.w	40574a <_svfprintf_r+0xf66>
  404dfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e00:	6813      	ldr	r3, [r2, #0]
  404e02:	3204      	adds	r2, #4
  404e04:	920f      	str	r2, [sp, #60]	; 0x3c
  404e06:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404e0a:	801a      	strh	r2, [r3, #0]
  404e0c:	e511      	b.n	404832 <_svfprintf_r+0x4e>
  404e0e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404e10:	4bb2      	ldr	r3, [pc, #712]	; (4050dc <_svfprintf_r+0x8f8>)
  404e12:	680c      	ldr	r4, [r1, #0]
  404e14:	9318      	str	r3, [sp, #96]	; 0x60
  404e16:	2230      	movs	r2, #48	; 0x30
  404e18:	2378      	movs	r3, #120	; 0x78
  404e1a:	3104      	adds	r1, #4
  404e1c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404e20:	9311      	str	r3, [sp, #68]	; 0x44
  404e22:	f04b 0b02 	orr.w	fp, fp, #2
  404e26:	910f      	str	r1, [sp, #60]	; 0x3c
  404e28:	2500      	movs	r5, #0
  404e2a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404e2e:	2302      	movs	r3, #2
  404e30:	e5cb      	b.n	4049ca <_svfprintf_r+0x1e6>
  404e32:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404e34:	9311      	str	r3, [sp, #68]	; 0x44
  404e36:	680a      	ldr	r2, [r1, #0]
  404e38:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404e3c:	2300      	movs	r3, #0
  404e3e:	460a      	mov	r2, r1
  404e40:	461f      	mov	r7, r3
  404e42:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404e46:	3204      	adds	r2, #4
  404e48:	2301      	movs	r3, #1
  404e4a:	9308      	str	r3, [sp, #32]
  404e4c:	f8cd b01c 	str.w	fp, [sp, #28]
  404e50:	970a      	str	r7, [sp, #40]	; 0x28
  404e52:	9712      	str	r7, [sp, #72]	; 0x48
  404e54:	920f      	str	r2, [sp, #60]	; 0x3c
  404e56:	930e      	str	r3, [sp, #56]	; 0x38
  404e58:	ae28      	add	r6, sp, #160	; 0xa0
  404e5a:	e5df      	b.n	404a1c <_svfprintf_r+0x238>
  404e5c:	9311      	str	r3, [sp, #68]	; 0x44
  404e5e:	2a00      	cmp	r2, #0
  404e60:	f040 86e2 	bne.w	405c28 <_svfprintf_r+0x1444>
  404e64:	f01b 0f20 	tst.w	fp, #32
  404e68:	d15d      	bne.n	404f26 <_svfprintf_r+0x742>
  404e6a:	f01b 0f10 	tst.w	fp, #16
  404e6e:	f040 8306 	bne.w	40547e <_svfprintf_r+0xc9a>
  404e72:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404e76:	f000 8302 	beq.w	40547e <_svfprintf_r+0xc9a>
  404e7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404e7c:	f9b1 4000 	ldrsh.w	r4, [r1]
  404e80:	3104      	adds	r1, #4
  404e82:	17e5      	asrs	r5, r4, #31
  404e84:	4622      	mov	r2, r4
  404e86:	462b      	mov	r3, r5
  404e88:	910f      	str	r1, [sp, #60]	; 0x3c
  404e8a:	2a00      	cmp	r2, #0
  404e8c:	f173 0300 	sbcs.w	r3, r3, #0
  404e90:	db58      	blt.n	404f44 <_svfprintf_r+0x760>
  404e92:	990a      	ldr	r1, [sp, #40]	; 0x28
  404e94:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404e98:	1c4a      	adds	r2, r1, #1
  404e9a:	f04f 0301 	mov.w	r3, #1
  404e9e:	f47f ad9b 	bne.w	4049d8 <_svfprintf_r+0x1f4>
  404ea2:	ea54 0205 	orrs.w	r2, r4, r5
  404ea6:	f000 81dc 	beq.w	405262 <_svfprintf_r+0xa7e>
  404eaa:	f8cd b01c 	str.w	fp, [sp, #28]
  404eae:	2b01      	cmp	r3, #1
  404eb0:	f000 8278 	beq.w	4053a4 <_svfprintf_r+0xbc0>
  404eb4:	2b02      	cmp	r3, #2
  404eb6:	f040 8203 	bne.w	4052c0 <_svfprintf_r+0xadc>
  404eba:	9818      	ldr	r0, [sp, #96]	; 0x60
  404ebc:	464e      	mov	r6, r9
  404ebe:	0923      	lsrs	r3, r4, #4
  404ec0:	f004 010f 	and.w	r1, r4, #15
  404ec4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404ec8:	092a      	lsrs	r2, r5, #4
  404eca:	461c      	mov	r4, r3
  404ecc:	4615      	mov	r5, r2
  404ece:	5c43      	ldrb	r3, [r0, r1]
  404ed0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404ed4:	ea54 0305 	orrs.w	r3, r4, r5
  404ed8:	d1f1      	bne.n	404ebe <_svfprintf_r+0x6da>
  404eda:	eba9 0306 	sub.w	r3, r9, r6
  404ede:	930e      	str	r3, [sp, #56]	; 0x38
  404ee0:	e590      	b.n	404a04 <_svfprintf_r+0x220>
  404ee2:	9311      	str	r3, [sp, #68]	; 0x44
  404ee4:	2a00      	cmp	r2, #0
  404ee6:	f040 869b 	bne.w	405c20 <_svfprintf_r+0x143c>
  404eea:	4b7d      	ldr	r3, [pc, #500]	; (4050e0 <_svfprintf_r+0x8fc>)
  404eec:	9318      	str	r3, [sp, #96]	; 0x60
  404eee:	f01b 0f20 	tst.w	fp, #32
  404ef2:	f43f aeef 	beq.w	404cd4 <_svfprintf_r+0x4f0>
  404ef6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404ef8:	3507      	adds	r5, #7
  404efa:	f025 0307 	bic.w	r3, r5, #7
  404efe:	f103 0208 	add.w	r2, r3, #8
  404f02:	f01b 0f01 	tst.w	fp, #1
  404f06:	920f      	str	r2, [sp, #60]	; 0x3c
  404f08:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f0c:	f47f aef4 	bne.w	404cf8 <_svfprintf_r+0x514>
  404f10:	2302      	movs	r3, #2
  404f12:	e55a      	b.n	4049ca <_svfprintf_r+0x1e6>
  404f14:	9311      	str	r3, [sp, #68]	; 0x44
  404f16:	2a00      	cmp	r2, #0
  404f18:	f040 867e 	bne.w	405c18 <_svfprintf_r+0x1434>
  404f1c:	f04b 0b10 	orr.w	fp, fp, #16
  404f20:	f01b 0f20 	tst.w	fp, #32
  404f24:	d0a1      	beq.n	404e6a <_svfprintf_r+0x686>
  404f26:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404f28:	3507      	adds	r5, #7
  404f2a:	f025 0507 	bic.w	r5, r5, #7
  404f2e:	e9d5 2300 	ldrd	r2, r3, [r5]
  404f32:	2a00      	cmp	r2, #0
  404f34:	f105 0108 	add.w	r1, r5, #8
  404f38:	461d      	mov	r5, r3
  404f3a:	f173 0300 	sbcs.w	r3, r3, #0
  404f3e:	910f      	str	r1, [sp, #60]	; 0x3c
  404f40:	4614      	mov	r4, r2
  404f42:	daa6      	bge.n	404e92 <_svfprintf_r+0x6ae>
  404f44:	272d      	movs	r7, #45	; 0x2d
  404f46:	4264      	negs	r4, r4
  404f48:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404f4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404f50:	2301      	movs	r3, #1
  404f52:	e53d      	b.n	4049d0 <_svfprintf_r+0x1ec>
  404f54:	9311      	str	r3, [sp, #68]	; 0x44
  404f56:	2a00      	cmp	r2, #0
  404f58:	f040 865a 	bne.w	405c10 <_svfprintf_r+0x142c>
  404f5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404f5e:	3507      	adds	r5, #7
  404f60:	f025 0307 	bic.w	r3, r5, #7
  404f64:	f103 0208 	add.w	r2, r3, #8
  404f68:	920f      	str	r2, [sp, #60]	; 0x3c
  404f6a:	681a      	ldr	r2, [r3, #0]
  404f6c:	9214      	str	r2, [sp, #80]	; 0x50
  404f6e:	685b      	ldr	r3, [r3, #4]
  404f70:	9315      	str	r3, [sp, #84]	; 0x54
  404f72:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404f74:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404f76:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404f7a:	4628      	mov	r0, r5
  404f7c:	4621      	mov	r1, r4
  404f7e:	f04f 32ff 	mov.w	r2, #4294967295
  404f82:	4b58      	ldr	r3, [pc, #352]	; (4050e4 <_svfprintf_r+0x900>)
  404f84:	f003 fe54 	bl	408c30 <__aeabi_dcmpun>
  404f88:	2800      	cmp	r0, #0
  404f8a:	f040 8348 	bne.w	40561e <_svfprintf_r+0xe3a>
  404f8e:	4628      	mov	r0, r5
  404f90:	4621      	mov	r1, r4
  404f92:	f04f 32ff 	mov.w	r2, #4294967295
  404f96:	4b53      	ldr	r3, [pc, #332]	; (4050e4 <_svfprintf_r+0x900>)
  404f98:	f003 fe2c 	bl	408bf4 <__aeabi_dcmple>
  404f9c:	2800      	cmp	r0, #0
  404f9e:	f040 833e 	bne.w	40561e <_svfprintf_r+0xe3a>
  404fa2:	a814      	add	r0, sp, #80	; 0x50
  404fa4:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404fa6:	f003 fe1b 	bl	408be0 <__aeabi_dcmplt>
  404faa:	2800      	cmp	r0, #0
  404fac:	f040 852f 	bne.w	405a0e <_svfprintf_r+0x122a>
  404fb0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404fb4:	4e4c      	ldr	r6, [pc, #304]	; (4050e8 <_svfprintf_r+0x904>)
  404fb6:	4b4d      	ldr	r3, [pc, #308]	; (4050ec <_svfprintf_r+0x908>)
  404fb8:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404fbc:	9007      	str	r0, [sp, #28]
  404fbe:	9811      	ldr	r0, [sp, #68]	; 0x44
  404fc0:	2203      	movs	r2, #3
  404fc2:	2100      	movs	r1, #0
  404fc4:	9208      	str	r2, [sp, #32]
  404fc6:	910a      	str	r1, [sp, #40]	; 0x28
  404fc8:	2847      	cmp	r0, #71	; 0x47
  404fca:	bfd8      	it	le
  404fcc:	461e      	movle	r6, r3
  404fce:	920e      	str	r2, [sp, #56]	; 0x38
  404fd0:	9112      	str	r1, [sp, #72]	; 0x48
  404fd2:	e51f      	b.n	404a14 <_svfprintf_r+0x230>
  404fd4:	f04b 0b08 	orr.w	fp, fp, #8
  404fd8:	f89a 3000 	ldrb.w	r3, [sl]
  404fdc:	e45a      	b.n	404894 <_svfprintf_r+0xb0>
  404fde:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404fe2:	2300      	movs	r3, #0
  404fe4:	461c      	mov	r4, r3
  404fe6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404fea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404fee:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404ff2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404ff6:	2809      	cmp	r0, #9
  404ff8:	d9f5      	bls.n	404fe6 <_svfprintf_r+0x802>
  404ffa:	940d      	str	r4, [sp, #52]	; 0x34
  404ffc:	e44c      	b.n	404898 <_svfprintf_r+0xb4>
  404ffe:	f04b 0b10 	orr.w	fp, fp, #16
  405002:	9311      	str	r3, [sp, #68]	; 0x44
  405004:	f01b 0320 	ands.w	r3, fp, #32
  405008:	f43f ae1e 	beq.w	404c48 <_svfprintf_r+0x464>
  40500c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40500e:	3507      	adds	r5, #7
  405010:	f025 0307 	bic.w	r3, r5, #7
  405014:	f103 0208 	add.w	r2, r3, #8
  405018:	e9d3 4500 	ldrd	r4, r5, [r3]
  40501c:	920f      	str	r2, [sp, #60]	; 0x3c
  40501e:	2300      	movs	r3, #0
  405020:	e4d3      	b.n	4049ca <_svfprintf_r+0x1e6>
  405022:	9311      	str	r3, [sp, #68]	; 0x44
  405024:	2a00      	cmp	r2, #0
  405026:	f040 85e0 	bne.w	405bea <_svfprintf_r+0x1406>
  40502a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40502c:	2a00      	cmp	r2, #0
  40502e:	f43f aca4 	beq.w	40497a <_svfprintf_r+0x196>
  405032:	2300      	movs	r3, #0
  405034:	2101      	movs	r1, #1
  405036:	461f      	mov	r7, r3
  405038:	9108      	str	r1, [sp, #32]
  40503a:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40503e:	f8cd b01c 	str.w	fp, [sp, #28]
  405042:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405046:	930a      	str	r3, [sp, #40]	; 0x28
  405048:	9312      	str	r3, [sp, #72]	; 0x48
  40504a:	910e      	str	r1, [sp, #56]	; 0x38
  40504c:	ae28      	add	r6, sp, #160	; 0xa0
  40504e:	e4e5      	b.n	404a1c <_svfprintf_r+0x238>
  405050:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405052:	e535      	b.n	404ac0 <_svfprintf_r+0x2dc>
  405054:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405056:	2b65      	cmp	r3, #101	; 0x65
  405058:	f340 80a6 	ble.w	4051a8 <_svfprintf_r+0x9c4>
  40505c:	a814      	add	r0, sp, #80	; 0x50
  40505e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  405060:	f003 fdb4 	bl	408bcc <__aeabi_dcmpeq>
  405064:	2800      	cmp	r0, #0
  405066:	f000 814f 	beq.w	405308 <_svfprintf_r+0xb24>
  40506a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40506c:	4a20      	ldr	r2, [pc, #128]	; (4050f0 <_svfprintf_r+0x90c>)
  40506e:	f8c8 2000 	str.w	r2, [r8]
  405072:	3301      	adds	r3, #1
  405074:	3401      	adds	r4, #1
  405076:	2201      	movs	r2, #1
  405078:	2b07      	cmp	r3, #7
  40507a:	9427      	str	r4, [sp, #156]	; 0x9c
  40507c:	9326      	str	r3, [sp, #152]	; 0x98
  40507e:	f8c8 2004 	str.w	r2, [r8, #4]
  405082:	f300 836a 	bgt.w	40575a <_svfprintf_r+0xf76>
  405086:	f108 0808 	add.w	r8, r8, #8
  40508a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40508c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40508e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405090:	4293      	cmp	r3, r2
  405092:	db03      	blt.n	40509c <_svfprintf_r+0x8b8>
  405094:	9b07      	ldr	r3, [sp, #28]
  405096:	07dd      	lsls	r5, r3, #31
  405098:	f57f ad84 	bpl.w	404ba4 <_svfprintf_r+0x3c0>
  40509c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40509e:	9919      	ldr	r1, [sp, #100]	; 0x64
  4050a0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4050a2:	f8c8 2000 	str.w	r2, [r8]
  4050a6:	3301      	adds	r3, #1
  4050a8:	440c      	add	r4, r1
  4050aa:	2b07      	cmp	r3, #7
  4050ac:	f8c8 1004 	str.w	r1, [r8, #4]
  4050b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4050b2:	9326      	str	r3, [sp, #152]	; 0x98
  4050b4:	f300 839e 	bgt.w	4057f4 <_svfprintf_r+0x1010>
  4050b8:	f108 0808 	add.w	r8, r8, #8
  4050bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4050be:	1e5e      	subs	r6, r3, #1
  4050c0:	2e00      	cmp	r6, #0
  4050c2:	f77f ad6f 	ble.w	404ba4 <_svfprintf_r+0x3c0>
  4050c6:	2e10      	cmp	r6, #16
  4050c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050ca:	4d0a      	ldr	r5, [pc, #40]	; (4050f4 <_svfprintf_r+0x910>)
  4050cc:	f340 81f5 	ble.w	4054ba <_svfprintf_r+0xcd6>
  4050d0:	4622      	mov	r2, r4
  4050d2:	2710      	movs	r7, #16
  4050d4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4050d8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4050da:	e013      	b.n	405104 <_svfprintf_r+0x920>
  4050dc:	00409a58 	.word	0x00409a58
  4050e0:	00409a44 	.word	0x00409a44
  4050e4:	7fefffff 	.word	0x7fefffff
  4050e8:	00409a38 	.word	0x00409a38
  4050ec:	00409a34 	.word	0x00409a34
  4050f0:	00409a74 	.word	0x00409a74
  4050f4:	00409a88 	.word	0x00409a88
  4050f8:	f108 0808 	add.w	r8, r8, #8
  4050fc:	3e10      	subs	r6, #16
  4050fe:	2e10      	cmp	r6, #16
  405100:	f340 81da 	ble.w	4054b8 <_svfprintf_r+0xcd4>
  405104:	3301      	adds	r3, #1
  405106:	3210      	adds	r2, #16
  405108:	2b07      	cmp	r3, #7
  40510a:	9227      	str	r2, [sp, #156]	; 0x9c
  40510c:	9326      	str	r3, [sp, #152]	; 0x98
  40510e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405112:	ddf1      	ble.n	4050f8 <_svfprintf_r+0x914>
  405114:	aa25      	add	r2, sp, #148	; 0x94
  405116:	4621      	mov	r1, r4
  405118:	4658      	mov	r0, fp
  40511a:	f003 f829 	bl	408170 <__ssprint_r>
  40511e:	2800      	cmp	r0, #0
  405120:	f47f ac32 	bne.w	404988 <_svfprintf_r+0x1a4>
  405124:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405126:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405128:	46c8      	mov	r8, r9
  40512a:	e7e7      	b.n	4050fc <_svfprintf_r+0x918>
  40512c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40512e:	9a08      	ldr	r2, [sp, #32]
  405130:	1a9f      	subs	r7, r3, r2
  405132:	2f00      	cmp	r7, #0
  405134:	f77f ace7 	ble.w	404b06 <_svfprintf_r+0x322>
  405138:	2f10      	cmp	r7, #16
  40513a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40513c:	4db6      	ldr	r5, [pc, #728]	; (405418 <_svfprintf_r+0xc34>)
  40513e:	dd27      	ble.n	405190 <_svfprintf_r+0x9ac>
  405140:	4642      	mov	r2, r8
  405142:	4621      	mov	r1, r4
  405144:	46b0      	mov	r8, r6
  405146:	f04f 0b10 	mov.w	fp, #16
  40514a:	462e      	mov	r6, r5
  40514c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40514e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405150:	e004      	b.n	40515c <_svfprintf_r+0x978>
  405152:	3f10      	subs	r7, #16
  405154:	2f10      	cmp	r7, #16
  405156:	f102 0208 	add.w	r2, r2, #8
  40515a:	dd15      	ble.n	405188 <_svfprintf_r+0x9a4>
  40515c:	3301      	adds	r3, #1
  40515e:	3110      	adds	r1, #16
  405160:	2b07      	cmp	r3, #7
  405162:	9127      	str	r1, [sp, #156]	; 0x9c
  405164:	9326      	str	r3, [sp, #152]	; 0x98
  405166:	e882 0840 	stmia.w	r2, {r6, fp}
  40516a:	ddf2      	ble.n	405152 <_svfprintf_r+0x96e>
  40516c:	aa25      	add	r2, sp, #148	; 0x94
  40516e:	4629      	mov	r1, r5
  405170:	4620      	mov	r0, r4
  405172:	f002 fffd 	bl	408170 <__ssprint_r>
  405176:	2800      	cmp	r0, #0
  405178:	f47f ac06 	bne.w	404988 <_svfprintf_r+0x1a4>
  40517c:	3f10      	subs	r7, #16
  40517e:	2f10      	cmp	r7, #16
  405180:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405182:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405184:	464a      	mov	r2, r9
  405186:	dce9      	bgt.n	40515c <_svfprintf_r+0x978>
  405188:	4635      	mov	r5, r6
  40518a:	460c      	mov	r4, r1
  40518c:	4646      	mov	r6, r8
  40518e:	4690      	mov	r8, r2
  405190:	3301      	adds	r3, #1
  405192:	443c      	add	r4, r7
  405194:	2b07      	cmp	r3, #7
  405196:	9427      	str	r4, [sp, #156]	; 0x9c
  405198:	9326      	str	r3, [sp, #152]	; 0x98
  40519a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40519e:	f300 8232 	bgt.w	405606 <_svfprintf_r+0xe22>
  4051a2:	f108 0808 	add.w	r8, r8, #8
  4051a6:	e4ae      	b.n	404b06 <_svfprintf_r+0x322>
  4051a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051aa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4051ac:	2b01      	cmp	r3, #1
  4051ae:	f340 81fe 	ble.w	4055ae <_svfprintf_r+0xdca>
  4051b2:	3701      	adds	r7, #1
  4051b4:	3401      	adds	r4, #1
  4051b6:	2301      	movs	r3, #1
  4051b8:	2f07      	cmp	r7, #7
  4051ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4051bc:	9726      	str	r7, [sp, #152]	; 0x98
  4051be:	f8c8 6000 	str.w	r6, [r8]
  4051c2:	f8c8 3004 	str.w	r3, [r8, #4]
  4051c6:	f300 8203 	bgt.w	4055d0 <_svfprintf_r+0xdec>
  4051ca:	f108 0808 	add.w	r8, r8, #8
  4051ce:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4051d0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4051d2:	f8c8 3000 	str.w	r3, [r8]
  4051d6:	3701      	adds	r7, #1
  4051d8:	4414      	add	r4, r2
  4051da:	2f07      	cmp	r7, #7
  4051dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4051de:	9726      	str	r7, [sp, #152]	; 0x98
  4051e0:	f8c8 2004 	str.w	r2, [r8, #4]
  4051e4:	f300 8200 	bgt.w	4055e8 <_svfprintf_r+0xe04>
  4051e8:	f108 0808 	add.w	r8, r8, #8
  4051ec:	a814      	add	r0, sp, #80	; 0x50
  4051ee:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4051f0:	f003 fcec 	bl	408bcc <__aeabi_dcmpeq>
  4051f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051f6:	2800      	cmp	r0, #0
  4051f8:	f040 8101 	bne.w	4053fe <_svfprintf_r+0xc1a>
  4051fc:	3b01      	subs	r3, #1
  4051fe:	3701      	adds	r7, #1
  405200:	3601      	adds	r6, #1
  405202:	441c      	add	r4, r3
  405204:	2f07      	cmp	r7, #7
  405206:	9726      	str	r7, [sp, #152]	; 0x98
  405208:	9427      	str	r4, [sp, #156]	; 0x9c
  40520a:	f8c8 6000 	str.w	r6, [r8]
  40520e:	f8c8 3004 	str.w	r3, [r8, #4]
  405212:	f300 8128 	bgt.w	405466 <_svfprintf_r+0xc82>
  405216:	f108 0808 	add.w	r8, r8, #8
  40521a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40521c:	f8c8 2004 	str.w	r2, [r8, #4]
  405220:	3701      	adds	r7, #1
  405222:	4414      	add	r4, r2
  405224:	ab21      	add	r3, sp, #132	; 0x84
  405226:	2f07      	cmp	r7, #7
  405228:	9427      	str	r4, [sp, #156]	; 0x9c
  40522a:	9726      	str	r7, [sp, #152]	; 0x98
  40522c:	f8c8 3000 	str.w	r3, [r8]
  405230:	f77f acb6 	ble.w	404ba0 <_svfprintf_r+0x3bc>
  405234:	aa25      	add	r2, sp, #148	; 0x94
  405236:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405238:	980c      	ldr	r0, [sp, #48]	; 0x30
  40523a:	f002 ff99 	bl	408170 <__ssprint_r>
  40523e:	2800      	cmp	r0, #0
  405240:	f47f aba2 	bne.w	404988 <_svfprintf_r+0x1a4>
  405244:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405246:	46c8      	mov	r8, r9
  405248:	e4ac      	b.n	404ba4 <_svfprintf_r+0x3c0>
  40524a:	aa25      	add	r2, sp, #148	; 0x94
  40524c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40524e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405250:	f002 ff8e 	bl	408170 <__ssprint_r>
  405254:	2800      	cmp	r0, #0
  405256:	f43f acee 	beq.w	404c36 <_svfprintf_r+0x452>
  40525a:	f7ff bb95 	b.w	404988 <_svfprintf_r+0x1a4>
  40525e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405262:	2b01      	cmp	r3, #1
  405264:	f000 8135 	beq.w	4054d2 <_svfprintf_r+0xcee>
  405268:	2b02      	cmp	r3, #2
  40526a:	d125      	bne.n	4052b8 <_svfprintf_r+0xad4>
  40526c:	f8cd b01c 	str.w	fp, [sp, #28]
  405270:	2400      	movs	r4, #0
  405272:	2500      	movs	r5, #0
  405274:	e621      	b.n	404eba <_svfprintf_r+0x6d6>
  405276:	aa25      	add	r2, sp, #148	; 0x94
  405278:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40527a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40527c:	f002 ff78 	bl	408170 <__ssprint_r>
  405280:	2800      	cmp	r0, #0
  405282:	f47f ab81 	bne.w	404988 <_svfprintf_r+0x1a4>
  405286:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405288:	46c8      	mov	r8, r9
  40528a:	e478      	b.n	404b7e <_svfprintf_r+0x39a>
  40528c:	aa25      	add	r2, sp, #148	; 0x94
  40528e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405290:	980c      	ldr	r0, [sp, #48]	; 0x30
  405292:	f002 ff6d 	bl	408170 <__ssprint_r>
  405296:	2800      	cmp	r0, #0
  405298:	f47f ab76 	bne.w	404988 <_svfprintf_r+0x1a4>
  40529c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40529e:	46c8      	mov	r8, r9
  4052a0:	e41e      	b.n	404ae0 <_svfprintf_r+0x2fc>
  4052a2:	aa25      	add	r2, sp, #148	; 0x94
  4052a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052a8:	f002 ff62 	bl	408170 <__ssprint_r>
  4052ac:	2800      	cmp	r0, #0
  4052ae:	f47f ab6b 	bne.w	404988 <_svfprintf_r+0x1a4>
  4052b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4052b4:	46c8      	mov	r8, r9
  4052b6:	e423      	b.n	404b00 <_svfprintf_r+0x31c>
  4052b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4052bc:	2400      	movs	r4, #0
  4052be:	2500      	movs	r5, #0
  4052c0:	4649      	mov	r1, r9
  4052c2:	e000      	b.n	4052c6 <_svfprintf_r+0xae2>
  4052c4:	4631      	mov	r1, r6
  4052c6:	08e2      	lsrs	r2, r4, #3
  4052c8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4052cc:	08e8      	lsrs	r0, r5, #3
  4052ce:	f004 0307 	and.w	r3, r4, #7
  4052d2:	4605      	mov	r5, r0
  4052d4:	4614      	mov	r4, r2
  4052d6:	3330      	adds	r3, #48	; 0x30
  4052d8:	ea54 0205 	orrs.w	r2, r4, r5
  4052dc:	f801 3c01 	strb.w	r3, [r1, #-1]
  4052e0:	f101 36ff 	add.w	r6, r1, #4294967295
  4052e4:	d1ee      	bne.n	4052c4 <_svfprintf_r+0xae0>
  4052e6:	9a07      	ldr	r2, [sp, #28]
  4052e8:	07d2      	lsls	r2, r2, #31
  4052ea:	f57f adf6 	bpl.w	404eda <_svfprintf_r+0x6f6>
  4052ee:	2b30      	cmp	r3, #48	; 0x30
  4052f0:	f43f adf3 	beq.w	404eda <_svfprintf_r+0x6f6>
  4052f4:	3902      	subs	r1, #2
  4052f6:	2330      	movs	r3, #48	; 0x30
  4052f8:	f806 3c01 	strb.w	r3, [r6, #-1]
  4052fc:	eba9 0301 	sub.w	r3, r9, r1
  405300:	930e      	str	r3, [sp, #56]	; 0x38
  405302:	460e      	mov	r6, r1
  405304:	f7ff bb7e 	b.w	404a04 <_svfprintf_r+0x220>
  405308:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40530a:	2900      	cmp	r1, #0
  40530c:	f340 822f 	ble.w	40576e <_svfprintf_r+0xf8a>
  405310:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405312:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405314:	4293      	cmp	r3, r2
  405316:	bfa8      	it	ge
  405318:	4613      	movge	r3, r2
  40531a:	2b00      	cmp	r3, #0
  40531c:	461f      	mov	r7, r3
  40531e:	dd0d      	ble.n	40533c <_svfprintf_r+0xb58>
  405320:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405322:	f8c8 6000 	str.w	r6, [r8]
  405326:	3301      	adds	r3, #1
  405328:	443c      	add	r4, r7
  40532a:	2b07      	cmp	r3, #7
  40532c:	9427      	str	r4, [sp, #156]	; 0x9c
  40532e:	f8c8 7004 	str.w	r7, [r8, #4]
  405332:	9326      	str	r3, [sp, #152]	; 0x98
  405334:	f300 8320 	bgt.w	405978 <_svfprintf_r+0x1194>
  405338:	f108 0808 	add.w	r8, r8, #8
  40533c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40533e:	2f00      	cmp	r7, #0
  405340:	bfa8      	it	ge
  405342:	1bdb      	subge	r3, r3, r7
  405344:	2b00      	cmp	r3, #0
  405346:	461f      	mov	r7, r3
  405348:	f340 80d7 	ble.w	4054fa <_svfprintf_r+0xd16>
  40534c:	2f10      	cmp	r7, #16
  40534e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405350:	4d31      	ldr	r5, [pc, #196]	; (405418 <_svfprintf_r+0xc34>)
  405352:	f340 81ee 	ble.w	405732 <_svfprintf_r+0xf4e>
  405356:	4642      	mov	r2, r8
  405358:	4621      	mov	r1, r4
  40535a:	46b0      	mov	r8, r6
  40535c:	f04f 0b10 	mov.w	fp, #16
  405360:	462e      	mov	r6, r5
  405362:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405364:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405366:	e004      	b.n	405372 <_svfprintf_r+0xb8e>
  405368:	3208      	adds	r2, #8
  40536a:	3f10      	subs	r7, #16
  40536c:	2f10      	cmp	r7, #16
  40536e:	f340 81dc 	ble.w	40572a <_svfprintf_r+0xf46>
  405372:	3301      	adds	r3, #1
  405374:	3110      	adds	r1, #16
  405376:	2b07      	cmp	r3, #7
  405378:	9127      	str	r1, [sp, #156]	; 0x9c
  40537a:	9326      	str	r3, [sp, #152]	; 0x98
  40537c:	e882 0840 	stmia.w	r2, {r6, fp}
  405380:	ddf2      	ble.n	405368 <_svfprintf_r+0xb84>
  405382:	aa25      	add	r2, sp, #148	; 0x94
  405384:	4629      	mov	r1, r5
  405386:	4620      	mov	r0, r4
  405388:	f002 fef2 	bl	408170 <__ssprint_r>
  40538c:	2800      	cmp	r0, #0
  40538e:	f47f aafb 	bne.w	404988 <_svfprintf_r+0x1a4>
  405392:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405394:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405396:	464a      	mov	r2, r9
  405398:	e7e7      	b.n	40536a <_svfprintf_r+0xb86>
  40539a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40539c:	930e      	str	r3, [sp, #56]	; 0x38
  40539e:	464e      	mov	r6, r9
  4053a0:	f7ff bb30 	b.w	404a04 <_svfprintf_r+0x220>
  4053a4:	2d00      	cmp	r5, #0
  4053a6:	bf08      	it	eq
  4053a8:	2c0a      	cmpeq	r4, #10
  4053aa:	f0c0 8090 	bcc.w	4054ce <_svfprintf_r+0xcea>
  4053ae:	464e      	mov	r6, r9
  4053b0:	4620      	mov	r0, r4
  4053b2:	4629      	mov	r1, r5
  4053b4:	220a      	movs	r2, #10
  4053b6:	2300      	movs	r3, #0
  4053b8:	f7fe fd0e 	bl	403dd8 <__aeabi_uldivmod>
  4053bc:	3230      	adds	r2, #48	; 0x30
  4053be:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4053c2:	4620      	mov	r0, r4
  4053c4:	4629      	mov	r1, r5
  4053c6:	2300      	movs	r3, #0
  4053c8:	220a      	movs	r2, #10
  4053ca:	f7fe fd05 	bl	403dd8 <__aeabi_uldivmod>
  4053ce:	4604      	mov	r4, r0
  4053d0:	460d      	mov	r5, r1
  4053d2:	ea54 0305 	orrs.w	r3, r4, r5
  4053d6:	d1eb      	bne.n	4053b0 <_svfprintf_r+0xbcc>
  4053d8:	eba9 0306 	sub.w	r3, r9, r6
  4053dc:	930e      	str	r3, [sp, #56]	; 0x38
  4053de:	f7ff bb11 	b.w	404a04 <_svfprintf_r+0x220>
  4053e2:	aa25      	add	r2, sp, #148	; 0x94
  4053e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4053e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4053e8:	f002 fec2 	bl	408170 <__ssprint_r>
  4053ec:	2800      	cmp	r0, #0
  4053ee:	f47f aacb 	bne.w	404988 <_svfprintf_r+0x1a4>
  4053f2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4053f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4053f8:	46c8      	mov	r8, r9
  4053fa:	f7ff bb61 	b.w	404ac0 <_svfprintf_r+0x2dc>
  4053fe:	1e5e      	subs	r6, r3, #1
  405400:	2e00      	cmp	r6, #0
  405402:	f77f af0a 	ble.w	40521a <_svfprintf_r+0xa36>
  405406:	2e10      	cmp	r6, #16
  405408:	4d03      	ldr	r5, [pc, #12]	; (405418 <_svfprintf_r+0xc34>)
  40540a:	dd23      	ble.n	405454 <_svfprintf_r+0xc70>
  40540c:	4622      	mov	r2, r4
  40540e:	f04f 0b10 	mov.w	fp, #16
  405412:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405414:	e007      	b.n	405426 <_svfprintf_r+0xc42>
  405416:	bf00      	nop
  405418:	00409a88 	.word	0x00409a88
  40541c:	3e10      	subs	r6, #16
  40541e:	2e10      	cmp	r6, #16
  405420:	f108 0808 	add.w	r8, r8, #8
  405424:	dd15      	ble.n	405452 <_svfprintf_r+0xc6e>
  405426:	3701      	adds	r7, #1
  405428:	3210      	adds	r2, #16
  40542a:	2f07      	cmp	r7, #7
  40542c:	9227      	str	r2, [sp, #156]	; 0x9c
  40542e:	9726      	str	r7, [sp, #152]	; 0x98
  405430:	e888 0820 	stmia.w	r8, {r5, fp}
  405434:	ddf2      	ble.n	40541c <_svfprintf_r+0xc38>
  405436:	aa25      	add	r2, sp, #148	; 0x94
  405438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40543a:	4620      	mov	r0, r4
  40543c:	f002 fe98 	bl	408170 <__ssprint_r>
  405440:	2800      	cmp	r0, #0
  405442:	f47f aaa1 	bne.w	404988 <_svfprintf_r+0x1a4>
  405446:	3e10      	subs	r6, #16
  405448:	2e10      	cmp	r6, #16
  40544a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40544c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40544e:	46c8      	mov	r8, r9
  405450:	dce9      	bgt.n	405426 <_svfprintf_r+0xc42>
  405452:	4614      	mov	r4, r2
  405454:	3701      	adds	r7, #1
  405456:	4434      	add	r4, r6
  405458:	2f07      	cmp	r7, #7
  40545a:	9427      	str	r4, [sp, #156]	; 0x9c
  40545c:	9726      	str	r7, [sp, #152]	; 0x98
  40545e:	e888 0060 	stmia.w	r8, {r5, r6}
  405462:	f77f aed8 	ble.w	405216 <_svfprintf_r+0xa32>
  405466:	aa25      	add	r2, sp, #148	; 0x94
  405468:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40546a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40546c:	f002 fe80 	bl	408170 <__ssprint_r>
  405470:	2800      	cmp	r0, #0
  405472:	f47f aa89 	bne.w	404988 <_svfprintf_r+0x1a4>
  405476:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405478:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40547a:	46c8      	mov	r8, r9
  40547c:	e6cd      	b.n	40521a <_svfprintf_r+0xa36>
  40547e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405480:	6814      	ldr	r4, [r2, #0]
  405482:	4613      	mov	r3, r2
  405484:	3304      	adds	r3, #4
  405486:	17e5      	asrs	r5, r4, #31
  405488:	930f      	str	r3, [sp, #60]	; 0x3c
  40548a:	4622      	mov	r2, r4
  40548c:	462b      	mov	r3, r5
  40548e:	e4fc      	b.n	404e8a <_svfprintf_r+0x6a6>
  405490:	3204      	adds	r2, #4
  405492:	681c      	ldr	r4, [r3, #0]
  405494:	920f      	str	r2, [sp, #60]	; 0x3c
  405496:	2301      	movs	r3, #1
  405498:	2500      	movs	r5, #0
  40549a:	f7ff ba96 	b.w	4049ca <_svfprintf_r+0x1e6>
  40549e:	681c      	ldr	r4, [r3, #0]
  4054a0:	3304      	adds	r3, #4
  4054a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4054a4:	2500      	movs	r5, #0
  4054a6:	e423      	b.n	404cf0 <_svfprintf_r+0x50c>
  4054a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4054aa:	460a      	mov	r2, r1
  4054ac:	3204      	adds	r2, #4
  4054ae:	680c      	ldr	r4, [r1, #0]
  4054b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4054b2:	2500      	movs	r5, #0
  4054b4:	f7ff ba89 	b.w	4049ca <_svfprintf_r+0x1e6>
  4054b8:	4614      	mov	r4, r2
  4054ba:	3301      	adds	r3, #1
  4054bc:	4434      	add	r4, r6
  4054be:	2b07      	cmp	r3, #7
  4054c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4054c2:	9326      	str	r3, [sp, #152]	; 0x98
  4054c4:	e888 0060 	stmia.w	r8, {r5, r6}
  4054c8:	f77f ab6a 	ble.w	404ba0 <_svfprintf_r+0x3bc>
  4054cc:	e6b2      	b.n	405234 <_svfprintf_r+0xa50>
  4054ce:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4054d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4054d6:	ae42      	add	r6, sp, #264	; 0x108
  4054d8:	3430      	adds	r4, #48	; 0x30
  4054da:	2301      	movs	r3, #1
  4054dc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4054e0:	930e      	str	r3, [sp, #56]	; 0x38
  4054e2:	f7ff ba8f 	b.w	404a04 <_svfprintf_r+0x220>
  4054e6:	aa25      	add	r2, sp, #148	; 0x94
  4054e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4054ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4054ec:	f002 fe40 	bl	408170 <__ssprint_r>
  4054f0:	2800      	cmp	r0, #0
  4054f2:	f47f aa49 	bne.w	404988 <_svfprintf_r+0x1a4>
  4054f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4054f8:	46c8      	mov	r8, r9
  4054fa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4054fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4054fe:	429a      	cmp	r2, r3
  405500:	db44      	blt.n	40558c <_svfprintf_r+0xda8>
  405502:	9b07      	ldr	r3, [sp, #28]
  405504:	07d9      	lsls	r1, r3, #31
  405506:	d441      	bmi.n	40558c <_svfprintf_r+0xda8>
  405508:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40550a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40550c:	1a9a      	subs	r2, r3, r2
  40550e:	1a1d      	subs	r5, r3, r0
  405510:	4295      	cmp	r5, r2
  405512:	bfa8      	it	ge
  405514:	4615      	movge	r5, r2
  405516:	2d00      	cmp	r5, #0
  405518:	dd0e      	ble.n	405538 <_svfprintf_r+0xd54>
  40551a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40551c:	f8c8 5004 	str.w	r5, [r8, #4]
  405520:	3101      	adds	r1, #1
  405522:	4406      	add	r6, r0
  405524:	442c      	add	r4, r5
  405526:	2907      	cmp	r1, #7
  405528:	f8c8 6000 	str.w	r6, [r8]
  40552c:	9427      	str	r4, [sp, #156]	; 0x9c
  40552e:	9126      	str	r1, [sp, #152]	; 0x98
  405530:	f300 823b 	bgt.w	4059aa <_svfprintf_r+0x11c6>
  405534:	f108 0808 	add.w	r8, r8, #8
  405538:	2d00      	cmp	r5, #0
  40553a:	bfac      	ite	ge
  40553c:	1b56      	subge	r6, r2, r5
  40553e:	4616      	movlt	r6, r2
  405540:	2e00      	cmp	r6, #0
  405542:	f77f ab2f 	ble.w	404ba4 <_svfprintf_r+0x3c0>
  405546:	2e10      	cmp	r6, #16
  405548:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40554a:	4db0      	ldr	r5, [pc, #704]	; (40580c <_svfprintf_r+0x1028>)
  40554c:	ddb5      	ble.n	4054ba <_svfprintf_r+0xcd6>
  40554e:	4622      	mov	r2, r4
  405550:	2710      	movs	r7, #16
  405552:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405556:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405558:	e004      	b.n	405564 <_svfprintf_r+0xd80>
  40555a:	f108 0808 	add.w	r8, r8, #8
  40555e:	3e10      	subs	r6, #16
  405560:	2e10      	cmp	r6, #16
  405562:	dda9      	ble.n	4054b8 <_svfprintf_r+0xcd4>
  405564:	3301      	adds	r3, #1
  405566:	3210      	adds	r2, #16
  405568:	2b07      	cmp	r3, #7
  40556a:	9227      	str	r2, [sp, #156]	; 0x9c
  40556c:	9326      	str	r3, [sp, #152]	; 0x98
  40556e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405572:	ddf2      	ble.n	40555a <_svfprintf_r+0xd76>
  405574:	aa25      	add	r2, sp, #148	; 0x94
  405576:	4621      	mov	r1, r4
  405578:	4658      	mov	r0, fp
  40557a:	f002 fdf9 	bl	408170 <__ssprint_r>
  40557e:	2800      	cmp	r0, #0
  405580:	f47f aa02 	bne.w	404988 <_svfprintf_r+0x1a4>
  405584:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405586:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405588:	46c8      	mov	r8, r9
  40558a:	e7e8      	b.n	40555e <_svfprintf_r+0xd7a>
  40558c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40558e:	9819      	ldr	r0, [sp, #100]	; 0x64
  405590:	991a      	ldr	r1, [sp, #104]	; 0x68
  405592:	f8c8 1000 	str.w	r1, [r8]
  405596:	3301      	adds	r3, #1
  405598:	4404      	add	r4, r0
  40559a:	2b07      	cmp	r3, #7
  40559c:	9427      	str	r4, [sp, #156]	; 0x9c
  40559e:	f8c8 0004 	str.w	r0, [r8, #4]
  4055a2:	9326      	str	r3, [sp, #152]	; 0x98
  4055a4:	f300 81f5 	bgt.w	405992 <_svfprintf_r+0x11ae>
  4055a8:	f108 0808 	add.w	r8, r8, #8
  4055ac:	e7ac      	b.n	405508 <_svfprintf_r+0xd24>
  4055ae:	9b07      	ldr	r3, [sp, #28]
  4055b0:	07da      	lsls	r2, r3, #31
  4055b2:	f53f adfe 	bmi.w	4051b2 <_svfprintf_r+0x9ce>
  4055b6:	3701      	adds	r7, #1
  4055b8:	3401      	adds	r4, #1
  4055ba:	2301      	movs	r3, #1
  4055bc:	2f07      	cmp	r7, #7
  4055be:	9427      	str	r4, [sp, #156]	; 0x9c
  4055c0:	9726      	str	r7, [sp, #152]	; 0x98
  4055c2:	f8c8 6000 	str.w	r6, [r8]
  4055c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4055ca:	f77f ae24 	ble.w	405216 <_svfprintf_r+0xa32>
  4055ce:	e74a      	b.n	405466 <_svfprintf_r+0xc82>
  4055d0:	aa25      	add	r2, sp, #148	; 0x94
  4055d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055d6:	f002 fdcb 	bl	408170 <__ssprint_r>
  4055da:	2800      	cmp	r0, #0
  4055dc:	f47f a9d4 	bne.w	404988 <_svfprintf_r+0x1a4>
  4055e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055e2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4055e4:	46c8      	mov	r8, r9
  4055e6:	e5f2      	b.n	4051ce <_svfprintf_r+0x9ea>
  4055e8:	aa25      	add	r2, sp, #148	; 0x94
  4055ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055ee:	f002 fdbf 	bl	408170 <__ssprint_r>
  4055f2:	2800      	cmp	r0, #0
  4055f4:	f47f a9c8 	bne.w	404988 <_svfprintf_r+0x1a4>
  4055f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055fa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4055fc:	46c8      	mov	r8, r9
  4055fe:	e5f5      	b.n	4051ec <_svfprintf_r+0xa08>
  405600:	464e      	mov	r6, r9
  405602:	f7ff b9ff 	b.w	404a04 <_svfprintf_r+0x220>
  405606:	aa25      	add	r2, sp, #148	; 0x94
  405608:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40560a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40560c:	f002 fdb0 	bl	408170 <__ssprint_r>
  405610:	2800      	cmp	r0, #0
  405612:	f47f a9b9 	bne.w	404988 <_svfprintf_r+0x1a4>
  405616:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405618:	46c8      	mov	r8, r9
  40561a:	f7ff ba74 	b.w	404b06 <_svfprintf_r+0x322>
  40561e:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405620:	4622      	mov	r2, r4
  405622:	4620      	mov	r0, r4
  405624:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405626:	4623      	mov	r3, r4
  405628:	4621      	mov	r1, r4
  40562a:	f003 fb01 	bl	408c30 <__aeabi_dcmpun>
  40562e:	2800      	cmp	r0, #0
  405630:	f040 8286 	bne.w	405b40 <_svfprintf_r+0x135c>
  405634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405636:	3301      	adds	r3, #1
  405638:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40563a:	f023 0320 	bic.w	r3, r3, #32
  40563e:	930e      	str	r3, [sp, #56]	; 0x38
  405640:	f000 81e2 	beq.w	405a08 <_svfprintf_r+0x1224>
  405644:	2b47      	cmp	r3, #71	; 0x47
  405646:	f000 811e 	beq.w	405886 <_svfprintf_r+0x10a2>
  40564a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40564e:	9307      	str	r3, [sp, #28]
  405650:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405652:	1e1f      	subs	r7, r3, #0
  405654:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405656:	9308      	str	r3, [sp, #32]
  405658:	bfbb      	ittet	lt
  40565a:	463b      	movlt	r3, r7
  40565c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  405660:	2300      	movge	r3, #0
  405662:	232d      	movlt	r3, #45	; 0x2d
  405664:	9310      	str	r3, [sp, #64]	; 0x40
  405666:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405668:	2b66      	cmp	r3, #102	; 0x66
  40566a:	f000 81bb 	beq.w	4059e4 <_svfprintf_r+0x1200>
  40566e:	2b46      	cmp	r3, #70	; 0x46
  405670:	f000 80df 	beq.w	405832 <_svfprintf_r+0x104e>
  405674:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405676:	9a08      	ldr	r2, [sp, #32]
  405678:	2b45      	cmp	r3, #69	; 0x45
  40567a:	bf0c      	ite	eq
  40567c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40567e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405680:	a823      	add	r0, sp, #140	; 0x8c
  405682:	a920      	add	r1, sp, #128	; 0x80
  405684:	bf08      	it	eq
  405686:	1c5d      	addeq	r5, r3, #1
  405688:	9004      	str	r0, [sp, #16]
  40568a:	9103      	str	r1, [sp, #12]
  40568c:	a81f      	add	r0, sp, #124	; 0x7c
  40568e:	2102      	movs	r1, #2
  405690:	463b      	mov	r3, r7
  405692:	9002      	str	r0, [sp, #8]
  405694:	9501      	str	r5, [sp, #4]
  405696:	9100      	str	r1, [sp, #0]
  405698:	980c      	ldr	r0, [sp, #48]	; 0x30
  40569a:	f000 fb6d 	bl	405d78 <_dtoa_r>
  40569e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056a0:	2b67      	cmp	r3, #103	; 0x67
  4056a2:	4606      	mov	r6, r0
  4056a4:	f040 81e0 	bne.w	405a68 <_svfprintf_r+0x1284>
  4056a8:	f01b 0f01 	tst.w	fp, #1
  4056ac:	f000 8246 	beq.w	405b3c <_svfprintf_r+0x1358>
  4056b0:	1974      	adds	r4, r6, r5
  4056b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4056b4:	9808      	ldr	r0, [sp, #32]
  4056b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4056b8:	4639      	mov	r1, r7
  4056ba:	f003 fa87 	bl	408bcc <__aeabi_dcmpeq>
  4056be:	2800      	cmp	r0, #0
  4056c0:	f040 8165 	bne.w	40598e <_svfprintf_r+0x11aa>
  4056c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4056c6:	42a3      	cmp	r3, r4
  4056c8:	d206      	bcs.n	4056d8 <_svfprintf_r+0xef4>
  4056ca:	2130      	movs	r1, #48	; 0x30
  4056cc:	1c5a      	adds	r2, r3, #1
  4056ce:	9223      	str	r2, [sp, #140]	; 0x8c
  4056d0:	7019      	strb	r1, [r3, #0]
  4056d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4056d4:	429c      	cmp	r4, r3
  4056d6:	d8f9      	bhi.n	4056cc <_svfprintf_r+0xee8>
  4056d8:	1b9b      	subs	r3, r3, r6
  4056da:	9313      	str	r3, [sp, #76]	; 0x4c
  4056dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4056de:	2b47      	cmp	r3, #71	; 0x47
  4056e0:	f000 80e9 	beq.w	4058b6 <_svfprintf_r+0x10d2>
  4056e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056e6:	2b65      	cmp	r3, #101	; 0x65
  4056e8:	f340 81cd 	ble.w	405a86 <_svfprintf_r+0x12a2>
  4056ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056ee:	2b66      	cmp	r3, #102	; 0x66
  4056f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4056f2:	9312      	str	r3, [sp, #72]	; 0x48
  4056f4:	f000 819e 	beq.w	405a34 <_svfprintf_r+0x1250>
  4056f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4056fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4056fc:	4619      	mov	r1, r3
  4056fe:	4291      	cmp	r1, r2
  405700:	f300 818a 	bgt.w	405a18 <_svfprintf_r+0x1234>
  405704:	f01b 0f01 	tst.w	fp, #1
  405708:	f040 8213 	bne.w	405b32 <_svfprintf_r+0x134e>
  40570c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405710:	9308      	str	r3, [sp, #32]
  405712:	2367      	movs	r3, #103	; 0x67
  405714:	920e      	str	r2, [sp, #56]	; 0x38
  405716:	9311      	str	r3, [sp, #68]	; 0x44
  405718:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40571a:	2b00      	cmp	r3, #0
  40571c:	f040 80c4 	bne.w	4058a8 <_svfprintf_r+0x10c4>
  405720:	930a      	str	r3, [sp, #40]	; 0x28
  405722:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405726:	f7ff b975 	b.w	404a14 <_svfprintf_r+0x230>
  40572a:	4635      	mov	r5, r6
  40572c:	460c      	mov	r4, r1
  40572e:	4646      	mov	r6, r8
  405730:	4690      	mov	r8, r2
  405732:	3301      	adds	r3, #1
  405734:	443c      	add	r4, r7
  405736:	2b07      	cmp	r3, #7
  405738:	9427      	str	r4, [sp, #156]	; 0x9c
  40573a:	9326      	str	r3, [sp, #152]	; 0x98
  40573c:	e888 00a0 	stmia.w	r8, {r5, r7}
  405740:	f73f aed1 	bgt.w	4054e6 <_svfprintf_r+0xd02>
  405744:	f108 0808 	add.w	r8, r8, #8
  405748:	e6d7      	b.n	4054fa <_svfprintf_r+0xd16>
  40574a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40574c:	6813      	ldr	r3, [r2, #0]
  40574e:	3204      	adds	r2, #4
  405750:	920f      	str	r2, [sp, #60]	; 0x3c
  405752:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405754:	601a      	str	r2, [r3, #0]
  405756:	f7ff b86c 	b.w	404832 <_svfprintf_r+0x4e>
  40575a:	aa25      	add	r2, sp, #148	; 0x94
  40575c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40575e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405760:	f002 fd06 	bl	408170 <__ssprint_r>
  405764:	2800      	cmp	r0, #0
  405766:	f47f a90f 	bne.w	404988 <_svfprintf_r+0x1a4>
  40576a:	46c8      	mov	r8, r9
  40576c:	e48d      	b.n	40508a <_svfprintf_r+0x8a6>
  40576e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405770:	4a27      	ldr	r2, [pc, #156]	; (405810 <_svfprintf_r+0x102c>)
  405772:	f8c8 2000 	str.w	r2, [r8]
  405776:	3301      	adds	r3, #1
  405778:	3401      	adds	r4, #1
  40577a:	2201      	movs	r2, #1
  40577c:	2b07      	cmp	r3, #7
  40577e:	9427      	str	r4, [sp, #156]	; 0x9c
  405780:	9326      	str	r3, [sp, #152]	; 0x98
  405782:	f8c8 2004 	str.w	r2, [r8, #4]
  405786:	dc72      	bgt.n	40586e <_svfprintf_r+0x108a>
  405788:	f108 0808 	add.w	r8, r8, #8
  40578c:	b929      	cbnz	r1, 40579a <_svfprintf_r+0xfb6>
  40578e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405790:	b91b      	cbnz	r3, 40579a <_svfprintf_r+0xfb6>
  405792:	9b07      	ldr	r3, [sp, #28]
  405794:	07d8      	lsls	r0, r3, #31
  405796:	f57f aa05 	bpl.w	404ba4 <_svfprintf_r+0x3c0>
  40579a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40579c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40579e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4057a0:	f8c8 2000 	str.w	r2, [r8]
  4057a4:	3301      	adds	r3, #1
  4057a6:	4602      	mov	r2, r0
  4057a8:	4422      	add	r2, r4
  4057aa:	2b07      	cmp	r3, #7
  4057ac:	9227      	str	r2, [sp, #156]	; 0x9c
  4057ae:	f8c8 0004 	str.w	r0, [r8, #4]
  4057b2:	9326      	str	r3, [sp, #152]	; 0x98
  4057b4:	f300 818d 	bgt.w	405ad2 <_svfprintf_r+0x12ee>
  4057b8:	f108 0808 	add.w	r8, r8, #8
  4057bc:	2900      	cmp	r1, #0
  4057be:	f2c0 8165 	blt.w	405a8c <_svfprintf_r+0x12a8>
  4057c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4057c4:	f8c8 6000 	str.w	r6, [r8]
  4057c8:	3301      	adds	r3, #1
  4057ca:	188c      	adds	r4, r1, r2
  4057cc:	2b07      	cmp	r3, #7
  4057ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4057d0:	9326      	str	r3, [sp, #152]	; 0x98
  4057d2:	f8c8 1004 	str.w	r1, [r8, #4]
  4057d6:	f77f a9e3 	ble.w	404ba0 <_svfprintf_r+0x3bc>
  4057da:	e52b      	b.n	405234 <_svfprintf_r+0xa50>
  4057dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4057de:	9909      	ldr	r1, [sp, #36]	; 0x24
  4057e0:	6813      	ldr	r3, [r2, #0]
  4057e2:	17cd      	asrs	r5, r1, #31
  4057e4:	4608      	mov	r0, r1
  4057e6:	3204      	adds	r2, #4
  4057e8:	4629      	mov	r1, r5
  4057ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4057ec:	e9c3 0100 	strd	r0, r1, [r3]
  4057f0:	f7ff b81f 	b.w	404832 <_svfprintf_r+0x4e>
  4057f4:	aa25      	add	r2, sp, #148	; 0x94
  4057f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4057f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4057fa:	f002 fcb9 	bl	408170 <__ssprint_r>
  4057fe:	2800      	cmp	r0, #0
  405800:	f47f a8c2 	bne.w	404988 <_svfprintf_r+0x1a4>
  405804:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405806:	46c8      	mov	r8, r9
  405808:	e458      	b.n	4050bc <_svfprintf_r+0x8d8>
  40580a:	bf00      	nop
  40580c:	00409a88 	.word	0x00409a88
  405810:	00409a74 	.word	0x00409a74
  405814:	2140      	movs	r1, #64	; 0x40
  405816:	980c      	ldr	r0, [sp, #48]	; 0x30
  405818:	f001 fb36 	bl	406e88 <_malloc_r>
  40581c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40581e:	6010      	str	r0, [r2, #0]
  405820:	6110      	str	r0, [r2, #16]
  405822:	2800      	cmp	r0, #0
  405824:	f000 81ec 	beq.w	405c00 <_svfprintf_r+0x141c>
  405828:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40582a:	2340      	movs	r3, #64	; 0x40
  40582c:	6153      	str	r3, [r2, #20]
  40582e:	f7fe bff0 	b.w	404812 <_svfprintf_r+0x2e>
  405832:	a823      	add	r0, sp, #140	; 0x8c
  405834:	a920      	add	r1, sp, #128	; 0x80
  405836:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405838:	9004      	str	r0, [sp, #16]
  40583a:	9103      	str	r1, [sp, #12]
  40583c:	a81f      	add	r0, sp, #124	; 0x7c
  40583e:	2103      	movs	r1, #3
  405840:	9002      	str	r0, [sp, #8]
  405842:	9a08      	ldr	r2, [sp, #32]
  405844:	9401      	str	r4, [sp, #4]
  405846:	463b      	mov	r3, r7
  405848:	9100      	str	r1, [sp, #0]
  40584a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40584c:	f000 fa94 	bl	405d78 <_dtoa_r>
  405850:	4625      	mov	r5, r4
  405852:	4606      	mov	r6, r0
  405854:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405856:	2b46      	cmp	r3, #70	; 0x46
  405858:	eb06 0405 	add.w	r4, r6, r5
  40585c:	f47f af29 	bne.w	4056b2 <_svfprintf_r+0xece>
  405860:	7833      	ldrb	r3, [r6, #0]
  405862:	2b30      	cmp	r3, #48	; 0x30
  405864:	f000 8172 	beq.w	405b4c <_svfprintf_r+0x1368>
  405868:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40586a:	442c      	add	r4, r5
  40586c:	e721      	b.n	4056b2 <_svfprintf_r+0xece>
  40586e:	aa25      	add	r2, sp, #148	; 0x94
  405870:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405872:	980c      	ldr	r0, [sp, #48]	; 0x30
  405874:	f002 fc7c 	bl	408170 <__ssprint_r>
  405878:	2800      	cmp	r0, #0
  40587a:	f47f a885 	bne.w	404988 <_svfprintf_r+0x1a4>
  40587e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405880:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405882:	46c8      	mov	r8, r9
  405884:	e782      	b.n	40578c <_svfprintf_r+0xfa8>
  405886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405888:	2b00      	cmp	r3, #0
  40588a:	bf08      	it	eq
  40588c:	2301      	moveq	r3, #1
  40588e:	930a      	str	r3, [sp, #40]	; 0x28
  405890:	e6db      	b.n	40564a <_svfprintf_r+0xe66>
  405892:	4630      	mov	r0, r6
  405894:	940a      	str	r4, [sp, #40]	; 0x28
  405896:	f7fe fcd3 	bl	404240 <strlen>
  40589a:	950f      	str	r5, [sp, #60]	; 0x3c
  40589c:	900e      	str	r0, [sp, #56]	; 0x38
  40589e:	f8cd b01c 	str.w	fp, [sp, #28]
  4058a2:	4603      	mov	r3, r0
  4058a4:	f7ff b9fb 	b.w	404c9e <_svfprintf_r+0x4ba>
  4058a8:	272d      	movs	r7, #45	; 0x2d
  4058aa:	2300      	movs	r3, #0
  4058ac:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4058b0:	930a      	str	r3, [sp, #40]	; 0x28
  4058b2:	f7ff b8b0 	b.w	404a16 <_svfprintf_r+0x232>
  4058b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4058b8:	9312      	str	r3, [sp, #72]	; 0x48
  4058ba:	461a      	mov	r2, r3
  4058bc:	3303      	adds	r3, #3
  4058be:	db04      	blt.n	4058ca <_svfprintf_r+0x10e6>
  4058c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058c2:	4619      	mov	r1, r3
  4058c4:	4291      	cmp	r1, r2
  4058c6:	f6bf af17 	bge.w	4056f8 <_svfprintf_r+0xf14>
  4058ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058cc:	3b02      	subs	r3, #2
  4058ce:	9311      	str	r3, [sp, #68]	; 0x44
  4058d0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4058d4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4058d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4058da:	3b01      	subs	r3, #1
  4058dc:	2b00      	cmp	r3, #0
  4058de:	931f      	str	r3, [sp, #124]	; 0x7c
  4058e0:	bfbd      	ittte	lt
  4058e2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4058e4:	f1c3 0301 	rsblt	r3, r3, #1
  4058e8:	222d      	movlt	r2, #45	; 0x2d
  4058ea:	222b      	movge	r2, #43	; 0x2b
  4058ec:	2b09      	cmp	r3, #9
  4058ee:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4058f2:	f340 8116 	ble.w	405b22 <_svfprintf_r+0x133e>
  4058f6:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4058fa:	4620      	mov	r0, r4
  4058fc:	4dad      	ldr	r5, [pc, #692]	; (405bb4 <_svfprintf_r+0x13d0>)
  4058fe:	e000      	b.n	405902 <_svfprintf_r+0x111e>
  405900:	4610      	mov	r0, r2
  405902:	fb85 1203 	smull	r1, r2, r5, r3
  405906:	17d9      	asrs	r1, r3, #31
  405908:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40590c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405910:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405914:	3230      	adds	r2, #48	; 0x30
  405916:	2909      	cmp	r1, #9
  405918:	f800 2c01 	strb.w	r2, [r0, #-1]
  40591c:	460b      	mov	r3, r1
  40591e:	f100 32ff 	add.w	r2, r0, #4294967295
  405922:	dced      	bgt.n	405900 <_svfprintf_r+0x111c>
  405924:	3330      	adds	r3, #48	; 0x30
  405926:	3802      	subs	r0, #2
  405928:	b2d9      	uxtb	r1, r3
  40592a:	4284      	cmp	r4, r0
  40592c:	f802 1c01 	strb.w	r1, [r2, #-1]
  405930:	f240 815f 	bls.w	405bf2 <_svfprintf_r+0x140e>
  405934:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  405938:	4613      	mov	r3, r2
  40593a:	e001      	b.n	405940 <_svfprintf_r+0x115c>
  40593c:	f813 1b01 	ldrb.w	r1, [r3], #1
  405940:	f800 1b01 	strb.w	r1, [r0], #1
  405944:	42a3      	cmp	r3, r4
  405946:	d1f9      	bne.n	40593c <_svfprintf_r+0x1158>
  405948:	3301      	adds	r3, #1
  40594a:	1a9b      	subs	r3, r3, r2
  40594c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  405950:	4413      	add	r3, r2
  405952:	aa21      	add	r2, sp, #132	; 0x84
  405954:	1a9b      	subs	r3, r3, r2
  405956:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405958:	931b      	str	r3, [sp, #108]	; 0x6c
  40595a:	2a01      	cmp	r2, #1
  40595c:	4413      	add	r3, r2
  40595e:	930e      	str	r3, [sp, #56]	; 0x38
  405960:	f340 8113 	ble.w	405b8a <_svfprintf_r+0x13a6>
  405964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405966:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405968:	4413      	add	r3, r2
  40596a:	930e      	str	r3, [sp, #56]	; 0x38
  40596c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405970:	9308      	str	r3, [sp, #32]
  405972:	2300      	movs	r3, #0
  405974:	9312      	str	r3, [sp, #72]	; 0x48
  405976:	e6cf      	b.n	405718 <_svfprintf_r+0xf34>
  405978:	aa25      	add	r2, sp, #148	; 0x94
  40597a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40597c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40597e:	f002 fbf7 	bl	408170 <__ssprint_r>
  405982:	2800      	cmp	r0, #0
  405984:	f47f a800 	bne.w	404988 <_svfprintf_r+0x1a4>
  405988:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40598a:	46c8      	mov	r8, r9
  40598c:	e4d6      	b.n	40533c <_svfprintf_r+0xb58>
  40598e:	4623      	mov	r3, r4
  405990:	e6a2      	b.n	4056d8 <_svfprintf_r+0xef4>
  405992:	aa25      	add	r2, sp, #148	; 0x94
  405994:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405996:	980c      	ldr	r0, [sp, #48]	; 0x30
  405998:	f002 fbea 	bl	408170 <__ssprint_r>
  40599c:	2800      	cmp	r0, #0
  40599e:	f47e aff3 	bne.w	404988 <_svfprintf_r+0x1a4>
  4059a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4059a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4059a6:	46c8      	mov	r8, r9
  4059a8:	e5ae      	b.n	405508 <_svfprintf_r+0xd24>
  4059aa:	aa25      	add	r2, sp, #148	; 0x94
  4059ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4059ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4059b0:	f002 fbde 	bl	408170 <__ssprint_r>
  4059b4:	2800      	cmp	r0, #0
  4059b6:	f47e afe7 	bne.w	404988 <_svfprintf_r+0x1a4>
  4059ba:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4059bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4059be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4059c0:	1a9a      	subs	r2, r3, r2
  4059c2:	46c8      	mov	r8, r9
  4059c4:	e5b8      	b.n	405538 <_svfprintf_r+0xd54>
  4059c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059c8:	9612      	str	r6, [sp, #72]	; 0x48
  4059ca:	2b06      	cmp	r3, #6
  4059cc:	bf28      	it	cs
  4059ce:	2306      	movcs	r3, #6
  4059d0:	960a      	str	r6, [sp, #40]	; 0x28
  4059d2:	4637      	mov	r7, r6
  4059d4:	9308      	str	r3, [sp, #32]
  4059d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4059d8:	f8cd b01c 	str.w	fp, [sp, #28]
  4059dc:	930e      	str	r3, [sp, #56]	; 0x38
  4059de:	4e76      	ldr	r6, [pc, #472]	; (405bb8 <_svfprintf_r+0x13d4>)
  4059e0:	f7ff b818 	b.w	404a14 <_svfprintf_r+0x230>
  4059e4:	a823      	add	r0, sp, #140	; 0x8c
  4059e6:	a920      	add	r1, sp, #128	; 0x80
  4059e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4059ea:	9004      	str	r0, [sp, #16]
  4059ec:	9103      	str	r1, [sp, #12]
  4059ee:	a81f      	add	r0, sp, #124	; 0x7c
  4059f0:	2103      	movs	r1, #3
  4059f2:	9002      	str	r0, [sp, #8]
  4059f4:	9a08      	ldr	r2, [sp, #32]
  4059f6:	9501      	str	r5, [sp, #4]
  4059f8:	463b      	mov	r3, r7
  4059fa:	9100      	str	r1, [sp, #0]
  4059fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4059fe:	f000 f9bb 	bl	405d78 <_dtoa_r>
  405a02:	4606      	mov	r6, r0
  405a04:	1944      	adds	r4, r0, r5
  405a06:	e72b      	b.n	405860 <_svfprintf_r+0x107c>
  405a08:	2306      	movs	r3, #6
  405a0a:	930a      	str	r3, [sp, #40]	; 0x28
  405a0c:	e61d      	b.n	40564a <_svfprintf_r+0xe66>
  405a0e:	272d      	movs	r7, #45	; 0x2d
  405a10:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405a14:	f7ff bace 	b.w	404fb4 <_svfprintf_r+0x7d0>
  405a18:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405a1a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405a1c:	4413      	add	r3, r2
  405a1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a20:	930e      	str	r3, [sp, #56]	; 0x38
  405a22:	2a00      	cmp	r2, #0
  405a24:	f340 80aa 	ble.w	405b7c <_svfprintf_r+0x1398>
  405a28:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a2c:	9308      	str	r3, [sp, #32]
  405a2e:	2367      	movs	r3, #103	; 0x67
  405a30:	9311      	str	r3, [sp, #68]	; 0x44
  405a32:	e671      	b.n	405718 <_svfprintf_r+0xf34>
  405a34:	2b00      	cmp	r3, #0
  405a36:	f340 80b2 	ble.w	405b9e <_svfprintf_r+0x13ba>
  405a3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a3c:	2a00      	cmp	r2, #0
  405a3e:	f040 8093 	bne.w	405b68 <_svfprintf_r+0x1384>
  405a42:	f01b 0f01 	tst.w	fp, #1
  405a46:	f040 808f 	bne.w	405b68 <_svfprintf_r+0x1384>
  405a4a:	9308      	str	r3, [sp, #32]
  405a4c:	930e      	str	r3, [sp, #56]	; 0x38
  405a4e:	e663      	b.n	405718 <_svfprintf_r+0xf34>
  405a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a52:	9308      	str	r3, [sp, #32]
  405a54:	930e      	str	r3, [sp, #56]	; 0x38
  405a56:	900a      	str	r0, [sp, #40]	; 0x28
  405a58:	950f      	str	r5, [sp, #60]	; 0x3c
  405a5a:	f8cd b01c 	str.w	fp, [sp, #28]
  405a5e:	9012      	str	r0, [sp, #72]	; 0x48
  405a60:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405a64:	f7fe bfd6 	b.w	404a14 <_svfprintf_r+0x230>
  405a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405a6a:	2b47      	cmp	r3, #71	; 0x47
  405a6c:	f47f ae20 	bne.w	4056b0 <_svfprintf_r+0xecc>
  405a70:	f01b 0f01 	tst.w	fp, #1
  405a74:	f47f aeee 	bne.w	405854 <_svfprintf_r+0x1070>
  405a78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405a7a:	1b9b      	subs	r3, r3, r6
  405a7c:	9313      	str	r3, [sp, #76]	; 0x4c
  405a7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a80:	2b47      	cmp	r3, #71	; 0x47
  405a82:	f43f af18 	beq.w	4058b6 <_svfprintf_r+0x10d2>
  405a86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405a88:	9312      	str	r3, [sp, #72]	; 0x48
  405a8a:	e721      	b.n	4058d0 <_svfprintf_r+0x10ec>
  405a8c:	424f      	negs	r7, r1
  405a8e:	3110      	adds	r1, #16
  405a90:	4d4a      	ldr	r5, [pc, #296]	; (405bbc <_svfprintf_r+0x13d8>)
  405a92:	da2f      	bge.n	405af4 <_svfprintf_r+0x1310>
  405a94:	2410      	movs	r4, #16
  405a96:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405a9a:	e004      	b.n	405aa6 <_svfprintf_r+0x12c2>
  405a9c:	f108 0808 	add.w	r8, r8, #8
  405aa0:	3f10      	subs	r7, #16
  405aa2:	2f10      	cmp	r7, #16
  405aa4:	dd26      	ble.n	405af4 <_svfprintf_r+0x1310>
  405aa6:	3301      	adds	r3, #1
  405aa8:	3210      	adds	r2, #16
  405aaa:	2b07      	cmp	r3, #7
  405aac:	9227      	str	r2, [sp, #156]	; 0x9c
  405aae:	9326      	str	r3, [sp, #152]	; 0x98
  405ab0:	f8c8 5000 	str.w	r5, [r8]
  405ab4:	f8c8 4004 	str.w	r4, [r8, #4]
  405ab8:	ddf0      	ble.n	405a9c <_svfprintf_r+0x12b8>
  405aba:	aa25      	add	r2, sp, #148	; 0x94
  405abc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405abe:	4658      	mov	r0, fp
  405ac0:	f002 fb56 	bl	408170 <__ssprint_r>
  405ac4:	2800      	cmp	r0, #0
  405ac6:	f47e af5f 	bne.w	404988 <_svfprintf_r+0x1a4>
  405aca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405acc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ace:	46c8      	mov	r8, r9
  405ad0:	e7e6      	b.n	405aa0 <_svfprintf_r+0x12bc>
  405ad2:	aa25      	add	r2, sp, #148	; 0x94
  405ad4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ad6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ad8:	f002 fb4a 	bl	408170 <__ssprint_r>
  405adc:	2800      	cmp	r0, #0
  405ade:	f47e af53 	bne.w	404988 <_svfprintf_r+0x1a4>
  405ae2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405ae4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405ae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ae8:	46c8      	mov	r8, r9
  405aea:	e667      	b.n	4057bc <_svfprintf_r+0xfd8>
  405aec:	2000      	movs	r0, #0
  405aee:	900a      	str	r0, [sp, #40]	; 0x28
  405af0:	f7fe bed2 	b.w	404898 <_svfprintf_r+0xb4>
  405af4:	3301      	adds	r3, #1
  405af6:	443a      	add	r2, r7
  405af8:	2b07      	cmp	r3, #7
  405afa:	e888 00a0 	stmia.w	r8, {r5, r7}
  405afe:	9227      	str	r2, [sp, #156]	; 0x9c
  405b00:	9326      	str	r3, [sp, #152]	; 0x98
  405b02:	f108 0808 	add.w	r8, r8, #8
  405b06:	f77f ae5c 	ble.w	4057c2 <_svfprintf_r+0xfde>
  405b0a:	aa25      	add	r2, sp, #148	; 0x94
  405b0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405b0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405b10:	f002 fb2e 	bl	408170 <__ssprint_r>
  405b14:	2800      	cmp	r0, #0
  405b16:	f47e af37 	bne.w	404988 <_svfprintf_r+0x1a4>
  405b1a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405b1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b1e:	46c8      	mov	r8, r9
  405b20:	e64f      	b.n	4057c2 <_svfprintf_r+0xfde>
  405b22:	3330      	adds	r3, #48	; 0x30
  405b24:	2230      	movs	r2, #48	; 0x30
  405b26:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405b2a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  405b2e:	ab22      	add	r3, sp, #136	; 0x88
  405b30:	e70f      	b.n	405952 <_svfprintf_r+0x116e>
  405b32:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b34:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b36:	4413      	add	r3, r2
  405b38:	930e      	str	r3, [sp, #56]	; 0x38
  405b3a:	e775      	b.n	405a28 <_svfprintf_r+0x1244>
  405b3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405b3e:	e5cb      	b.n	4056d8 <_svfprintf_r+0xef4>
  405b40:	4e1f      	ldr	r6, [pc, #124]	; (405bc0 <_svfprintf_r+0x13dc>)
  405b42:	4b20      	ldr	r3, [pc, #128]	; (405bc4 <_svfprintf_r+0x13e0>)
  405b44:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405b48:	f7ff ba36 	b.w	404fb8 <_svfprintf_r+0x7d4>
  405b4c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405b4e:	9808      	ldr	r0, [sp, #32]
  405b50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405b52:	4639      	mov	r1, r7
  405b54:	f003 f83a 	bl	408bcc <__aeabi_dcmpeq>
  405b58:	2800      	cmp	r0, #0
  405b5a:	f47f ae85 	bne.w	405868 <_svfprintf_r+0x1084>
  405b5e:	f1c5 0501 	rsb	r5, r5, #1
  405b62:	951f      	str	r5, [sp, #124]	; 0x7c
  405b64:	442c      	add	r4, r5
  405b66:	e5a4      	b.n	4056b2 <_svfprintf_r+0xece>
  405b68:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b6c:	4413      	add	r3, r2
  405b6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405b70:	441a      	add	r2, r3
  405b72:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405b76:	920e      	str	r2, [sp, #56]	; 0x38
  405b78:	9308      	str	r3, [sp, #32]
  405b7a:	e5cd      	b.n	405718 <_svfprintf_r+0xf34>
  405b7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405b80:	f1c3 0301 	rsb	r3, r3, #1
  405b84:	441a      	add	r2, r3
  405b86:	4613      	mov	r3, r2
  405b88:	e7d6      	b.n	405b38 <_svfprintf_r+0x1354>
  405b8a:	f01b 0301 	ands.w	r3, fp, #1
  405b8e:	9312      	str	r3, [sp, #72]	; 0x48
  405b90:	f47f aee8 	bne.w	405964 <_svfprintf_r+0x1180>
  405b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405b9a:	9308      	str	r3, [sp, #32]
  405b9c:	e5bc      	b.n	405718 <_svfprintf_r+0xf34>
  405b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ba0:	b913      	cbnz	r3, 405ba8 <_svfprintf_r+0x13c4>
  405ba2:	f01b 0f01 	tst.w	fp, #1
  405ba6:	d002      	beq.n	405bae <_svfprintf_r+0x13ca>
  405ba8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405baa:	3301      	adds	r3, #1
  405bac:	e7df      	b.n	405b6e <_svfprintf_r+0x138a>
  405bae:	2301      	movs	r3, #1
  405bb0:	e74b      	b.n	405a4a <_svfprintf_r+0x1266>
  405bb2:	bf00      	nop
  405bb4:	66666667 	.word	0x66666667
  405bb8:	00409a6c 	.word	0x00409a6c
  405bbc:	00409a88 	.word	0x00409a88
  405bc0:	00409a40 	.word	0x00409a40
  405bc4:	00409a3c 	.word	0x00409a3c
  405bc8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405bca:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405bce:	6828      	ldr	r0, [r5, #0]
  405bd0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405bd4:	900a      	str	r0, [sp, #40]	; 0x28
  405bd6:	4628      	mov	r0, r5
  405bd8:	3004      	adds	r0, #4
  405bda:	46a2      	mov	sl, r4
  405bdc:	900f      	str	r0, [sp, #60]	; 0x3c
  405bde:	f7fe be59 	b.w	404894 <_svfprintf_r+0xb0>
  405be2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405be6:	f7ff b86f 	b.w	404cc8 <_svfprintf_r+0x4e4>
  405bea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405bee:	f7ff ba1c 	b.w	40502a <_svfprintf_r+0x846>
  405bf2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405bf6:	e6ac      	b.n	405952 <_svfprintf_r+0x116e>
  405bf8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405bfc:	f7ff b8f3 	b.w	404de6 <_svfprintf_r+0x602>
  405c00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c02:	230c      	movs	r3, #12
  405c04:	6013      	str	r3, [r2, #0]
  405c06:	f04f 33ff 	mov.w	r3, #4294967295
  405c0a:	9309      	str	r3, [sp, #36]	; 0x24
  405c0c:	f7fe bec5 	b.w	40499a <_svfprintf_r+0x1b6>
  405c10:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405c14:	f7ff b9a2 	b.w	404f5c <_svfprintf_r+0x778>
  405c18:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405c1c:	f7ff b97e 	b.w	404f1c <_svfprintf_r+0x738>
  405c20:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405c24:	f7ff b961 	b.w	404eea <_svfprintf_r+0x706>
  405c28:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405c2c:	f7ff b91a 	b.w	404e64 <_svfprintf_r+0x680>

00405c30 <register_fini>:
  405c30:	4b02      	ldr	r3, [pc, #8]	; (405c3c <register_fini+0xc>)
  405c32:	b113      	cbz	r3, 405c3a <register_fini+0xa>
  405c34:	4802      	ldr	r0, [pc, #8]	; (405c40 <register_fini+0x10>)
  405c36:	f000 b805 	b.w	405c44 <atexit>
  405c3a:	4770      	bx	lr
  405c3c:	00000000 	.word	0x00000000
  405c40:	00406bcd 	.word	0x00406bcd

00405c44 <atexit>:
  405c44:	2300      	movs	r3, #0
  405c46:	4601      	mov	r1, r0
  405c48:	461a      	mov	r2, r3
  405c4a:	4618      	mov	r0, r3
  405c4c:	f002 bb1c 	b.w	408288 <__register_exitproc>

00405c50 <quorem>:
  405c50:	6902      	ldr	r2, [r0, #16]
  405c52:	690b      	ldr	r3, [r1, #16]
  405c54:	4293      	cmp	r3, r2
  405c56:	f300 808d 	bgt.w	405d74 <quorem+0x124>
  405c5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c5e:	f103 38ff 	add.w	r8, r3, #4294967295
  405c62:	f101 0714 	add.w	r7, r1, #20
  405c66:	f100 0b14 	add.w	fp, r0, #20
  405c6a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405c6e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405c72:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405c76:	b083      	sub	sp, #12
  405c78:	3201      	adds	r2, #1
  405c7a:	fbb3 f9f2 	udiv	r9, r3, r2
  405c7e:	eb0b 0304 	add.w	r3, fp, r4
  405c82:	9400      	str	r4, [sp, #0]
  405c84:	eb07 0a04 	add.w	sl, r7, r4
  405c88:	9301      	str	r3, [sp, #4]
  405c8a:	f1b9 0f00 	cmp.w	r9, #0
  405c8e:	d039      	beq.n	405d04 <quorem+0xb4>
  405c90:	2500      	movs	r5, #0
  405c92:	462e      	mov	r6, r5
  405c94:	46bc      	mov	ip, r7
  405c96:	46de      	mov	lr, fp
  405c98:	f85c 4b04 	ldr.w	r4, [ip], #4
  405c9c:	f8de 3000 	ldr.w	r3, [lr]
  405ca0:	b2a2      	uxth	r2, r4
  405ca2:	fb09 5502 	mla	r5, r9, r2, r5
  405ca6:	0c22      	lsrs	r2, r4, #16
  405ca8:	0c2c      	lsrs	r4, r5, #16
  405caa:	fb09 4202 	mla	r2, r9, r2, r4
  405cae:	b2ad      	uxth	r5, r5
  405cb0:	1b75      	subs	r5, r6, r5
  405cb2:	b296      	uxth	r6, r2
  405cb4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405cb8:	fa15 f383 	uxtah	r3, r5, r3
  405cbc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405cc0:	b29b      	uxth	r3, r3
  405cc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405cc6:	45e2      	cmp	sl, ip
  405cc8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405ccc:	f84e 3b04 	str.w	r3, [lr], #4
  405cd0:	ea4f 4626 	mov.w	r6, r6, asr #16
  405cd4:	d2e0      	bcs.n	405c98 <quorem+0x48>
  405cd6:	9b00      	ldr	r3, [sp, #0]
  405cd8:	f85b 3003 	ldr.w	r3, [fp, r3]
  405cdc:	b993      	cbnz	r3, 405d04 <quorem+0xb4>
  405cde:	9c01      	ldr	r4, [sp, #4]
  405ce0:	1f23      	subs	r3, r4, #4
  405ce2:	459b      	cmp	fp, r3
  405ce4:	d20c      	bcs.n	405d00 <quorem+0xb0>
  405ce6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405cea:	b94b      	cbnz	r3, 405d00 <quorem+0xb0>
  405cec:	f1a4 0308 	sub.w	r3, r4, #8
  405cf0:	e002      	b.n	405cf8 <quorem+0xa8>
  405cf2:	681a      	ldr	r2, [r3, #0]
  405cf4:	3b04      	subs	r3, #4
  405cf6:	b91a      	cbnz	r2, 405d00 <quorem+0xb0>
  405cf8:	459b      	cmp	fp, r3
  405cfa:	f108 38ff 	add.w	r8, r8, #4294967295
  405cfe:	d3f8      	bcc.n	405cf2 <quorem+0xa2>
  405d00:	f8c0 8010 	str.w	r8, [r0, #16]
  405d04:	4604      	mov	r4, r0
  405d06:	f001 ff0b 	bl	407b20 <__mcmp>
  405d0a:	2800      	cmp	r0, #0
  405d0c:	db2e      	blt.n	405d6c <quorem+0x11c>
  405d0e:	f109 0901 	add.w	r9, r9, #1
  405d12:	465d      	mov	r5, fp
  405d14:	2300      	movs	r3, #0
  405d16:	f857 1b04 	ldr.w	r1, [r7], #4
  405d1a:	6828      	ldr	r0, [r5, #0]
  405d1c:	b28a      	uxth	r2, r1
  405d1e:	1a9a      	subs	r2, r3, r2
  405d20:	0c0b      	lsrs	r3, r1, #16
  405d22:	fa12 f280 	uxtah	r2, r2, r0
  405d26:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405d2a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405d2e:	b292      	uxth	r2, r2
  405d30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405d34:	45ba      	cmp	sl, r7
  405d36:	f845 2b04 	str.w	r2, [r5], #4
  405d3a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405d3e:	d2ea      	bcs.n	405d16 <quorem+0xc6>
  405d40:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405d44:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405d48:	b982      	cbnz	r2, 405d6c <quorem+0x11c>
  405d4a:	1f1a      	subs	r2, r3, #4
  405d4c:	4593      	cmp	fp, r2
  405d4e:	d20b      	bcs.n	405d68 <quorem+0x118>
  405d50:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405d54:	b942      	cbnz	r2, 405d68 <quorem+0x118>
  405d56:	3b08      	subs	r3, #8
  405d58:	e002      	b.n	405d60 <quorem+0x110>
  405d5a:	681a      	ldr	r2, [r3, #0]
  405d5c:	3b04      	subs	r3, #4
  405d5e:	b91a      	cbnz	r2, 405d68 <quorem+0x118>
  405d60:	459b      	cmp	fp, r3
  405d62:	f108 38ff 	add.w	r8, r8, #4294967295
  405d66:	d3f8      	bcc.n	405d5a <quorem+0x10a>
  405d68:	f8c4 8010 	str.w	r8, [r4, #16]
  405d6c:	4648      	mov	r0, r9
  405d6e:	b003      	add	sp, #12
  405d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d74:	2000      	movs	r0, #0
  405d76:	4770      	bx	lr

00405d78 <_dtoa_r>:
  405d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d7c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405d7e:	b09b      	sub	sp, #108	; 0x6c
  405d80:	4604      	mov	r4, r0
  405d82:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405d84:	4692      	mov	sl, r2
  405d86:	469b      	mov	fp, r3
  405d88:	b141      	cbz	r1, 405d9c <_dtoa_r+0x24>
  405d8a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405d8c:	604a      	str	r2, [r1, #4]
  405d8e:	2301      	movs	r3, #1
  405d90:	4093      	lsls	r3, r2
  405d92:	608b      	str	r3, [r1, #8]
  405d94:	f001 fcec 	bl	407770 <_Bfree>
  405d98:	2300      	movs	r3, #0
  405d9a:	6423      	str	r3, [r4, #64]	; 0x40
  405d9c:	f1bb 0f00 	cmp.w	fp, #0
  405da0:	465d      	mov	r5, fp
  405da2:	db35      	blt.n	405e10 <_dtoa_r+0x98>
  405da4:	2300      	movs	r3, #0
  405da6:	6033      	str	r3, [r6, #0]
  405da8:	4b9d      	ldr	r3, [pc, #628]	; (406020 <_dtoa_r+0x2a8>)
  405daa:	43ab      	bics	r3, r5
  405dac:	d015      	beq.n	405dda <_dtoa_r+0x62>
  405dae:	4650      	mov	r0, sl
  405db0:	4659      	mov	r1, fp
  405db2:	2200      	movs	r2, #0
  405db4:	2300      	movs	r3, #0
  405db6:	f002 ff09 	bl	408bcc <__aeabi_dcmpeq>
  405dba:	4680      	mov	r8, r0
  405dbc:	2800      	cmp	r0, #0
  405dbe:	d02d      	beq.n	405e1c <_dtoa_r+0xa4>
  405dc0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405dc2:	2301      	movs	r3, #1
  405dc4:	6013      	str	r3, [r2, #0]
  405dc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405dc8:	2b00      	cmp	r3, #0
  405dca:	f000 80bd 	beq.w	405f48 <_dtoa_r+0x1d0>
  405dce:	4895      	ldr	r0, [pc, #596]	; (406024 <_dtoa_r+0x2ac>)
  405dd0:	6018      	str	r0, [r3, #0]
  405dd2:	3801      	subs	r0, #1
  405dd4:	b01b      	add	sp, #108	; 0x6c
  405dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dda:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405ddc:	f242 730f 	movw	r3, #9999	; 0x270f
  405de0:	6013      	str	r3, [r2, #0]
  405de2:	f1ba 0f00 	cmp.w	sl, #0
  405de6:	d10d      	bne.n	405e04 <_dtoa_r+0x8c>
  405de8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405dec:	b955      	cbnz	r5, 405e04 <_dtoa_r+0x8c>
  405dee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405df0:	488d      	ldr	r0, [pc, #564]	; (406028 <_dtoa_r+0x2b0>)
  405df2:	2b00      	cmp	r3, #0
  405df4:	d0ee      	beq.n	405dd4 <_dtoa_r+0x5c>
  405df6:	f100 0308 	add.w	r3, r0, #8
  405dfa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405dfc:	6013      	str	r3, [r2, #0]
  405dfe:	b01b      	add	sp, #108	; 0x6c
  405e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e04:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405e06:	4889      	ldr	r0, [pc, #548]	; (40602c <_dtoa_r+0x2b4>)
  405e08:	2b00      	cmp	r3, #0
  405e0a:	d0e3      	beq.n	405dd4 <_dtoa_r+0x5c>
  405e0c:	1cc3      	adds	r3, r0, #3
  405e0e:	e7f4      	b.n	405dfa <_dtoa_r+0x82>
  405e10:	2301      	movs	r3, #1
  405e12:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405e16:	6033      	str	r3, [r6, #0]
  405e18:	46ab      	mov	fp, r5
  405e1a:	e7c5      	b.n	405da8 <_dtoa_r+0x30>
  405e1c:	aa18      	add	r2, sp, #96	; 0x60
  405e1e:	ab19      	add	r3, sp, #100	; 0x64
  405e20:	9201      	str	r2, [sp, #4]
  405e22:	9300      	str	r3, [sp, #0]
  405e24:	4652      	mov	r2, sl
  405e26:	465b      	mov	r3, fp
  405e28:	4620      	mov	r0, r4
  405e2a:	f001 ff19 	bl	407c60 <__d2b>
  405e2e:	0d2b      	lsrs	r3, r5, #20
  405e30:	4681      	mov	r9, r0
  405e32:	d071      	beq.n	405f18 <_dtoa_r+0x1a0>
  405e34:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405e38:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405e3c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405e3e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405e42:	4650      	mov	r0, sl
  405e44:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405e48:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405e4c:	2200      	movs	r2, #0
  405e4e:	4b78      	ldr	r3, [pc, #480]	; (406030 <_dtoa_r+0x2b8>)
  405e50:	f002 faa0 	bl	408394 <__aeabi_dsub>
  405e54:	a36c      	add	r3, pc, #432	; (adr r3, 406008 <_dtoa_r+0x290>)
  405e56:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e5a:	f002 fc4f 	bl	4086fc <__aeabi_dmul>
  405e5e:	a36c      	add	r3, pc, #432	; (adr r3, 406010 <_dtoa_r+0x298>)
  405e60:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e64:	f002 fa98 	bl	408398 <__adddf3>
  405e68:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405e6c:	4630      	mov	r0, r6
  405e6e:	f002 fbdf 	bl	408630 <__aeabi_i2d>
  405e72:	a369      	add	r3, pc, #420	; (adr r3, 406018 <_dtoa_r+0x2a0>)
  405e74:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e78:	f002 fc40 	bl	4086fc <__aeabi_dmul>
  405e7c:	4602      	mov	r2, r0
  405e7e:	460b      	mov	r3, r1
  405e80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e84:	f002 fa88 	bl	408398 <__adddf3>
  405e88:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405e8c:	f002 fee6 	bl	408c5c <__aeabi_d2iz>
  405e90:	2200      	movs	r2, #0
  405e92:	9002      	str	r0, [sp, #8]
  405e94:	2300      	movs	r3, #0
  405e96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405e9a:	f002 fea1 	bl	408be0 <__aeabi_dcmplt>
  405e9e:	2800      	cmp	r0, #0
  405ea0:	f040 8173 	bne.w	40618a <_dtoa_r+0x412>
  405ea4:	9d02      	ldr	r5, [sp, #8]
  405ea6:	2d16      	cmp	r5, #22
  405ea8:	f200 815d 	bhi.w	406166 <_dtoa_r+0x3ee>
  405eac:	4b61      	ldr	r3, [pc, #388]	; (406034 <_dtoa_r+0x2bc>)
  405eae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405eb2:	e9d3 0100 	ldrd	r0, r1, [r3]
  405eb6:	4652      	mov	r2, sl
  405eb8:	465b      	mov	r3, fp
  405eba:	f002 feaf 	bl	408c1c <__aeabi_dcmpgt>
  405ebe:	2800      	cmp	r0, #0
  405ec0:	f000 81c5 	beq.w	40624e <_dtoa_r+0x4d6>
  405ec4:	1e6b      	subs	r3, r5, #1
  405ec6:	9302      	str	r3, [sp, #8]
  405ec8:	2300      	movs	r3, #0
  405eca:	930e      	str	r3, [sp, #56]	; 0x38
  405ecc:	1bbf      	subs	r7, r7, r6
  405ece:	1e7b      	subs	r3, r7, #1
  405ed0:	9306      	str	r3, [sp, #24]
  405ed2:	f100 8154 	bmi.w	40617e <_dtoa_r+0x406>
  405ed6:	2300      	movs	r3, #0
  405ed8:	9308      	str	r3, [sp, #32]
  405eda:	9b02      	ldr	r3, [sp, #8]
  405edc:	2b00      	cmp	r3, #0
  405ede:	f2c0 8145 	blt.w	40616c <_dtoa_r+0x3f4>
  405ee2:	9a06      	ldr	r2, [sp, #24]
  405ee4:	930d      	str	r3, [sp, #52]	; 0x34
  405ee6:	4611      	mov	r1, r2
  405ee8:	4419      	add	r1, r3
  405eea:	2300      	movs	r3, #0
  405eec:	9106      	str	r1, [sp, #24]
  405eee:	930c      	str	r3, [sp, #48]	; 0x30
  405ef0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ef2:	2b09      	cmp	r3, #9
  405ef4:	d82a      	bhi.n	405f4c <_dtoa_r+0x1d4>
  405ef6:	2b05      	cmp	r3, #5
  405ef8:	f340 865b 	ble.w	406bb2 <_dtoa_r+0xe3a>
  405efc:	3b04      	subs	r3, #4
  405efe:	9324      	str	r3, [sp, #144]	; 0x90
  405f00:	2500      	movs	r5, #0
  405f02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f04:	3b02      	subs	r3, #2
  405f06:	2b03      	cmp	r3, #3
  405f08:	f200 8642 	bhi.w	406b90 <_dtoa_r+0xe18>
  405f0c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405f10:	02c903d4 	.word	0x02c903d4
  405f14:	046103df 	.word	0x046103df
  405f18:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405f1a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405f1c:	443e      	add	r6, r7
  405f1e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405f22:	2b20      	cmp	r3, #32
  405f24:	f340 818e 	ble.w	406244 <_dtoa_r+0x4cc>
  405f28:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405f2c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405f30:	409d      	lsls	r5, r3
  405f32:	fa2a f000 	lsr.w	r0, sl, r0
  405f36:	4328      	orrs	r0, r5
  405f38:	f002 fb6a 	bl	408610 <__aeabi_ui2d>
  405f3c:	2301      	movs	r3, #1
  405f3e:	3e01      	subs	r6, #1
  405f40:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405f44:	9314      	str	r3, [sp, #80]	; 0x50
  405f46:	e781      	b.n	405e4c <_dtoa_r+0xd4>
  405f48:	483b      	ldr	r0, [pc, #236]	; (406038 <_dtoa_r+0x2c0>)
  405f4a:	e743      	b.n	405dd4 <_dtoa_r+0x5c>
  405f4c:	2100      	movs	r1, #0
  405f4e:	6461      	str	r1, [r4, #68]	; 0x44
  405f50:	4620      	mov	r0, r4
  405f52:	9125      	str	r1, [sp, #148]	; 0x94
  405f54:	f001 fbe6 	bl	407724 <_Balloc>
  405f58:	f04f 33ff 	mov.w	r3, #4294967295
  405f5c:	930a      	str	r3, [sp, #40]	; 0x28
  405f5e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405f60:	930f      	str	r3, [sp, #60]	; 0x3c
  405f62:	2301      	movs	r3, #1
  405f64:	9004      	str	r0, [sp, #16]
  405f66:	6420      	str	r0, [r4, #64]	; 0x40
  405f68:	9224      	str	r2, [sp, #144]	; 0x90
  405f6a:	930b      	str	r3, [sp, #44]	; 0x2c
  405f6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405f6e:	2b00      	cmp	r3, #0
  405f70:	f2c0 80d9 	blt.w	406126 <_dtoa_r+0x3ae>
  405f74:	9a02      	ldr	r2, [sp, #8]
  405f76:	2a0e      	cmp	r2, #14
  405f78:	f300 80d5 	bgt.w	406126 <_dtoa_r+0x3ae>
  405f7c:	4b2d      	ldr	r3, [pc, #180]	; (406034 <_dtoa_r+0x2bc>)
  405f7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f82:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f86:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405f8a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405f8c:	2b00      	cmp	r3, #0
  405f8e:	f2c0 83ba 	blt.w	406706 <_dtoa_r+0x98e>
  405f92:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405f96:	4650      	mov	r0, sl
  405f98:	462a      	mov	r2, r5
  405f9a:	4633      	mov	r3, r6
  405f9c:	4659      	mov	r1, fp
  405f9e:	f002 fcd7 	bl	408950 <__aeabi_ddiv>
  405fa2:	f002 fe5b 	bl	408c5c <__aeabi_d2iz>
  405fa6:	4680      	mov	r8, r0
  405fa8:	f002 fb42 	bl	408630 <__aeabi_i2d>
  405fac:	462a      	mov	r2, r5
  405fae:	4633      	mov	r3, r6
  405fb0:	f002 fba4 	bl	4086fc <__aeabi_dmul>
  405fb4:	460b      	mov	r3, r1
  405fb6:	4602      	mov	r2, r0
  405fb8:	4659      	mov	r1, fp
  405fba:	4650      	mov	r0, sl
  405fbc:	f002 f9ea 	bl	408394 <__aeabi_dsub>
  405fc0:	9d04      	ldr	r5, [sp, #16]
  405fc2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405fc6:	702b      	strb	r3, [r5, #0]
  405fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fca:	2b01      	cmp	r3, #1
  405fcc:	4606      	mov	r6, r0
  405fce:	460f      	mov	r7, r1
  405fd0:	f105 0501 	add.w	r5, r5, #1
  405fd4:	d068      	beq.n	4060a8 <_dtoa_r+0x330>
  405fd6:	2200      	movs	r2, #0
  405fd8:	4b18      	ldr	r3, [pc, #96]	; (40603c <_dtoa_r+0x2c4>)
  405fda:	f002 fb8f 	bl	4086fc <__aeabi_dmul>
  405fde:	2200      	movs	r2, #0
  405fe0:	2300      	movs	r3, #0
  405fe2:	4606      	mov	r6, r0
  405fe4:	460f      	mov	r7, r1
  405fe6:	f002 fdf1 	bl	408bcc <__aeabi_dcmpeq>
  405fea:	2800      	cmp	r0, #0
  405fec:	f040 8088 	bne.w	406100 <_dtoa_r+0x388>
  405ff0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405ff4:	f04f 0a00 	mov.w	sl, #0
  405ff8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40603c <_dtoa_r+0x2c4>
  405ffc:	940c      	str	r4, [sp, #48]	; 0x30
  405ffe:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  406002:	e028      	b.n	406056 <_dtoa_r+0x2de>
  406004:	f3af 8000 	nop.w
  406008:	636f4361 	.word	0x636f4361
  40600c:	3fd287a7 	.word	0x3fd287a7
  406010:	8b60c8b3 	.word	0x8b60c8b3
  406014:	3fc68a28 	.word	0x3fc68a28
  406018:	509f79fb 	.word	0x509f79fb
  40601c:	3fd34413 	.word	0x3fd34413
  406020:	7ff00000 	.word	0x7ff00000
  406024:	00409a75 	.word	0x00409a75
  406028:	00409a98 	.word	0x00409a98
  40602c:	00409aa4 	.word	0x00409aa4
  406030:	3ff80000 	.word	0x3ff80000
  406034:	00409ae0 	.word	0x00409ae0
  406038:	00409a74 	.word	0x00409a74
  40603c:	40240000 	.word	0x40240000
  406040:	f002 fb5c 	bl	4086fc <__aeabi_dmul>
  406044:	2200      	movs	r2, #0
  406046:	2300      	movs	r3, #0
  406048:	4606      	mov	r6, r0
  40604a:	460f      	mov	r7, r1
  40604c:	f002 fdbe 	bl	408bcc <__aeabi_dcmpeq>
  406050:	2800      	cmp	r0, #0
  406052:	f040 83c1 	bne.w	4067d8 <_dtoa_r+0xa60>
  406056:	4642      	mov	r2, r8
  406058:	464b      	mov	r3, r9
  40605a:	4630      	mov	r0, r6
  40605c:	4639      	mov	r1, r7
  40605e:	f002 fc77 	bl	408950 <__aeabi_ddiv>
  406062:	f002 fdfb 	bl	408c5c <__aeabi_d2iz>
  406066:	4604      	mov	r4, r0
  406068:	f002 fae2 	bl	408630 <__aeabi_i2d>
  40606c:	4642      	mov	r2, r8
  40606e:	464b      	mov	r3, r9
  406070:	f002 fb44 	bl	4086fc <__aeabi_dmul>
  406074:	4602      	mov	r2, r0
  406076:	460b      	mov	r3, r1
  406078:	4630      	mov	r0, r6
  40607a:	4639      	mov	r1, r7
  40607c:	f002 f98a 	bl	408394 <__aeabi_dsub>
  406080:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406084:	9e04      	ldr	r6, [sp, #16]
  406086:	f805 eb01 	strb.w	lr, [r5], #1
  40608a:	eba5 0e06 	sub.w	lr, r5, r6
  40608e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406090:	45b6      	cmp	lr, r6
  406092:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406096:	4652      	mov	r2, sl
  406098:	465b      	mov	r3, fp
  40609a:	d1d1      	bne.n	406040 <_dtoa_r+0x2c8>
  40609c:	46a0      	mov	r8, r4
  40609e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4060a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4060a4:	4606      	mov	r6, r0
  4060a6:	460f      	mov	r7, r1
  4060a8:	4632      	mov	r2, r6
  4060aa:	463b      	mov	r3, r7
  4060ac:	4630      	mov	r0, r6
  4060ae:	4639      	mov	r1, r7
  4060b0:	f002 f972 	bl	408398 <__adddf3>
  4060b4:	4606      	mov	r6, r0
  4060b6:	460f      	mov	r7, r1
  4060b8:	4602      	mov	r2, r0
  4060ba:	460b      	mov	r3, r1
  4060bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4060c0:	f002 fd8e 	bl	408be0 <__aeabi_dcmplt>
  4060c4:	b948      	cbnz	r0, 4060da <_dtoa_r+0x362>
  4060c6:	4632      	mov	r2, r6
  4060c8:	463b      	mov	r3, r7
  4060ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4060ce:	f002 fd7d 	bl	408bcc <__aeabi_dcmpeq>
  4060d2:	b1a8      	cbz	r0, 406100 <_dtoa_r+0x388>
  4060d4:	f018 0f01 	tst.w	r8, #1
  4060d8:	d012      	beq.n	406100 <_dtoa_r+0x388>
  4060da:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4060de:	9a04      	ldr	r2, [sp, #16]
  4060e0:	1e6b      	subs	r3, r5, #1
  4060e2:	e004      	b.n	4060ee <_dtoa_r+0x376>
  4060e4:	429a      	cmp	r2, r3
  4060e6:	f000 8401 	beq.w	4068ec <_dtoa_r+0xb74>
  4060ea:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4060ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4060f2:	f103 0501 	add.w	r5, r3, #1
  4060f6:	d0f5      	beq.n	4060e4 <_dtoa_r+0x36c>
  4060f8:	f108 0801 	add.w	r8, r8, #1
  4060fc:	f883 8000 	strb.w	r8, [r3]
  406100:	4649      	mov	r1, r9
  406102:	4620      	mov	r0, r4
  406104:	f001 fb34 	bl	407770 <_Bfree>
  406108:	2200      	movs	r2, #0
  40610a:	9b02      	ldr	r3, [sp, #8]
  40610c:	702a      	strb	r2, [r5, #0]
  40610e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406110:	3301      	adds	r3, #1
  406112:	6013      	str	r3, [r2, #0]
  406114:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406116:	2b00      	cmp	r3, #0
  406118:	f000 839e 	beq.w	406858 <_dtoa_r+0xae0>
  40611c:	9804      	ldr	r0, [sp, #16]
  40611e:	601d      	str	r5, [r3, #0]
  406120:	b01b      	add	sp, #108	; 0x6c
  406122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406126:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406128:	2a00      	cmp	r2, #0
  40612a:	d03e      	beq.n	4061aa <_dtoa_r+0x432>
  40612c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40612e:	2a01      	cmp	r2, #1
  406130:	f340 8311 	ble.w	406756 <_dtoa_r+0x9de>
  406134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406136:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406138:	1e5f      	subs	r7, r3, #1
  40613a:	42ba      	cmp	r2, r7
  40613c:	f2c0 838f 	blt.w	40685e <_dtoa_r+0xae6>
  406140:	1bd7      	subs	r7, r2, r7
  406142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406144:	2b00      	cmp	r3, #0
  406146:	f2c0 848b 	blt.w	406a60 <_dtoa_r+0xce8>
  40614a:	9d08      	ldr	r5, [sp, #32]
  40614c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40614e:	9a08      	ldr	r2, [sp, #32]
  406150:	441a      	add	r2, r3
  406152:	9208      	str	r2, [sp, #32]
  406154:	9a06      	ldr	r2, [sp, #24]
  406156:	2101      	movs	r1, #1
  406158:	441a      	add	r2, r3
  40615a:	4620      	mov	r0, r4
  40615c:	9206      	str	r2, [sp, #24]
  40615e:	f001 fba1 	bl	4078a4 <__i2b>
  406162:	4606      	mov	r6, r0
  406164:	e024      	b.n	4061b0 <_dtoa_r+0x438>
  406166:	2301      	movs	r3, #1
  406168:	930e      	str	r3, [sp, #56]	; 0x38
  40616a:	e6af      	b.n	405ecc <_dtoa_r+0x154>
  40616c:	9a08      	ldr	r2, [sp, #32]
  40616e:	9b02      	ldr	r3, [sp, #8]
  406170:	1ad2      	subs	r2, r2, r3
  406172:	425b      	negs	r3, r3
  406174:	930c      	str	r3, [sp, #48]	; 0x30
  406176:	2300      	movs	r3, #0
  406178:	9208      	str	r2, [sp, #32]
  40617a:	930d      	str	r3, [sp, #52]	; 0x34
  40617c:	e6b8      	b.n	405ef0 <_dtoa_r+0x178>
  40617e:	f1c7 0301 	rsb	r3, r7, #1
  406182:	9308      	str	r3, [sp, #32]
  406184:	2300      	movs	r3, #0
  406186:	9306      	str	r3, [sp, #24]
  406188:	e6a7      	b.n	405eda <_dtoa_r+0x162>
  40618a:	9d02      	ldr	r5, [sp, #8]
  40618c:	4628      	mov	r0, r5
  40618e:	f002 fa4f 	bl	408630 <__aeabi_i2d>
  406192:	4602      	mov	r2, r0
  406194:	460b      	mov	r3, r1
  406196:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40619a:	f002 fd17 	bl	408bcc <__aeabi_dcmpeq>
  40619e:	2800      	cmp	r0, #0
  4061a0:	f47f ae80 	bne.w	405ea4 <_dtoa_r+0x12c>
  4061a4:	1e6b      	subs	r3, r5, #1
  4061a6:	9302      	str	r3, [sp, #8]
  4061a8:	e67c      	b.n	405ea4 <_dtoa_r+0x12c>
  4061aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4061ac:	9d08      	ldr	r5, [sp, #32]
  4061ae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4061b0:	2d00      	cmp	r5, #0
  4061b2:	dd0c      	ble.n	4061ce <_dtoa_r+0x456>
  4061b4:	9906      	ldr	r1, [sp, #24]
  4061b6:	2900      	cmp	r1, #0
  4061b8:	460b      	mov	r3, r1
  4061ba:	dd08      	ble.n	4061ce <_dtoa_r+0x456>
  4061bc:	42a9      	cmp	r1, r5
  4061be:	9a08      	ldr	r2, [sp, #32]
  4061c0:	bfa8      	it	ge
  4061c2:	462b      	movge	r3, r5
  4061c4:	1ad2      	subs	r2, r2, r3
  4061c6:	1aed      	subs	r5, r5, r3
  4061c8:	1acb      	subs	r3, r1, r3
  4061ca:	9208      	str	r2, [sp, #32]
  4061cc:	9306      	str	r3, [sp, #24]
  4061ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4061d0:	b1d3      	cbz	r3, 406208 <_dtoa_r+0x490>
  4061d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4061d4:	2b00      	cmp	r3, #0
  4061d6:	f000 82b7 	beq.w	406748 <_dtoa_r+0x9d0>
  4061da:	2f00      	cmp	r7, #0
  4061dc:	dd10      	ble.n	406200 <_dtoa_r+0x488>
  4061de:	4631      	mov	r1, r6
  4061e0:	463a      	mov	r2, r7
  4061e2:	4620      	mov	r0, r4
  4061e4:	f001 fbfa 	bl	4079dc <__pow5mult>
  4061e8:	464a      	mov	r2, r9
  4061ea:	4601      	mov	r1, r0
  4061ec:	4606      	mov	r6, r0
  4061ee:	4620      	mov	r0, r4
  4061f0:	f001 fb62 	bl	4078b8 <__multiply>
  4061f4:	4649      	mov	r1, r9
  4061f6:	4680      	mov	r8, r0
  4061f8:	4620      	mov	r0, r4
  4061fa:	f001 fab9 	bl	407770 <_Bfree>
  4061fe:	46c1      	mov	r9, r8
  406200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406202:	1bda      	subs	r2, r3, r7
  406204:	f040 82a1 	bne.w	40674a <_dtoa_r+0x9d2>
  406208:	2101      	movs	r1, #1
  40620a:	4620      	mov	r0, r4
  40620c:	f001 fb4a 	bl	4078a4 <__i2b>
  406210:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406212:	2b00      	cmp	r3, #0
  406214:	4680      	mov	r8, r0
  406216:	dd1c      	ble.n	406252 <_dtoa_r+0x4da>
  406218:	4601      	mov	r1, r0
  40621a:	461a      	mov	r2, r3
  40621c:	4620      	mov	r0, r4
  40621e:	f001 fbdd 	bl	4079dc <__pow5mult>
  406222:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406224:	2b01      	cmp	r3, #1
  406226:	4680      	mov	r8, r0
  406228:	f340 8254 	ble.w	4066d4 <_dtoa_r+0x95c>
  40622c:	2300      	movs	r3, #0
  40622e:	930c      	str	r3, [sp, #48]	; 0x30
  406230:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406234:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406238:	6918      	ldr	r0, [r3, #16]
  40623a:	f001 fae3 	bl	407804 <__hi0bits>
  40623e:	f1c0 0020 	rsb	r0, r0, #32
  406242:	e010      	b.n	406266 <_dtoa_r+0x4ee>
  406244:	f1c3 0520 	rsb	r5, r3, #32
  406248:	fa0a f005 	lsl.w	r0, sl, r5
  40624c:	e674      	b.n	405f38 <_dtoa_r+0x1c0>
  40624e:	900e      	str	r0, [sp, #56]	; 0x38
  406250:	e63c      	b.n	405ecc <_dtoa_r+0x154>
  406252:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406254:	2b01      	cmp	r3, #1
  406256:	f340 8287 	ble.w	406768 <_dtoa_r+0x9f0>
  40625a:	2300      	movs	r3, #0
  40625c:	930c      	str	r3, [sp, #48]	; 0x30
  40625e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406260:	2001      	movs	r0, #1
  406262:	2b00      	cmp	r3, #0
  406264:	d1e4      	bne.n	406230 <_dtoa_r+0x4b8>
  406266:	9a06      	ldr	r2, [sp, #24]
  406268:	4410      	add	r0, r2
  40626a:	f010 001f 	ands.w	r0, r0, #31
  40626e:	f000 80a1 	beq.w	4063b4 <_dtoa_r+0x63c>
  406272:	f1c0 0320 	rsb	r3, r0, #32
  406276:	2b04      	cmp	r3, #4
  406278:	f340 849e 	ble.w	406bb8 <_dtoa_r+0xe40>
  40627c:	9b08      	ldr	r3, [sp, #32]
  40627e:	f1c0 001c 	rsb	r0, r0, #28
  406282:	4403      	add	r3, r0
  406284:	9308      	str	r3, [sp, #32]
  406286:	4613      	mov	r3, r2
  406288:	4403      	add	r3, r0
  40628a:	4405      	add	r5, r0
  40628c:	9306      	str	r3, [sp, #24]
  40628e:	9b08      	ldr	r3, [sp, #32]
  406290:	2b00      	cmp	r3, #0
  406292:	dd05      	ble.n	4062a0 <_dtoa_r+0x528>
  406294:	4649      	mov	r1, r9
  406296:	461a      	mov	r2, r3
  406298:	4620      	mov	r0, r4
  40629a:	f001 fbef 	bl	407a7c <__lshift>
  40629e:	4681      	mov	r9, r0
  4062a0:	9b06      	ldr	r3, [sp, #24]
  4062a2:	2b00      	cmp	r3, #0
  4062a4:	dd05      	ble.n	4062b2 <_dtoa_r+0x53a>
  4062a6:	4641      	mov	r1, r8
  4062a8:	461a      	mov	r2, r3
  4062aa:	4620      	mov	r0, r4
  4062ac:	f001 fbe6 	bl	407a7c <__lshift>
  4062b0:	4680      	mov	r8, r0
  4062b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4062b4:	2b00      	cmp	r3, #0
  4062b6:	f040 8086 	bne.w	4063c6 <_dtoa_r+0x64e>
  4062ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062bc:	2b00      	cmp	r3, #0
  4062be:	f340 8266 	ble.w	40678e <_dtoa_r+0xa16>
  4062c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4062c4:	2b00      	cmp	r3, #0
  4062c6:	f000 8098 	beq.w	4063fa <_dtoa_r+0x682>
  4062ca:	2d00      	cmp	r5, #0
  4062cc:	dd05      	ble.n	4062da <_dtoa_r+0x562>
  4062ce:	4631      	mov	r1, r6
  4062d0:	462a      	mov	r2, r5
  4062d2:	4620      	mov	r0, r4
  4062d4:	f001 fbd2 	bl	407a7c <__lshift>
  4062d8:	4606      	mov	r6, r0
  4062da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4062dc:	2b00      	cmp	r3, #0
  4062de:	f040 8337 	bne.w	406950 <_dtoa_r+0xbd8>
  4062e2:	9606      	str	r6, [sp, #24]
  4062e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4062e6:	9a04      	ldr	r2, [sp, #16]
  4062e8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4062ec:	3b01      	subs	r3, #1
  4062ee:	18d3      	adds	r3, r2, r3
  4062f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4062f2:	f00a 0301 	and.w	r3, sl, #1
  4062f6:	930c      	str	r3, [sp, #48]	; 0x30
  4062f8:	4617      	mov	r7, r2
  4062fa:	46c2      	mov	sl, r8
  4062fc:	4651      	mov	r1, sl
  4062fe:	4648      	mov	r0, r9
  406300:	f7ff fca6 	bl	405c50 <quorem>
  406304:	4631      	mov	r1, r6
  406306:	4605      	mov	r5, r0
  406308:	4648      	mov	r0, r9
  40630a:	f001 fc09 	bl	407b20 <__mcmp>
  40630e:	465a      	mov	r2, fp
  406310:	900a      	str	r0, [sp, #40]	; 0x28
  406312:	4651      	mov	r1, sl
  406314:	4620      	mov	r0, r4
  406316:	f001 fc1f 	bl	407b58 <__mdiff>
  40631a:	68c2      	ldr	r2, [r0, #12]
  40631c:	4680      	mov	r8, r0
  40631e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406322:	2a00      	cmp	r2, #0
  406324:	f040 822b 	bne.w	40677e <_dtoa_r+0xa06>
  406328:	4601      	mov	r1, r0
  40632a:	4648      	mov	r0, r9
  40632c:	9308      	str	r3, [sp, #32]
  40632e:	f001 fbf7 	bl	407b20 <__mcmp>
  406332:	4641      	mov	r1, r8
  406334:	9006      	str	r0, [sp, #24]
  406336:	4620      	mov	r0, r4
  406338:	f001 fa1a 	bl	407770 <_Bfree>
  40633c:	9a06      	ldr	r2, [sp, #24]
  40633e:	9b08      	ldr	r3, [sp, #32]
  406340:	b932      	cbnz	r2, 406350 <_dtoa_r+0x5d8>
  406342:	9924      	ldr	r1, [sp, #144]	; 0x90
  406344:	b921      	cbnz	r1, 406350 <_dtoa_r+0x5d8>
  406346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406348:	2a00      	cmp	r2, #0
  40634a:	f000 83ef 	beq.w	406b2c <_dtoa_r+0xdb4>
  40634e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406350:	990a      	ldr	r1, [sp, #40]	; 0x28
  406352:	2900      	cmp	r1, #0
  406354:	f2c0 829f 	blt.w	406896 <_dtoa_r+0xb1e>
  406358:	d105      	bne.n	406366 <_dtoa_r+0x5ee>
  40635a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40635c:	b919      	cbnz	r1, 406366 <_dtoa_r+0x5ee>
  40635e:	990c      	ldr	r1, [sp, #48]	; 0x30
  406360:	2900      	cmp	r1, #0
  406362:	f000 8298 	beq.w	406896 <_dtoa_r+0xb1e>
  406366:	2a00      	cmp	r2, #0
  406368:	f300 8306 	bgt.w	406978 <_dtoa_r+0xc00>
  40636c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40636e:	703b      	strb	r3, [r7, #0]
  406370:	f107 0801 	add.w	r8, r7, #1
  406374:	4297      	cmp	r7, r2
  406376:	4645      	mov	r5, r8
  406378:	f000 830c 	beq.w	406994 <_dtoa_r+0xc1c>
  40637c:	4649      	mov	r1, r9
  40637e:	2300      	movs	r3, #0
  406380:	220a      	movs	r2, #10
  406382:	4620      	mov	r0, r4
  406384:	f001 f9fe 	bl	407784 <__multadd>
  406388:	455e      	cmp	r6, fp
  40638a:	4681      	mov	r9, r0
  40638c:	4631      	mov	r1, r6
  40638e:	f04f 0300 	mov.w	r3, #0
  406392:	f04f 020a 	mov.w	r2, #10
  406396:	4620      	mov	r0, r4
  406398:	f000 81eb 	beq.w	406772 <_dtoa_r+0x9fa>
  40639c:	f001 f9f2 	bl	407784 <__multadd>
  4063a0:	4659      	mov	r1, fp
  4063a2:	4606      	mov	r6, r0
  4063a4:	2300      	movs	r3, #0
  4063a6:	220a      	movs	r2, #10
  4063a8:	4620      	mov	r0, r4
  4063aa:	f001 f9eb 	bl	407784 <__multadd>
  4063ae:	4647      	mov	r7, r8
  4063b0:	4683      	mov	fp, r0
  4063b2:	e7a3      	b.n	4062fc <_dtoa_r+0x584>
  4063b4:	201c      	movs	r0, #28
  4063b6:	9b08      	ldr	r3, [sp, #32]
  4063b8:	4403      	add	r3, r0
  4063ba:	9308      	str	r3, [sp, #32]
  4063bc:	9b06      	ldr	r3, [sp, #24]
  4063be:	4403      	add	r3, r0
  4063c0:	4405      	add	r5, r0
  4063c2:	9306      	str	r3, [sp, #24]
  4063c4:	e763      	b.n	40628e <_dtoa_r+0x516>
  4063c6:	4641      	mov	r1, r8
  4063c8:	4648      	mov	r0, r9
  4063ca:	f001 fba9 	bl	407b20 <__mcmp>
  4063ce:	2800      	cmp	r0, #0
  4063d0:	f6bf af73 	bge.w	4062ba <_dtoa_r+0x542>
  4063d4:	9f02      	ldr	r7, [sp, #8]
  4063d6:	4649      	mov	r1, r9
  4063d8:	2300      	movs	r3, #0
  4063da:	220a      	movs	r2, #10
  4063dc:	4620      	mov	r0, r4
  4063de:	3f01      	subs	r7, #1
  4063e0:	9702      	str	r7, [sp, #8]
  4063e2:	f001 f9cf 	bl	407784 <__multadd>
  4063e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4063e8:	4681      	mov	r9, r0
  4063ea:	2b00      	cmp	r3, #0
  4063ec:	f040 83b6 	bne.w	406b5c <_dtoa_r+0xde4>
  4063f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4063f2:	2b00      	cmp	r3, #0
  4063f4:	f340 83bf 	ble.w	406b76 <_dtoa_r+0xdfe>
  4063f8:	930a      	str	r3, [sp, #40]	; 0x28
  4063fa:	f8dd b010 	ldr.w	fp, [sp, #16]
  4063fe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406400:	465d      	mov	r5, fp
  406402:	e002      	b.n	40640a <_dtoa_r+0x692>
  406404:	f001 f9be 	bl	407784 <__multadd>
  406408:	4681      	mov	r9, r0
  40640a:	4641      	mov	r1, r8
  40640c:	4648      	mov	r0, r9
  40640e:	f7ff fc1f 	bl	405c50 <quorem>
  406412:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406416:	f805 ab01 	strb.w	sl, [r5], #1
  40641a:	eba5 030b 	sub.w	r3, r5, fp
  40641e:	42bb      	cmp	r3, r7
  406420:	f04f 020a 	mov.w	r2, #10
  406424:	f04f 0300 	mov.w	r3, #0
  406428:	4649      	mov	r1, r9
  40642a:	4620      	mov	r0, r4
  40642c:	dbea      	blt.n	406404 <_dtoa_r+0x68c>
  40642e:	9b04      	ldr	r3, [sp, #16]
  406430:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406432:	2a01      	cmp	r2, #1
  406434:	bfac      	ite	ge
  406436:	189b      	addge	r3, r3, r2
  406438:	3301      	addlt	r3, #1
  40643a:	461d      	mov	r5, r3
  40643c:	f04f 0b00 	mov.w	fp, #0
  406440:	4649      	mov	r1, r9
  406442:	2201      	movs	r2, #1
  406444:	4620      	mov	r0, r4
  406446:	f001 fb19 	bl	407a7c <__lshift>
  40644a:	4641      	mov	r1, r8
  40644c:	4681      	mov	r9, r0
  40644e:	f001 fb67 	bl	407b20 <__mcmp>
  406452:	2800      	cmp	r0, #0
  406454:	f340 823d 	ble.w	4068d2 <_dtoa_r+0xb5a>
  406458:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40645c:	9904      	ldr	r1, [sp, #16]
  40645e:	1e6b      	subs	r3, r5, #1
  406460:	e004      	b.n	40646c <_dtoa_r+0x6f4>
  406462:	428b      	cmp	r3, r1
  406464:	f000 81ae 	beq.w	4067c4 <_dtoa_r+0xa4c>
  406468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40646c:	2a39      	cmp	r2, #57	; 0x39
  40646e:	f103 0501 	add.w	r5, r3, #1
  406472:	d0f6      	beq.n	406462 <_dtoa_r+0x6ea>
  406474:	3201      	adds	r2, #1
  406476:	701a      	strb	r2, [r3, #0]
  406478:	4641      	mov	r1, r8
  40647a:	4620      	mov	r0, r4
  40647c:	f001 f978 	bl	407770 <_Bfree>
  406480:	2e00      	cmp	r6, #0
  406482:	f43f ae3d 	beq.w	406100 <_dtoa_r+0x388>
  406486:	f1bb 0f00 	cmp.w	fp, #0
  40648a:	d005      	beq.n	406498 <_dtoa_r+0x720>
  40648c:	45b3      	cmp	fp, r6
  40648e:	d003      	beq.n	406498 <_dtoa_r+0x720>
  406490:	4659      	mov	r1, fp
  406492:	4620      	mov	r0, r4
  406494:	f001 f96c 	bl	407770 <_Bfree>
  406498:	4631      	mov	r1, r6
  40649a:	4620      	mov	r0, r4
  40649c:	f001 f968 	bl	407770 <_Bfree>
  4064a0:	e62e      	b.n	406100 <_dtoa_r+0x388>
  4064a2:	2300      	movs	r3, #0
  4064a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4064a6:	9b02      	ldr	r3, [sp, #8]
  4064a8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4064aa:	4413      	add	r3, r2
  4064ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4064ae:	3301      	adds	r3, #1
  4064b0:	2b01      	cmp	r3, #1
  4064b2:	461f      	mov	r7, r3
  4064b4:	461e      	mov	r6, r3
  4064b6:	930a      	str	r3, [sp, #40]	; 0x28
  4064b8:	bfb8      	it	lt
  4064ba:	2701      	movlt	r7, #1
  4064bc:	2100      	movs	r1, #0
  4064be:	2f17      	cmp	r7, #23
  4064c0:	6461      	str	r1, [r4, #68]	; 0x44
  4064c2:	d90a      	bls.n	4064da <_dtoa_r+0x762>
  4064c4:	2201      	movs	r2, #1
  4064c6:	2304      	movs	r3, #4
  4064c8:	005b      	lsls	r3, r3, #1
  4064ca:	f103 0014 	add.w	r0, r3, #20
  4064ce:	4287      	cmp	r7, r0
  4064d0:	4611      	mov	r1, r2
  4064d2:	f102 0201 	add.w	r2, r2, #1
  4064d6:	d2f7      	bcs.n	4064c8 <_dtoa_r+0x750>
  4064d8:	6461      	str	r1, [r4, #68]	; 0x44
  4064da:	4620      	mov	r0, r4
  4064dc:	f001 f922 	bl	407724 <_Balloc>
  4064e0:	2e0e      	cmp	r6, #14
  4064e2:	9004      	str	r0, [sp, #16]
  4064e4:	6420      	str	r0, [r4, #64]	; 0x40
  4064e6:	f63f ad41 	bhi.w	405f6c <_dtoa_r+0x1f4>
  4064ea:	2d00      	cmp	r5, #0
  4064ec:	f43f ad3e 	beq.w	405f6c <_dtoa_r+0x1f4>
  4064f0:	9902      	ldr	r1, [sp, #8]
  4064f2:	2900      	cmp	r1, #0
  4064f4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4064f8:	f340 8202 	ble.w	406900 <_dtoa_r+0xb88>
  4064fc:	4bb8      	ldr	r3, [pc, #736]	; (4067e0 <_dtoa_r+0xa68>)
  4064fe:	f001 020f 	and.w	r2, r1, #15
  406502:	110d      	asrs	r5, r1, #4
  406504:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406508:	06e9      	lsls	r1, r5, #27
  40650a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40650e:	f140 81ae 	bpl.w	40686e <_dtoa_r+0xaf6>
  406512:	4bb4      	ldr	r3, [pc, #720]	; (4067e4 <_dtoa_r+0xa6c>)
  406514:	4650      	mov	r0, sl
  406516:	4659      	mov	r1, fp
  406518:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40651c:	f002 fa18 	bl	408950 <__aeabi_ddiv>
  406520:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406524:	f005 050f 	and.w	r5, r5, #15
  406528:	f04f 0a03 	mov.w	sl, #3
  40652c:	b18d      	cbz	r5, 406552 <_dtoa_r+0x7da>
  40652e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4067e4 <_dtoa_r+0xa6c>
  406532:	07ea      	lsls	r2, r5, #31
  406534:	d509      	bpl.n	40654a <_dtoa_r+0x7d2>
  406536:	4630      	mov	r0, r6
  406538:	4639      	mov	r1, r7
  40653a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40653e:	f002 f8dd 	bl	4086fc <__aeabi_dmul>
  406542:	f10a 0a01 	add.w	sl, sl, #1
  406546:	4606      	mov	r6, r0
  406548:	460f      	mov	r7, r1
  40654a:	106d      	asrs	r5, r5, #1
  40654c:	f108 0808 	add.w	r8, r8, #8
  406550:	d1ef      	bne.n	406532 <_dtoa_r+0x7ba>
  406552:	463b      	mov	r3, r7
  406554:	4632      	mov	r2, r6
  406556:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40655a:	f002 f9f9 	bl	408950 <__aeabi_ddiv>
  40655e:	4607      	mov	r7, r0
  406560:	4688      	mov	r8, r1
  406562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406564:	b143      	cbz	r3, 406578 <_dtoa_r+0x800>
  406566:	2200      	movs	r2, #0
  406568:	4b9f      	ldr	r3, [pc, #636]	; (4067e8 <_dtoa_r+0xa70>)
  40656a:	4638      	mov	r0, r7
  40656c:	4641      	mov	r1, r8
  40656e:	f002 fb37 	bl	408be0 <__aeabi_dcmplt>
  406572:	2800      	cmp	r0, #0
  406574:	f040 8286 	bne.w	406a84 <_dtoa_r+0xd0c>
  406578:	4650      	mov	r0, sl
  40657a:	f002 f859 	bl	408630 <__aeabi_i2d>
  40657e:	463a      	mov	r2, r7
  406580:	4643      	mov	r3, r8
  406582:	f002 f8bb 	bl	4086fc <__aeabi_dmul>
  406586:	4b99      	ldr	r3, [pc, #612]	; (4067ec <_dtoa_r+0xa74>)
  406588:	2200      	movs	r2, #0
  40658a:	f001 ff05 	bl	408398 <__adddf3>
  40658e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406590:	4605      	mov	r5, r0
  406592:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406596:	2b00      	cmp	r3, #0
  406598:	f000 813e 	beq.w	406818 <_dtoa_r+0xaa0>
  40659c:	9b02      	ldr	r3, [sp, #8]
  40659e:	9315      	str	r3, [sp, #84]	; 0x54
  4065a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065a2:	9312      	str	r3, [sp, #72]	; 0x48
  4065a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4065a6:	2b00      	cmp	r3, #0
  4065a8:	f000 81fa 	beq.w	4069a0 <_dtoa_r+0xc28>
  4065ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4065ae:	4b8c      	ldr	r3, [pc, #560]	; (4067e0 <_dtoa_r+0xa68>)
  4065b0:	498f      	ldr	r1, [pc, #572]	; (4067f0 <_dtoa_r+0xa78>)
  4065b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4065b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4065ba:	2000      	movs	r0, #0
  4065bc:	f002 f9c8 	bl	408950 <__aeabi_ddiv>
  4065c0:	462a      	mov	r2, r5
  4065c2:	4633      	mov	r3, r6
  4065c4:	f001 fee6 	bl	408394 <__aeabi_dsub>
  4065c8:	4682      	mov	sl, r0
  4065ca:	468b      	mov	fp, r1
  4065cc:	4638      	mov	r0, r7
  4065ce:	4641      	mov	r1, r8
  4065d0:	f002 fb44 	bl	408c5c <__aeabi_d2iz>
  4065d4:	4605      	mov	r5, r0
  4065d6:	f002 f82b 	bl	408630 <__aeabi_i2d>
  4065da:	4602      	mov	r2, r0
  4065dc:	460b      	mov	r3, r1
  4065de:	4638      	mov	r0, r7
  4065e0:	4641      	mov	r1, r8
  4065e2:	f001 fed7 	bl	408394 <__aeabi_dsub>
  4065e6:	3530      	adds	r5, #48	; 0x30
  4065e8:	fa5f f885 	uxtb.w	r8, r5
  4065ec:	9d04      	ldr	r5, [sp, #16]
  4065ee:	4606      	mov	r6, r0
  4065f0:	460f      	mov	r7, r1
  4065f2:	f885 8000 	strb.w	r8, [r5]
  4065f6:	4602      	mov	r2, r0
  4065f8:	460b      	mov	r3, r1
  4065fa:	4650      	mov	r0, sl
  4065fc:	4659      	mov	r1, fp
  4065fe:	3501      	adds	r5, #1
  406600:	f002 fb0c 	bl	408c1c <__aeabi_dcmpgt>
  406604:	2800      	cmp	r0, #0
  406606:	d154      	bne.n	4066b2 <_dtoa_r+0x93a>
  406608:	4632      	mov	r2, r6
  40660a:	463b      	mov	r3, r7
  40660c:	2000      	movs	r0, #0
  40660e:	4976      	ldr	r1, [pc, #472]	; (4067e8 <_dtoa_r+0xa70>)
  406610:	f001 fec0 	bl	408394 <__aeabi_dsub>
  406614:	4602      	mov	r2, r0
  406616:	460b      	mov	r3, r1
  406618:	4650      	mov	r0, sl
  40661a:	4659      	mov	r1, fp
  40661c:	f002 fafe 	bl	408c1c <__aeabi_dcmpgt>
  406620:	2800      	cmp	r0, #0
  406622:	f040 8270 	bne.w	406b06 <_dtoa_r+0xd8e>
  406626:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406628:	2a01      	cmp	r2, #1
  40662a:	f000 8111 	beq.w	406850 <_dtoa_r+0xad8>
  40662e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406630:	9a04      	ldr	r2, [sp, #16]
  406632:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406636:	4413      	add	r3, r2
  406638:	4699      	mov	r9, r3
  40663a:	e00d      	b.n	406658 <_dtoa_r+0x8e0>
  40663c:	2000      	movs	r0, #0
  40663e:	496a      	ldr	r1, [pc, #424]	; (4067e8 <_dtoa_r+0xa70>)
  406640:	f001 fea8 	bl	408394 <__aeabi_dsub>
  406644:	4652      	mov	r2, sl
  406646:	465b      	mov	r3, fp
  406648:	f002 faca 	bl	408be0 <__aeabi_dcmplt>
  40664c:	2800      	cmp	r0, #0
  40664e:	f040 8258 	bne.w	406b02 <_dtoa_r+0xd8a>
  406652:	454d      	cmp	r5, r9
  406654:	f000 80fa 	beq.w	40684c <_dtoa_r+0xad4>
  406658:	4650      	mov	r0, sl
  40665a:	4659      	mov	r1, fp
  40665c:	2200      	movs	r2, #0
  40665e:	4b65      	ldr	r3, [pc, #404]	; (4067f4 <_dtoa_r+0xa7c>)
  406660:	f002 f84c 	bl	4086fc <__aeabi_dmul>
  406664:	2200      	movs	r2, #0
  406666:	4b63      	ldr	r3, [pc, #396]	; (4067f4 <_dtoa_r+0xa7c>)
  406668:	4682      	mov	sl, r0
  40666a:	468b      	mov	fp, r1
  40666c:	4630      	mov	r0, r6
  40666e:	4639      	mov	r1, r7
  406670:	f002 f844 	bl	4086fc <__aeabi_dmul>
  406674:	460f      	mov	r7, r1
  406676:	4606      	mov	r6, r0
  406678:	f002 faf0 	bl	408c5c <__aeabi_d2iz>
  40667c:	4680      	mov	r8, r0
  40667e:	f001 ffd7 	bl	408630 <__aeabi_i2d>
  406682:	4602      	mov	r2, r0
  406684:	460b      	mov	r3, r1
  406686:	4630      	mov	r0, r6
  406688:	4639      	mov	r1, r7
  40668a:	f001 fe83 	bl	408394 <__aeabi_dsub>
  40668e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406692:	fa5f f888 	uxtb.w	r8, r8
  406696:	4652      	mov	r2, sl
  406698:	465b      	mov	r3, fp
  40669a:	f805 8b01 	strb.w	r8, [r5], #1
  40669e:	4606      	mov	r6, r0
  4066a0:	460f      	mov	r7, r1
  4066a2:	f002 fa9d 	bl	408be0 <__aeabi_dcmplt>
  4066a6:	4632      	mov	r2, r6
  4066a8:	463b      	mov	r3, r7
  4066aa:	2800      	cmp	r0, #0
  4066ac:	d0c6      	beq.n	40663c <_dtoa_r+0x8c4>
  4066ae:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4066b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4066b4:	9302      	str	r3, [sp, #8]
  4066b6:	e523      	b.n	406100 <_dtoa_r+0x388>
  4066b8:	2300      	movs	r3, #0
  4066ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4066bc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4066be:	2b00      	cmp	r3, #0
  4066c0:	f340 80dc 	ble.w	40687c <_dtoa_r+0xb04>
  4066c4:	461f      	mov	r7, r3
  4066c6:	461e      	mov	r6, r3
  4066c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4066ca:	930a      	str	r3, [sp, #40]	; 0x28
  4066cc:	e6f6      	b.n	4064bc <_dtoa_r+0x744>
  4066ce:	2301      	movs	r3, #1
  4066d0:	930b      	str	r3, [sp, #44]	; 0x2c
  4066d2:	e7f3      	b.n	4066bc <_dtoa_r+0x944>
  4066d4:	f1ba 0f00 	cmp.w	sl, #0
  4066d8:	f47f ada8 	bne.w	40622c <_dtoa_r+0x4b4>
  4066dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4066e0:	2b00      	cmp	r3, #0
  4066e2:	f47f adba 	bne.w	40625a <_dtoa_r+0x4e2>
  4066e6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4066ea:	0d3f      	lsrs	r7, r7, #20
  4066ec:	053f      	lsls	r7, r7, #20
  4066ee:	2f00      	cmp	r7, #0
  4066f0:	f000 820d 	beq.w	406b0e <_dtoa_r+0xd96>
  4066f4:	9b08      	ldr	r3, [sp, #32]
  4066f6:	3301      	adds	r3, #1
  4066f8:	9308      	str	r3, [sp, #32]
  4066fa:	9b06      	ldr	r3, [sp, #24]
  4066fc:	3301      	adds	r3, #1
  4066fe:	9306      	str	r3, [sp, #24]
  406700:	2301      	movs	r3, #1
  406702:	930c      	str	r3, [sp, #48]	; 0x30
  406704:	e5ab      	b.n	40625e <_dtoa_r+0x4e6>
  406706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406708:	2b00      	cmp	r3, #0
  40670a:	f73f ac42 	bgt.w	405f92 <_dtoa_r+0x21a>
  40670e:	f040 8221 	bne.w	406b54 <_dtoa_r+0xddc>
  406712:	2200      	movs	r2, #0
  406714:	4b38      	ldr	r3, [pc, #224]	; (4067f8 <_dtoa_r+0xa80>)
  406716:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40671a:	f001 ffef 	bl	4086fc <__aeabi_dmul>
  40671e:	4652      	mov	r2, sl
  406720:	465b      	mov	r3, fp
  406722:	f002 fa71 	bl	408c08 <__aeabi_dcmpge>
  406726:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40672a:	4646      	mov	r6, r8
  40672c:	2800      	cmp	r0, #0
  40672e:	d041      	beq.n	4067b4 <_dtoa_r+0xa3c>
  406730:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406732:	9d04      	ldr	r5, [sp, #16]
  406734:	43db      	mvns	r3, r3
  406736:	9302      	str	r3, [sp, #8]
  406738:	4641      	mov	r1, r8
  40673a:	4620      	mov	r0, r4
  40673c:	f001 f818 	bl	407770 <_Bfree>
  406740:	2e00      	cmp	r6, #0
  406742:	f43f acdd 	beq.w	406100 <_dtoa_r+0x388>
  406746:	e6a7      	b.n	406498 <_dtoa_r+0x720>
  406748:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40674a:	4649      	mov	r1, r9
  40674c:	4620      	mov	r0, r4
  40674e:	f001 f945 	bl	4079dc <__pow5mult>
  406752:	4681      	mov	r9, r0
  406754:	e558      	b.n	406208 <_dtoa_r+0x490>
  406756:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406758:	2a00      	cmp	r2, #0
  40675a:	f000 8187 	beq.w	406a6c <_dtoa_r+0xcf4>
  40675e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406762:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406764:	9d08      	ldr	r5, [sp, #32]
  406766:	e4f2      	b.n	40614e <_dtoa_r+0x3d6>
  406768:	f1ba 0f00 	cmp.w	sl, #0
  40676c:	f47f ad75 	bne.w	40625a <_dtoa_r+0x4e2>
  406770:	e7b4      	b.n	4066dc <_dtoa_r+0x964>
  406772:	f001 f807 	bl	407784 <__multadd>
  406776:	4647      	mov	r7, r8
  406778:	4606      	mov	r6, r0
  40677a:	4683      	mov	fp, r0
  40677c:	e5be      	b.n	4062fc <_dtoa_r+0x584>
  40677e:	4601      	mov	r1, r0
  406780:	4620      	mov	r0, r4
  406782:	9306      	str	r3, [sp, #24]
  406784:	f000 fff4 	bl	407770 <_Bfree>
  406788:	2201      	movs	r2, #1
  40678a:	9b06      	ldr	r3, [sp, #24]
  40678c:	e5e0      	b.n	406350 <_dtoa_r+0x5d8>
  40678e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406790:	2b02      	cmp	r3, #2
  406792:	f77f ad96 	ble.w	4062c2 <_dtoa_r+0x54a>
  406796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406798:	2b00      	cmp	r3, #0
  40679a:	d1c9      	bne.n	406730 <_dtoa_r+0x9b8>
  40679c:	4641      	mov	r1, r8
  40679e:	2205      	movs	r2, #5
  4067a0:	4620      	mov	r0, r4
  4067a2:	f000 ffef 	bl	407784 <__multadd>
  4067a6:	4601      	mov	r1, r0
  4067a8:	4680      	mov	r8, r0
  4067aa:	4648      	mov	r0, r9
  4067ac:	f001 f9b8 	bl	407b20 <__mcmp>
  4067b0:	2800      	cmp	r0, #0
  4067b2:	ddbd      	ble.n	406730 <_dtoa_r+0x9b8>
  4067b4:	9a02      	ldr	r2, [sp, #8]
  4067b6:	9904      	ldr	r1, [sp, #16]
  4067b8:	2331      	movs	r3, #49	; 0x31
  4067ba:	3201      	adds	r2, #1
  4067bc:	9202      	str	r2, [sp, #8]
  4067be:	700b      	strb	r3, [r1, #0]
  4067c0:	1c4d      	adds	r5, r1, #1
  4067c2:	e7b9      	b.n	406738 <_dtoa_r+0x9c0>
  4067c4:	9a02      	ldr	r2, [sp, #8]
  4067c6:	3201      	adds	r2, #1
  4067c8:	9202      	str	r2, [sp, #8]
  4067ca:	9a04      	ldr	r2, [sp, #16]
  4067cc:	2331      	movs	r3, #49	; 0x31
  4067ce:	7013      	strb	r3, [r2, #0]
  4067d0:	e652      	b.n	406478 <_dtoa_r+0x700>
  4067d2:	2301      	movs	r3, #1
  4067d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4067d6:	e666      	b.n	4064a6 <_dtoa_r+0x72e>
  4067d8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4067dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4067de:	e48f      	b.n	406100 <_dtoa_r+0x388>
  4067e0:	00409ae0 	.word	0x00409ae0
  4067e4:	00409ab8 	.word	0x00409ab8
  4067e8:	3ff00000 	.word	0x3ff00000
  4067ec:	401c0000 	.word	0x401c0000
  4067f0:	3fe00000 	.word	0x3fe00000
  4067f4:	40240000 	.word	0x40240000
  4067f8:	40140000 	.word	0x40140000
  4067fc:	4650      	mov	r0, sl
  4067fe:	f001 ff17 	bl	408630 <__aeabi_i2d>
  406802:	463a      	mov	r2, r7
  406804:	4643      	mov	r3, r8
  406806:	f001 ff79 	bl	4086fc <__aeabi_dmul>
  40680a:	2200      	movs	r2, #0
  40680c:	4bc1      	ldr	r3, [pc, #772]	; (406b14 <_dtoa_r+0xd9c>)
  40680e:	f001 fdc3 	bl	408398 <__adddf3>
  406812:	4605      	mov	r5, r0
  406814:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406818:	4641      	mov	r1, r8
  40681a:	2200      	movs	r2, #0
  40681c:	4bbe      	ldr	r3, [pc, #760]	; (406b18 <_dtoa_r+0xda0>)
  40681e:	4638      	mov	r0, r7
  406820:	f001 fdb8 	bl	408394 <__aeabi_dsub>
  406824:	462a      	mov	r2, r5
  406826:	4633      	mov	r3, r6
  406828:	4682      	mov	sl, r0
  40682a:	468b      	mov	fp, r1
  40682c:	f002 f9f6 	bl	408c1c <__aeabi_dcmpgt>
  406830:	4680      	mov	r8, r0
  406832:	2800      	cmp	r0, #0
  406834:	f040 8110 	bne.w	406a58 <_dtoa_r+0xce0>
  406838:	462a      	mov	r2, r5
  40683a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40683e:	4650      	mov	r0, sl
  406840:	4659      	mov	r1, fp
  406842:	f002 f9cd 	bl	408be0 <__aeabi_dcmplt>
  406846:	b118      	cbz	r0, 406850 <_dtoa_r+0xad8>
  406848:	4646      	mov	r6, r8
  40684a:	e771      	b.n	406730 <_dtoa_r+0x9b8>
  40684c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406850:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406854:	f7ff bb8a 	b.w	405f6c <_dtoa_r+0x1f4>
  406858:	9804      	ldr	r0, [sp, #16]
  40685a:	f7ff babb 	b.w	405dd4 <_dtoa_r+0x5c>
  40685e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406860:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406862:	970c      	str	r7, [sp, #48]	; 0x30
  406864:	1afb      	subs	r3, r7, r3
  406866:	441a      	add	r2, r3
  406868:	920d      	str	r2, [sp, #52]	; 0x34
  40686a:	2700      	movs	r7, #0
  40686c:	e469      	b.n	406142 <_dtoa_r+0x3ca>
  40686e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406872:	f04f 0a02 	mov.w	sl, #2
  406876:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40687a:	e657      	b.n	40652c <_dtoa_r+0x7b4>
  40687c:	2100      	movs	r1, #0
  40687e:	2301      	movs	r3, #1
  406880:	6461      	str	r1, [r4, #68]	; 0x44
  406882:	4620      	mov	r0, r4
  406884:	9325      	str	r3, [sp, #148]	; 0x94
  406886:	f000 ff4d 	bl	407724 <_Balloc>
  40688a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40688c:	9004      	str	r0, [sp, #16]
  40688e:	6420      	str	r0, [r4, #64]	; 0x40
  406890:	930a      	str	r3, [sp, #40]	; 0x28
  406892:	930f      	str	r3, [sp, #60]	; 0x3c
  406894:	e629      	b.n	4064ea <_dtoa_r+0x772>
  406896:	2a00      	cmp	r2, #0
  406898:	46d0      	mov	r8, sl
  40689a:	f8cd b018 	str.w	fp, [sp, #24]
  40689e:	469a      	mov	sl, r3
  4068a0:	dd11      	ble.n	4068c6 <_dtoa_r+0xb4e>
  4068a2:	4649      	mov	r1, r9
  4068a4:	2201      	movs	r2, #1
  4068a6:	4620      	mov	r0, r4
  4068a8:	f001 f8e8 	bl	407a7c <__lshift>
  4068ac:	4641      	mov	r1, r8
  4068ae:	4681      	mov	r9, r0
  4068b0:	f001 f936 	bl	407b20 <__mcmp>
  4068b4:	2800      	cmp	r0, #0
  4068b6:	f340 8146 	ble.w	406b46 <_dtoa_r+0xdce>
  4068ba:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4068be:	f000 8106 	beq.w	406ace <_dtoa_r+0xd56>
  4068c2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4068c6:	46b3      	mov	fp, r6
  4068c8:	f887 a000 	strb.w	sl, [r7]
  4068cc:	1c7d      	adds	r5, r7, #1
  4068ce:	9e06      	ldr	r6, [sp, #24]
  4068d0:	e5d2      	b.n	406478 <_dtoa_r+0x700>
  4068d2:	d104      	bne.n	4068de <_dtoa_r+0xb66>
  4068d4:	f01a 0f01 	tst.w	sl, #1
  4068d8:	d001      	beq.n	4068de <_dtoa_r+0xb66>
  4068da:	e5bd      	b.n	406458 <_dtoa_r+0x6e0>
  4068dc:	4615      	mov	r5, r2
  4068de:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4068e2:	2b30      	cmp	r3, #48	; 0x30
  4068e4:	f105 32ff 	add.w	r2, r5, #4294967295
  4068e8:	d0f8      	beq.n	4068dc <_dtoa_r+0xb64>
  4068ea:	e5c5      	b.n	406478 <_dtoa_r+0x700>
  4068ec:	9904      	ldr	r1, [sp, #16]
  4068ee:	2230      	movs	r2, #48	; 0x30
  4068f0:	700a      	strb	r2, [r1, #0]
  4068f2:	9a02      	ldr	r2, [sp, #8]
  4068f4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4068f8:	3201      	adds	r2, #1
  4068fa:	9202      	str	r2, [sp, #8]
  4068fc:	f7ff bbfc 	b.w	4060f8 <_dtoa_r+0x380>
  406900:	f000 80bb 	beq.w	406a7a <_dtoa_r+0xd02>
  406904:	9b02      	ldr	r3, [sp, #8]
  406906:	425d      	negs	r5, r3
  406908:	4b84      	ldr	r3, [pc, #528]	; (406b1c <_dtoa_r+0xda4>)
  40690a:	f005 020f 	and.w	r2, r5, #15
  40690e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406912:	e9d3 2300 	ldrd	r2, r3, [r3]
  406916:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40691a:	f001 feef 	bl	4086fc <__aeabi_dmul>
  40691e:	112d      	asrs	r5, r5, #4
  406920:	4607      	mov	r7, r0
  406922:	4688      	mov	r8, r1
  406924:	f000 812c 	beq.w	406b80 <_dtoa_r+0xe08>
  406928:	4e7d      	ldr	r6, [pc, #500]	; (406b20 <_dtoa_r+0xda8>)
  40692a:	f04f 0a02 	mov.w	sl, #2
  40692e:	07eb      	lsls	r3, r5, #31
  406930:	d509      	bpl.n	406946 <_dtoa_r+0xbce>
  406932:	4638      	mov	r0, r7
  406934:	4641      	mov	r1, r8
  406936:	e9d6 2300 	ldrd	r2, r3, [r6]
  40693a:	f001 fedf 	bl	4086fc <__aeabi_dmul>
  40693e:	f10a 0a01 	add.w	sl, sl, #1
  406942:	4607      	mov	r7, r0
  406944:	4688      	mov	r8, r1
  406946:	106d      	asrs	r5, r5, #1
  406948:	f106 0608 	add.w	r6, r6, #8
  40694c:	d1ef      	bne.n	40692e <_dtoa_r+0xbb6>
  40694e:	e608      	b.n	406562 <_dtoa_r+0x7ea>
  406950:	6871      	ldr	r1, [r6, #4]
  406952:	4620      	mov	r0, r4
  406954:	f000 fee6 	bl	407724 <_Balloc>
  406958:	6933      	ldr	r3, [r6, #16]
  40695a:	3302      	adds	r3, #2
  40695c:	009a      	lsls	r2, r3, #2
  40695e:	4605      	mov	r5, r0
  406960:	f106 010c 	add.w	r1, r6, #12
  406964:	300c      	adds	r0, #12
  406966:	f000 fddb 	bl	407520 <memcpy>
  40696a:	4629      	mov	r1, r5
  40696c:	2201      	movs	r2, #1
  40696e:	4620      	mov	r0, r4
  406970:	f001 f884 	bl	407a7c <__lshift>
  406974:	9006      	str	r0, [sp, #24]
  406976:	e4b5      	b.n	4062e4 <_dtoa_r+0x56c>
  406978:	2b39      	cmp	r3, #57	; 0x39
  40697a:	f8cd b018 	str.w	fp, [sp, #24]
  40697e:	46d0      	mov	r8, sl
  406980:	f000 80a5 	beq.w	406ace <_dtoa_r+0xd56>
  406984:	f103 0a01 	add.w	sl, r3, #1
  406988:	46b3      	mov	fp, r6
  40698a:	f887 a000 	strb.w	sl, [r7]
  40698e:	1c7d      	adds	r5, r7, #1
  406990:	9e06      	ldr	r6, [sp, #24]
  406992:	e571      	b.n	406478 <_dtoa_r+0x700>
  406994:	465a      	mov	r2, fp
  406996:	46d0      	mov	r8, sl
  406998:	46b3      	mov	fp, r6
  40699a:	469a      	mov	sl, r3
  40699c:	4616      	mov	r6, r2
  40699e:	e54f      	b.n	406440 <_dtoa_r+0x6c8>
  4069a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4069a2:	495e      	ldr	r1, [pc, #376]	; (406b1c <_dtoa_r+0xda4>)
  4069a4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4069a8:	462a      	mov	r2, r5
  4069aa:	4633      	mov	r3, r6
  4069ac:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4069b0:	f001 fea4 	bl	4086fc <__aeabi_dmul>
  4069b4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4069b8:	4638      	mov	r0, r7
  4069ba:	4641      	mov	r1, r8
  4069bc:	f002 f94e 	bl	408c5c <__aeabi_d2iz>
  4069c0:	4605      	mov	r5, r0
  4069c2:	f001 fe35 	bl	408630 <__aeabi_i2d>
  4069c6:	460b      	mov	r3, r1
  4069c8:	4602      	mov	r2, r0
  4069ca:	4641      	mov	r1, r8
  4069cc:	4638      	mov	r0, r7
  4069ce:	f001 fce1 	bl	408394 <__aeabi_dsub>
  4069d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4069d4:	460f      	mov	r7, r1
  4069d6:	9904      	ldr	r1, [sp, #16]
  4069d8:	3530      	adds	r5, #48	; 0x30
  4069da:	2b01      	cmp	r3, #1
  4069dc:	700d      	strb	r5, [r1, #0]
  4069de:	4606      	mov	r6, r0
  4069e0:	f101 0501 	add.w	r5, r1, #1
  4069e4:	d026      	beq.n	406a34 <_dtoa_r+0xcbc>
  4069e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4069e8:	9a04      	ldr	r2, [sp, #16]
  4069ea:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406b28 <_dtoa_r+0xdb0>
  4069ee:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4069f2:	4413      	add	r3, r2
  4069f4:	f04f 0a00 	mov.w	sl, #0
  4069f8:	4699      	mov	r9, r3
  4069fa:	4652      	mov	r2, sl
  4069fc:	465b      	mov	r3, fp
  4069fe:	4630      	mov	r0, r6
  406a00:	4639      	mov	r1, r7
  406a02:	f001 fe7b 	bl	4086fc <__aeabi_dmul>
  406a06:	460f      	mov	r7, r1
  406a08:	4606      	mov	r6, r0
  406a0a:	f002 f927 	bl	408c5c <__aeabi_d2iz>
  406a0e:	4680      	mov	r8, r0
  406a10:	f001 fe0e 	bl	408630 <__aeabi_i2d>
  406a14:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406a18:	4602      	mov	r2, r0
  406a1a:	460b      	mov	r3, r1
  406a1c:	4630      	mov	r0, r6
  406a1e:	4639      	mov	r1, r7
  406a20:	f001 fcb8 	bl	408394 <__aeabi_dsub>
  406a24:	f805 8b01 	strb.w	r8, [r5], #1
  406a28:	454d      	cmp	r5, r9
  406a2a:	4606      	mov	r6, r0
  406a2c:	460f      	mov	r7, r1
  406a2e:	d1e4      	bne.n	4069fa <_dtoa_r+0xc82>
  406a30:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406a34:	4b3b      	ldr	r3, [pc, #236]	; (406b24 <_dtoa_r+0xdac>)
  406a36:	2200      	movs	r2, #0
  406a38:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406a3c:	f001 fcac 	bl	408398 <__adddf3>
  406a40:	4632      	mov	r2, r6
  406a42:	463b      	mov	r3, r7
  406a44:	f002 f8cc 	bl	408be0 <__aeabi_dcmplt>
  406a48:	2800      	cmp	r0, #0
  406a4a:	d046      	beq.n	406ada <_dtoa_r+0xd62>
  406a4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406a4e:	9302      	str	r3, [sp, #8]
  406a50:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406a54:	f7ff bb43 	b.w	4060de <_dtoa_r+0x366>
  406a58:	f04f 0800 	mov.w	r8, #0
  406a5c:	4646      	mov	r6, r8
  406a5e:	e6a9      	b.n	4067b4 <_dtoa_r+0xa3c>
  406a60:	9b08      	ldr	r3, [sp, #32]
  406a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406a64:	1a9d      	subs	r5, r3, r2
  406a66:	2300      	movs	r3, #0
  406a68:	f7ff bb71 	b.w	40614e <_dtoa_r+0x3d6>
  406a6c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406a6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406a70:	9d08      	ldr	r5, [sp, #32]
  406a72:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406a76:	f7ff bb6a 	b.w	40614e <_dtoa_r+0x3d6>
  406a7a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406a7e:	f04f 0a02 	mov.w	sl, #2
  406a82:	e56e      	b.n	406562 <_dtoa_r+0x7ea>
  406a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a86:	2b00      	cmp	r3, #0
  406a88:	f43f aeb8 	beq.w	4067fc <_dtoa_r+0xa84>
  406a8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406a8e:	2b00      	cmp	r3, #0
  406a90:	f77f aede 	ble.w	406850 <_dtoa_r+0xad8>
  406a94:	2200      	movs	r2, #0
  406a96:	4b24      	ldr	r3, [pc, #144]	; (406b28 <_dtoa_r+0xdb0>)
  406a98:	4638      	mov	r0, r7
  406a9a:	4641      	mov	r1, r8
  406a9c:	f001 fe2e 	bl	4086fc <__aeabi_dmul>
  406aa0:	4607      	mov	r7, r0
  406aa2:	4688      	mov	r8, r1
  406aa4:	f10a 0001 	add.w	r0, sl, #1
  406aa8:	f001 fdc2 	bl	408630 <__aeabi_i2d>
  406aac:	463a      	mov	r2, r7
  406aae:	4643      	mov	r3, r8
  406ab0:	f001 fe24 	bl	4086fc <__aeabi_dmul>
  406ab4:	2200      	movs	r2, #0
  406ab6:	4b17      	ldr	r3, [pc, #92]	; (406b14 <_dtoa_r+0xd9c>)
  406ab8:	f001 fc6e 	bl	408398 <__adddf3>
  406abc:	9a02      	ldr	r2, [sp, #8]
  406abe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ac0:	9312      	str	r3, [sp, #72]	; 0x48
  406ac2:	3a01      	subs	r2, #1
  406ac4:	4605      	mov	r5, r0
  406ac6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406aca:	9215      	str	r2, [sp, #84]	; 0x54
  406acc:	e56a      	b.n	4065a4 <_dtoa_r+0x82c>
  406ace:	2239      	movs	r2, #57	; 0x39
  406ad0:	46b3      	mov	fp, r6
  406ad2:	703a      	strb	r2, [r7, #0]
  406ad4:	9e06      	ldr	r6, [sp, #24]
  406ad6:	1c7d      	adds	r5, r7, #1
  406ad8:	e4c0      	b.n	40645c <_dtoa_r+0x6e4>
  406ada:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406ade:	2000      	movs	r0, #0
  406ae0:	4910      	ldr	r1, [pc, #64]	; (406b24 <_dtoa_r+0xdac>)
  406ae2:	f001 fc57 	bl	408394 <__aeabi_dsub>
  406ae6:	4632      	mov	r2, r6
  406ae8:	463b      	mov	r3, r7
  406aea:	f002 f897 	bl	408c1c <__aeabi_dcmpgt>
  406aee:	b908      	cbnz	r0, 406af4 <_dtoa_r+0xd7c>
  406af0:	e6ae      	b.n	406850 <_dtoa_r+0xad8>
  406af2:	4615      	mov	r5, r2
  406af4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406af8:	2b30      	cmp	r3, #48	; 0x30
  406afa:	f105 32ff 	add.w	r2, r5, #4294967295
  406afe:	d0f8      	beq.n	406af2 <_dtoa_r+0xd7a>
  406b00:	e5d7      	b.n	4066b2 <_dtoa_r+0x93a>
  406b02:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406b06:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406b08:	9302      	str	r3, [sp, #8]
  406b0a:	f7ff bae8 	b.w	4060de <_dtoa_r+0x366>
  406b0e:	970c      	str	r7, [sp, #48]	; 0x30
  406b10:	f7ff bba5 	b.w	40625e <_dtoa_r+0x4e6>
  406b14:	401c0000 	.word	0x401c0000
  406b18:	40140000 	.word	0x40140000
  406b1c:	00409ae0 	.word	0x00409ae0
  406b20:	00409ab8 	.word	0x00409ab8
  406b24:	3fe00000 	.word	0x3fe00000
  406b28:	40240000 	.word	0x40240000
  406b2c:	2b39      	cmp	r3, #57	; 0x39
  406b2e:	f8cd b018 	str.w	fp, [sp, #24]
  406b32:	46d0      	mov	r8, sl
  406b34:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406b38:	469a      	mov	sl, r3
  406b3a:	d0c8      	beq.n	406ace <_dtoa_r+0xd56>
  406b3c:	f1bb 0f00 	cmp.w	fp, #0
  406b40:	f73f aebf 	bgt.w	4068c2 <_dtoa_r+0xb4a>
  406b44:	e6bf      	b.n	4068c6 <_dtoa_r+0xb4e>
  406b46:	f47f aebe 	bne.w	4068c6 <_dtoa_r+0xb4e>
  406b4a:	f01a 0f01 	tst.w	sl, #1
  406b4e:	f43f aeba 	beq.w	4068c6 <_dtoa_r+0xb4e>
  406b52:	e6b2      	b.n	4068ba <_dtoa_r+0xb42>
  406b54:	f04f 0800 	mov.w	r8, #0
  406b58:	4646      	mov	r6, r8
  406b5a:	e5e9      	b.n	406730 <_dtoa_r+0x9b8>
  406b5c:	4631      	mov	r1, r6
  406b5e:	2300      	movs	r3, #0
  406b60:	220a      	movs	r2, #10
  406b62:	4620      	mov	r0, r4
  406b64:	f000 fe0e 	bl	407784 <__multadd>
  406b68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b6a:	2b00      	cmp	r3, #0
  406b6c:	4606      	mov	r6, r0
  406b6e:	dd0a      	ble.n	406b86 <_dtoa_r+0xe0e>
  406b70:	930a      	str	r3, [sp, #40]	; 0x28
  406b72:	f7ff bbaa 	b.w	4062ca <_dtoa_r+0x552>
  406b76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406b78:	2b02      	cmp	r3, #2
  406b7a:	dc23      	bgt.n	406bc4 <_dtoa_r+0xe4c>
  406b7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b7e:	e43b      	b.n	4063f8 <_dtoa_r+0x680>
  406b80:	f04f 0a02 	mov.w	sl, #2
  406b84:	e4ed      	b.n	406562 <_dtoa_r+0x7ea>
  406b86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406b88:	2b02      	cmp	r3, #2
  406b8a:	dc1b      	bgt.n	406bc4 <_dtoa_r+0xe4c>
  406b8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406b8e:	e7ef      	b.n	406b70 <_dtoa_r+0xdf8>
  406b90:	2500      	movs	r5, #0
  406b92:	6465      	str	r5, [r4, #68]	; 0x44
  406b94:	4629      	mov	r1, r5
  406b96:	4620      	mov	r0, r4
  406b98:	f000 fdc4 	bl	407724 <_Balloc>
  406b9c:	f04f 33ff 	mov.w	r3, #4294967295
  406ba0:	930a      	str	r3, [sp, #40]	; 0x28
  406ba2:	930f      	str	r3, [sp, #60]	; 0x3c
  406ba4:	2301      	movs	r3, #1
  406ba6:	9004      	str	r0, [sp, #16]
  406ba8:	9525      	str	r5, [sp, #148]	; 0x94
  406baa:	6420      	str	r0, [r4, #64]	; 0x40
  406bac:	930b      	str	r3, [sp, #44]	; 0x2c
  406bae:	f7ff b9dd 	b.w	405f6c <_dtoa_r+0x1f4>
  406bb2:	2501      	movs	r5, #1
  406bb4:	f7ff b9a5 	b.w	405f02 <_dtoa_r+0x18a>
  406bb8:	f43f ab69 	beq.w	40628e <_dtoa_r+0x516>
  406bbc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406bc0:	f7ff bbf9 	b.w	4063b6 <_dtoa_r+0x63e>
  406bc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406bc6:	930a      	str	r3, [sp, #40]	; 0x28
  406bc8:	e5e5      	b.n	406796 <_dtoa_r+0xa1e>
  406bca:	bf00      	nop

00406bcc <__libc_fini_array>:
  406bcc:	b538      	push	{r3, r4, r5, lr}
  406bce:	4c0a      	ldr	r4, [pc, #40]	; (406bf8 <__libc_fini_array+0x2c>)
  406bd0:	4d0a      	ldr	r5, [pc, #40]	; (406bfc <__libc_fini_array+0x30>)
  406bd2:	1b64      	subs	r4, r4, r5
  406bd4:	10a4      	asrs	r4, r4, #2
  406bd6:	d00a      	beq.n	406bee <__libc_fini_array+0x22>
  406bd8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406bdc:	3b01      	subs	r3, #1
  406bde:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406be2:	3c01      	subs	r4, #1
  406be4:	f855 3904 	ldr.w	r3, [r5], #-4
  406be8:	4798      	blx	r3
  406bea:	2c00      	cmp	r4, #0
  406bec:	d1f9      	bne.n	406be2 <__libc_fini_array+0x16>
  406bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406bf2:	f003 b86b 	b.w	409ccc <_fini>
  406bf6:	bf00      	nop
  406bf8:	00409cdc 	.word	0x00409cdc
  406bfc:	00409cd8 	.word	0x00409cd8

00406c00 <_malloc_trim_r>:
  406c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c02:	4f24      	ldr	r7, [pc, #144]	; (406c94 <_malloc_trim_r+0x94>)
  406c04:	460c      	mov	r4, r1
  406c06:	4606      	mov	r6, r0
  406c08:	f000 fd88 	bl	40771c <__malloc_lock>
  406c0c:	68bb      	ldr	r3, [r7, #8]
  406c0e:	685d      	ldr	r5, [r3, #4]
  406c10:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406c14:	310f      	adds	r1, #15
  406c16:	f025 0503 	bic.w	r5, r5, #3
  406c1a:	4429      	add	r1, r5
  406c1c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c20:	f021 010f 	bic.w	r1, r1, #15
  406c24:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c28:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406c2c:	db07      	blt.n	406c3e <_malloc_trim_r+0x3e>
  406c2e:	2100      	movs	r1, #0
  406c30:	4630      	mov	r0, r6
  406c32:	f001 fa17 	bl	408064 <_sbrk_r>
  406c36:	68bb      	ldr	r3, [r7, #8]
  406c38:	442b      	add	r3, r5
  406c3a:	4298      	cmp	r0, r3
  406c3c:	d004      	beq.n	406c48 <_malloc_trim_r+0x48>
  406c3e:	4630      	mov	r0, r6
  406c40:	f000 fd6e 	bl	407720 <__malloc_unlock>
  406c44:	2000      	movs	r0, #0
  406c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c48:	4261      	negs	r1, r4
  406c4a:	4630      	mov	r0, r6
  406c4c:	f001 fa0a 	bl	408064 <_sbrk_r>
  406c50:	3001      	adds	r0, #1
  406c52:	d00d      	beq.n	406c70 <_malloc_trim_r+0x70>
  406c54:	4b10      	ldr	r3, [pc, #64]	; (406c98 <_malloc_trim_r+0x98>)
  406c56:	68ba      	ldr	r2, [r7, #8]
  406c58:	6819      	ldr	r1, [r3, #0]
  406c5a:	1b2d      	subs	r5, r5, r4
  406c5c:	f045 0501 	orr.w	r5, r5, #1
  406c60:	4630      	mov	r0, r6
  406c62:	1b09      	subs	r1, r1, r4
  406c64:	6055      	str	r5, [r2, #4]
  406c66:	6019      	str	r1, [r3, #0]
  406c68:	f000 fd5a 	bl	407720 <__malloc_unlock>
  406c6c:	2001      	movs	r0, #1
  406c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c70:	2100      	movs	r1, #0
  406c72:	4630      	mov	r0, r6
  406c74:	f001 f9f6 	bl	408064 <_sbrk_r>
  406c78:	68ba      	ldr	r2, [r7, #8]
  406c7a:	1a83      	subs	r3, r0, r2
  406c7c:	2b0f      	cmp	r3, #15
  406c7e:	ddde      	ble.n	406c3e <_malloc_trim_r+0x3e>
  406c80:	4c06      	ldr	r4, [pc, #24]	; (406c9c <_malloc_trim_r+0x9c>)
  406c82:	4905      	ldr	r1, [pc, #20]	; (406c98 <_malloc_trim_r+0x98>)
  406c84:	6824      	ldr	r4, [r4, #0]
  406c86:	f043 0301 	orr.w	r3, r3, #1
  406c8a:	1b00      	subs	r0, r0, r4
  406c8c:	6053      	str	r3, [r2, #4]
  406c8e:	6008      	str	r0, [r1, #0]
  406c90:	e7d5      	b.n	406c3e <_malloc_trim_r+0x3e>
  406c92:	bf00      	nop
  406c94:	200005ac 	.word	0x200005ac
  406c98:	2000d794 	.word	0x2000d794
  406c9c:	200009b4 	.word	0x200009b4

00406ca0 <_free_r>:
  406ca0:	2900      	cmp	r1, #0
  406ca2:	d044      	beq.n	406d2e <_free_r+0x8e>
  406ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ca8:	460d      	mov	r5, r1
  406caa:	4680      	mov	r8, r0
  406cac:	f000 fd36 	bl	40771c <__malloc_lock>
  406cb0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406cb4:	4969      	ldr	r1, [pc, #420]	; (406e5c <_free_r+0x1bc>)
  406cb6:	f027 0301 	bic.w	r3, r7, #1
  406cba:	f1a5 0408 	sub.w	r4, r5, #8
  406cbe:	18e2      	adds	r2, r4, r3
  406cc0:	688e      	ldr	r6, [r1, #8]
  406cc2:	6850      	ldr	r0, [r2, #4]
  406cc4:	42b2      	cmp	r2, r6
  406cc6:	f020 0003 	bic.w	r0, r0, #3
  406cca:	d05e      	beq.n	406d8a <_free_r+0xea>
  406ccc:	07fe      	lsls	r6, r7, #31
  406cce:	6050      	str	r0, [r2, #4]
  406cd0:	d40b      	bmi.n	406cea <_free_r+0x4a>
  406cd2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406cd6:	1be4      	subs	r4, r4, r7
  406cd8:	f101 0e08 	add.w	lr, r1, #8
  406cdc:	68a5      	ldr	r5, [r4, #8]
  406cde:	4575      	cmp	r5, lr
  406ce0:	443b      	add	r3, r7
  406ce2:	d06d      	beq.n	406dc0 <_free_r+0x120>
  406ce4:	68e7      	ldr	r7, [r4, #12]
  406ce6:	60ef      	str	r7, [r5, #12]
  406ce8:	60bd      	str	r5, [r7, #8]
  406cea:	1815      	adds	r5, r2, r0
  406cec:	686d      	ldr	r5, [r5, #4]
  406cee:	07ed      	lsls	r5, r5, #31
  406cf0:	d53e      	bpl.n	406d70 <_free_r+0xd0>
  406cf2:	f043 0201 	orr.w	r2, r3, #1
  406cf6:	6062      	str	r2, [r4, #4]
  406cf8:	50e3      	str	r3, [r4, r3]
  406cfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406cfe:	d217      	bcs.n	406d30 <_free_r+0x90>
  406d00:	08db      	lsrs	r3, r3, #3
  406d02:	1c58      	adds	r0, r3, #1
  406d04:	109a      	asrs	r2, r3, #2
  406d06:	684d      	ldr	r5, [r1, #4]
  406d08:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406d0c:	60a7      	str	r7, [r4, #8]
  406d0e:	2301      	movs	r3, #1
  406d10:	4093      	lsls	r3, r2
  406d12:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406d16:	432b      	orrs	r3, r5
  406d18:	3a08      	subs	r2, #8
  406d1a:	60e2      	str	r2, [r4, #12]
  406d1c:	604b      	str	r3, [r1, #4]
  406d1e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406d22:	60fc      	str	r4, [r7, #12]
  406d24:	4640      	mov	r0, r8
  406d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d2a:	f000 bcf9 	b.w	407720 <__malloc_unlock>
  406d2e:	4770      	bx	lr
  406d30:	0a5a      	lsrs	r2, r3, #9
  406d32:	2a04      	cmp	r2, #4
  406d34:	d852      	bhi.n	406ddc <_free_r+0x13c>
  406d36:	099a      	lsrs	r2, r3, #6
  406d38:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406d3c:	00ff      	lsls	r7, r7, #3
  406d3e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406d42:	19c8      	adds	r0, r1, r7
  406d44:	59ca      	ldr	r2, [r1, r7]
  406d46:	3808      	subs	r0, #8
  406d48:	4290      	cmp	r0, r2
  406d4a:	d04f      	beq.n	406dec <_free_r+0x14c>
  406d4c:	6851      	ldr	r1, [r2, #4]
  406d4e:	f021 0103 	bic.w	r1, r1, #3
  406d52:	428b      	cmp	r3, r1
  406d54:	d232      	bcs.n	406dbc <_free_r+0x11c>
  406d56:	6892      	ldr	r2, [r2, #8]
  406d58:	4290      	cmp	r0, r2
  406d5a:	d1f7      	bne.n	406d4c <_free_r+0xac>
  406d5c:	68c3      	ldr	r3, [r0, #12]
  406d5e:	60a0      	str	r0, [r4, #8]
  406d60:	60e3      	str	r3, [r4, #12]
  406d62:	609c      	str	r4, [r3, #8]
  406d64:	60c4      	str	r4, [r0, #12]
  406d66:	4640      	mov	r0, r8
  406d68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d6c:	f000 bcd8 	b.w	407720 <__malloc_unlock>
  406d70:	6895      	ldr	r5, [r2, #8]
  406d72:	4f3b      	ldr	r7, [pc, #236]	; (406e60 <_free_r+0x1c0>)
  406d74:	42bd      	cmp	r5, r7
  406d76:	4403      	add	r3, r0
  406d78:	d040      	beq.n	406dfc <_free_r+0x15c>
  406d7a:	68d0      	ldr	r0, [r2, #12]
  406d7c:	60e8      	str	r0, [r5, #12]
  406d7e:	f043 0201 	orr.w	r2, r3, #1
  406d82:	6085      	str	r5, [r0, #8]
  406d84:	6062      	str	r2, [r4, #4]
  406d86:	50e3      	str	r3, [r4, r3]
  406d88:	e7b7      	b.n	406cfa <_free_r+0x5a>
  406d8a:	07ff      	lsls	r7, r7, #31
  406d8c:	4403      	add	r3, r0
  406d8e:	d407      	bmi.n	406da0 <_free_r+0x100>
  406d90:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406d94:	1aa4      	subs	r4, r4, r2
  406d96:	4413      	add	r3, r2
  406d98:	68a0      	ldr	r0, [r4, #8]
  406d9a:	68e2      	ldr	r2, [r4, #12]
  406d9c:	60c2      	str	r2, [r0, #12]
  406d9e:	6090      	str	r0, [r2, #8]
  406da0:	4a30      	ldr	r2, [pc, #192]	; (406e64 <_free_r+0x1c4>)
  406da2:	6812      	ldr	r2, [r2, #0]
  406da4:	f043 0001 	orr.w	r0, r3, #1
  406da8:	4293      	cmp	r3, r2
  406daa:	6060      	str	r0, [r4, #4]
  406dac:	608c      	str	r4, [r1, #8]
  406dae:	d3b9      	bcc.n	406d24 <_free_r+0x84>
  406db0:	4b2d      	ldr	r3, [pc, #180]	; (406e68 <_free_r+0x1c8>)
  406db2:	4640      	mov	r0, r8
  406db4:	6819      	ldr	r1, [r3, #0]
  406db6:	f7ff ff23 	bl	406c00 <_malloc_trim_r>
  406dba:	e7b3      	b.n	406d24 <_free_r+0x84>
  406dbc:	4610      	mov	r0, r2
  406dbe:	e7cd      	b.n	406d5c <_free_r+0xbc>
  406dc0:	1811      	adds	r1, r2, r0
  406dc2:	6849      	ldr	r1, [r1, #4]
  406dc4:	07c9      	lsls	r1, r1, #31
  406dc6:	d444      	bmi.n	406e52 <_free_r+0x1b2>
  406dc8:	6891      	ldr	r1, [r2, #8]
  406dca:	68d2      	ldr	r2, [r2, #12]
  406dcc:	60ca      	str	r2, [r1, #12]
  406dce:	4403      	add	r3, r0
  406dd0:	f043 0001 	orr.w	r0, r3, #1
  406dd4:	6091      	str	r1, [r2, #8]
  406dd6:	6060      	str	r0, [r4, #4]
  406dd8:	50e3      	str	r3, [r4, r3]
  406dda:	e7a3      	b.n	406d24 <_free_r+0x84>
  406ddc:	2a14      	cmp	r2, #20
  406dde:	d816      	bhi.n	406e0e <_free_r+0x16e>
  406de0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406de4:	00ff      	lsls	r7, r7, #3
  406de6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406dea:	e7aa      	b.n	406d42 <_free_r+0xa2>
  406dec:	10aa      	asrs	r2, r5, #2
  406dee:	2301      	movs	r3, #1
  406df0:	684d      	ldr	r5, [r1, #4]
  406df2:	4093      	lsls	r3, r2
  406df4:	432b      	orrs	r3, r5
  406df6:	604b      	str	r3, [r1, #4]
  406df8:	4603      	mov	r3, r0
  406dfa:	e7b0      	b.n	406d5e <_free_r+0xbe>
  406dfc:	f043 0201 	orr.w	r2, r3, #1
  406e00:	614c      	str	r4, [r1, #20]
  406e02:	610c      	str	r4, [r1, #16]
  406e04:	60e5      	str	r5, [r4, #12]
  406e06:	60a5      	str	r5, [r4, #8]
  406e08:	6062      	str	r2, [r4, #4]
  406e0a:	50e3      	str	r3, [r4, r3]
  406e0c:	e78a      	b.n	406d24 <_free_r+0x84>
  406e0e:	2a54      	cmp	r2, #84	; 0x54
  406e10:	d806      	bhi.n	406e20 <_free_r+0x180>
  406e12:	0b1a      	lsrs	r2, r3, #12
  406e14:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406e18:	00ff      	lsls	r7, r7, #3
  406e1a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406e1e:	e790      	b.n	406d42 <_free_r+0xa2>
  406e20:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406e24:	d806      	bhi.n	406e34 <_free_r+0x194>
  406e26:	0bda      	lsrs	r2, r3, #15
  406e28:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406e2c:	00ff      	lsls	r7, r7, #3
  406e2e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406e32:	e786      	b.n	406d42 <_free_r+0xa2>
  406e34:	f240 5054 	movw	r0, #1364	; 0x554
  406e38:	4282      	cmp	r2, r0
  406e3a:	d806      	bhi.n	406e4a <_free_r+0x1aa>
  406e3c:	0c9a      	lsrs	r2, r3, #18
  406e3e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406e42:	00ff      	lsls	r7, r7, #3
  406e44:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406e48:	e77b      	b.n	406d42 <_free_r+0xa2>
  406e4a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406e4e:	257e      	movs	r5, #126	; 0x7e
  406e50:	e777      	b.n	406d42 <_free_r+0xa2>
  406e52:	f043 0101 	orr.w	r1, r3, #1
  406e56:	6061      	str	r1, [r4, #4]
  406e58:	6013      	str	r3, [r2, #0]
  406e5a:	e763      	b.n	406d24 <_free_r+0x84>
  406e5c:	200005ac 	.word	0x200005ac
  406e60:	200005b4 	.word	0x200005b4
  406e64:	200009b8 	.word	0x200009b8
  406e68:	2000d7c4 	.word	0x2000d7c4

00406e6c <_localeconv_r>:
  406e6c:	4a04      	ldr	r2, [pc, #16]	; (406e80 <_localeconv_r+0x14>)
  406e6e:	4b05      	ldr	r3, [pc, #20]	; (406e84 <_localeconv_r+0x18>)
  406e70:	6812      	ldr	r2, [r2, #0]
  406e72:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406e74:	2800      	cmp	r0, #0
  406e76:	bf08      	it	eq
  406e78:	4618      	moveq	r0, r3
  406e7a:	30f0      	adds	r0, #240	; 0xf0
  406e7c:	4770      	bx	lr
  406e7e:	bf00      	nop
  406e80:	20000014 	.word	0x20000014
  406e84:	20000440 	.word	0x20000440

00406e88 <_malloc_r>:
  406e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e8c:	f101 060b 	add.w	r6, r1, #11
  406e90:	2e16      	cmp	r6, #22
  406e92:	b083      	sub	sp, #12
  406e94:	4605      	mov	r5, r0
  406e96:	f240 809e 	bls.w	406fd6 <_malloc_r+0x14e>
  406e9a:	f036 0607 	bics.w	r6, r6, #7
  406e9e:	f100 80bd 	bmi.w	40701c <_malloc_r+0x194>
  406ea2:	42b1      	cmp	r1, r6
  406ea4:	f200 80ba 	bhi.w	40701c <_malloc_r+0x194>
  406ea8:	f000 fc38 	bl	40771c <__malloc_lock>
  406eac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406eb0:	f0c0 8293 	bcc.w	4073da <_malloc_r+0x552>
  406eb4:	0a73      	lsrs	r3, r6, #9
  406eb6:	f000 80b8 	beq.w	40702a <_malloc_r+0x1a2>
  406eba:	2b04      	cmp	r3, #4
  406ebc:	f200 8179 	bhi.w	4071b2 <_malloc_r+0x32a>
  406ec0:	09b3      	lsrs	r3, r6, #6
  406ec2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406ec6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406eca:	00c3      	lsls	r3, r0, #3
  406ecc:	4fbf      	ldr	r7, [pc, #764]	; (4071cc <_malloc_r+0x344>)
  406ece:	443b      	add	r3, r7
  406ed0:	f1a3 0108 	sub.w	r1, r3, #8
  406ed4:	685c      	ldr	r4, [r3, #4]
  406ed6:	42a1      	cmp	r1, r4
  406ed8:	d106      	bne.n	406ee8 <_malloc_r+0x60>
  406eda:	e00c      	b.n	406ef6 <_malloc_r+0x6e>
  406edc:	2a00      	cmp	r2, #0
  406ede:	f280 80aa 	bge.w	407036 <_malloc_r+0x1ae>
  406ee2:	68e4      	ldr	r4, [r4, #12]
  406ee4:	42a1      	cmp	r1, r4
  406ee6:	d006      	beq.n	406ef6 <_malloc_r+0x6e>
  406ee8:	6863      	ldr	r3, [r4, #4]
  406eea:	f023 0303 	bic.w	r3, r3, #3
  406eee:	1b9a      	subs	r2, r3, r6
  406ef0:	2a0f      	cmp	r2, #15
  406ef2:	ddf3      	ble.n	406edc <_malloc_r+0x54>
  406ef4:	4670      	mov	r0, lr
  406ef6:	693c      	ldr	r4, [r7, #16]
  406ef8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4071e0 <_malloc_r+0x358>
  406efc:	4574      	cmp	r4, lr
  406efe:	f000 81ab 	beq.w	407258 <_malloc_r+0x3d0>
  406f02:	6863      	ldr	r3, [r4, #4]
  406f04:	f023 0303 	bic.w	r3, r3, #3
  406f08:	1b9a      	subs	r2, r3, r6
  406f0a:	2a0f      	cmp	r2, #15
  406f0c:	f300 8190 	bgt.w	407230 <_malloc_r+0x3a8>
  406f10:	2a00      	cmp	r2, #0
  406f12:	f8c7 e014 	str.w	lr, [r7, #20]
  406f16:	f8c7 e010 	str.w	lr, [r7, #16]
  406f1a:	f280 809d 	bge.w	407058 <_malloc_r+0x1d0>
  406f1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406f22:	f080 8161 	bcs.w	4071e8 <_malloc_r+0x360>
  406f26:	08db      	lsrs	r3, r3, #3
  406f28:	f103 0c01 	add.w	ip, r3, #1
  406f2c:	1099      	asrs	r1, r3, #2
  406f2e:	687a      	ldr	r2, [r7, #4]
  406f30:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406f34:	f8c4 8008 	str.w	r8, [r4, #8]
  406f38:	2301      	movs	r3, #1
  406f3a:	408b      	lsls	r3, r1
  406f3c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406f40:	4313      	orrs	r3, r2
  406f42:	3908      	subs	r1, #8
  406f44:	60e1      	str	r1, [r4, #12]
  406f46:	607b      	str	r3, [r7, #4]
  406f48:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406f4c:	f8c8 400c 	str.w	r4, [r8, #12]
  406f50:	1082      	asrs	r2, r0, #2
  406f52:	2401      	movs	r4, #1
  406f54:	4094      	lsls	r4, r2
  406f56:	429c      	cmp	r4, r3
  406f58:	f200 808b 	bhi.w	407072 <_malloc_r+0x1ea>
  406f5c:	421c      	tst	r4, r3
  406f5e:	d106      	bne.n	406f6e <_malloc_r+0xe6>
  406f60:	f020 0003 	bic.w	r0, r0, #3
  406f64:	0064      	lsls	r4, r4, #1
  406f66:	421c      	tst	r4, r3
  406f68:	f100 0004 	add.w	r0, r0, #4
  406f6c:	d0fa      	beq.n	406f64 <_malloc_r+0xdc>
  406f6e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406f72:	46cc      	mov	ip, r9
  406f74:	4680      	mov	r8, r0
  406f76:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406f7a:	459c      	cmp	ip, r3
  406f7c:	d107      	bne.n	406f8e <_malloc_r+0x106>
  406f7e:	e16d      	b.n	40725c <_malloc_r+0x3d4>
  406f80:	2a00      	cmp	r2, #0
  406f82:	f280 817b 	bge.w	40727c <_malloc_r+0x3f4>
  406f86:	68db      	ldr	r3, [r3, #12]
  406f88:	459c      	cmp	ip, r3
  406f8a:	f000 8167 	beq.w	40725c <_malloc_r+0x3d4>
  406f8e:	6859      	ldr	r1, [r3, #4]
  406f90:	f021 0103 	bic.w	r1, r1, #3
  406f94:	1b8a      	subs	r2, r1, r6
  406f96:	2a0f      	cmp	r2, #15
  406f98:	ddf2      	ble.n	406f80 <_malloc_r+0xf8>
  406f9a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406f9e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406fa2:	9300      	str	r3, [sp, #0]
  406fa4:	199c      	adds	r4, r3, r6
  406fa6:	4628      	mov	r0, r5
  406fa8:	f046 0601 	orr.w	r6, r6, #1
  406fac:	f042 0501 	orr.w	r5, r2, #1
  406fb0:	605e      	str	r6, [r3, #4]
  406fb2:	f8c8 c00c 	str.w	ip, [r8, #12]
  406fb6:	f8cc 8008 	str.w	r8, [ip, #8]
  406fba:	617c      	str	r4, [r7, #20]
  406fbc:	613c      	str	r4, [r7, #16]
  406fbe:	f8c4 e00c 	str.w	lr, [r4, #12]
  406fc2:	f8c4 e008 	str.w	lr, [r4, #8]
  406fc6:	6065      	str	r5, [r4, #4]
  406fc8:	505a      	str	r2, [r3, r1]
  406fca:	f000 fba9 	bl	407720 <__malloc_unlock>
  406fce:	9b00      	ldr	r3, [sp, #0]
  406fd0:	f103 0408 	add.w	r4, r3, #8
  406fd4:	e01e      	b.n	407014 <_malloc_r+0x18c>
  406fd6:	2910      	cmp	r1, #16
  406fd8:	d820      	bhi.n	40701c <_malloc_r+0x194>
  406fda:	f000 fb9f 	bl	40771c <__malloc_lock>
  406fde:	2610      	movs	r6, #16
  406fe0:	2318      	movs	r3, #24
  406fe2:	2002      	movs	r0, #2
  406fe4:	4f79      	ldr	r7, [pc, #484]	; (4071cc <_malloc_r+0x344>)
  406fe6:	443b      	add	r3, r7
  406fe8:	f1a3 0208 	sub.w	r2, r3, #8
  406fec:	685c      	ldr	r4, [r3, #4]
  406fee:	4294      	cmp	r4, r2
  406ff0:	f000 813d 	beq.w	40726e <_malloc_r+0x3e6>
  406ff4:	6863      	ldr	r3, [r4, #4]
  406ff6:	68e1      	ldr	r1, [r4, #12]
  406ff8:	68a6      	ldr	r6, [r4, #8]
  406ffa:	f023 0303 	bic.w	r3, r3, #3
  406ffe:	4423      	add	r3, r4
  407000:	4628      	mov	r0, r5
  407002:	685a      	ldr	r2, [r3, #4]
  407004:	60f1      	str	r1, [r6, #12]
  407006:	f042 0201 	orr.w	r2, r2, #1
  40700a:	608e      	str	r6, [r1, #8]
  40700c:	605a      	str	r2, [r3, #4]
  40700e:	f000 fb87 	bl	407720 <__malloc_unlock>
  407012:	3408      	adds	r4, #8
  407014:	4620      	mov	r0, r4
  407016:	b003      	add	sp, #12
  407018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40701c:	2400      	movs	r4, #0
  40701e:	230c      	movs	r3, #12
  407020:	4620      	mov	r0, r4
  407022:	602b      	str	r3, [r5, #0]
  407024:	b003      	add	sp, #12
  407026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40702a:	2040      	movs	r0, #64	; 0x40
  40702c:	f44f 7300 	mov.w	r3, #512	; 0x200
  407030:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407034:	e74a      	b.n	406ecc <_malloc_r+0x44>
  407036:	4423      	add	r3, r4
  407038:	68e1      	ldr	r1, [r4, #12]
  40703a:	685a      	ldr	r2, [r3, #4]
  40703c:	68a6      	ldr	r6, [r4, #8]
  40703e:	f042 0201 	orr.w	r2, r2, #1
  407042:	60f1      	str	r1, [r6, #12]
  407044:	4628      	mov	r0, r5
  407046:	608e      	str	r6, [r1, #8]
  407048:	605a      	str	r2, [r3, #4]
  40704a:	f000 fb69 	bl	407720 <__malloc_unlock>
  40704e:	3408      	adds	r4, #8
  407050:	4620      	mov	r0, r4
  407052:	b003      	add	sp, #12
  407054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407058:	4423      	add	r3, r4
  40705a:	4628      	mov	r0, r5
  40705c:	685a      	ldr	r2, [r3, #4]
  40705e:	f042 0201 	orr.w	r2, r2, #1
  407062:	605a      	str	r2, [r3, #4]
  407064:	f000 fb5c 	bl	407720 <__malloc_unlock>
  407068:	3408      	adds	r4, #8
  40706a:	4620      	mov	r0, r4
  40706c:	b003      	add	sp, #12
  40706e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407072:	68bc      	ldr	r4, [r7, #8]
  407074:	6863      	ldr	r3, [r4, #4]
  407076:	f023 0803 	bic.w	r8, r3, #3
  40707a:	45b0      	cmp	r8, r6
  40707c:	d304      	bcc.n	407088 <_malloc_r+0x200>
  40707e:	eba8 0306 	sub.w	r3, r8, r6
  407082:	2b0f      	cmp	r3, #15
  407084:	f300 8085 	bgt.w	407192 <_malloc_r+0x30a>
  407088:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4071e4 <_malloc_r+0x35c>
  40708c:	4b50      	ldr	r3, [pc, #320]	; (4071d0 <_malloc_r+0x348>)
  40708e:	f8d9 2000 	ldr.w	r2, [r9]
  407092:	681b      	ldr	r3, [r3, #0]
  407094:	3201      	adds	r2, #1
  407096:	4433      	add	r3, r6
  407098:	eb04 0a08 	add.w	sl, r4, r8
  40709c:	f000 8155 	beq.w	40734a <_malloc_r+0x4c2>
  4070a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4070a4:	330f      	adds	r3, #15
  4070a6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4070aa:	f02b 0b0f 	bic.w	fp, fp, #15
  4070ae:	4659      	mov	r1, fp
  4070b0:	4628      	mov	r0, r5
  4070b2:	f000 ffd7 	bl	408064 <_sbrk_r>
  4070b6:	1c41      	adds	r1, r0, #1
  4070b8:	4602      	mov	r2, r0
  4070ba:	f000 80fc 	beq.w	4072b6 <_malloc_r+0x42e>
  4070be:	4582      	cmp	sl, r0
  4070c0:	f200 80f7 	bhi.w	4072b2 <_malloc_r+0x42a>
  4070c4:	4b43      	ldr	r3, [pc, #268]	; (4071d4 <_malloc_r+0x34c>)
  4070c6:	6819      	ldr	r1, [r3, #0]
  4070c8:	4459      	add	r1, fp
  4070ca:	6019      	str	r1, [r3, #0]
  4070cc:	f000 814d 	beq.w	40736a <_malloc_r+0x4e2>
  4070d0:	f8d9 0000 	ldr.w	r0, [r9]
  4070d4:	3001      	adds	r0, #1
  4070d6:	bf1b      	ittet	ne
  4070d8:	eba2 0a0a 	subne.w	sl, r2, sl
  4070dc:	4451      	addne	r1, sl
  4070de:	f8c9 2000 	streq.w	r2, [r9]
  4070e2:	6019      	strne	r1, [r3, #0]
  4070e4:	f012 0107 	ands.w	r1, r2, #7
  4070e8:	f000 8115 	beq.w	407316 <_malloc_r+0x48e>
  4070ec:	f1c1 0008 	rsb	r0, r1, #8
  4070f0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4070f4:	4402      	add	r2, r0
  4070f6:	3108      	adds	r1, #8
  4070f8:	eb02 090b 	add.w	r9, r2, fp
  4070fc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407100:	eba1 0909 	sub.w	r9, r1, r9
  407104:	4649      	mov	r1, r9
  407106:	4628      	mov	r0, r5
  407108:	9301      	str	r3, [sp, #4]
  40710a:	9200      	str	r2, [sp, #0]
  40710c:	f000 ffaa 	bl	408064 <_sbrk_r>
  407110:	1c43      	adds	r3, r0, #1
  407112:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407116:	f000 8143 	beq.w	4073a0 <_malloc_r+0x518>
  40711a:	1a80      	subs	r0, r0, r2
  40711c:	4448      	add	r0, r9
  40711e:	f040 0001 	orr.w	r0, r0, #1
  407122:	6819      	ldr	r1, [r3, #0]
  407124:	60ba      	str	r2, [r7, #8]
  407126:	4449      	add	r1, r9
  407128:	42bc      	cmp	r4, r7
  40712a:	6050      	str	r0, [r2, #4]
  40712c:	6019      	str	r1, [r3, #0]
  40712e:	d017      	beq.n	407160 <_malloc_r+0x2d8>
  407130:	f1b8 0f0f 	cmp.w	r8, #15
  407134:	f240 80fb 	bls.w	40732e <_malloc_r+0x4a6>
  407138:	6860      	ldr	r0, [r4, #4]
  40713a:	f1a8 020c 	sub.w	r2, r8, #12
  40713e:	f022 0207 	bic.w	r2, r2, #7
  407142:	eb04 0e02 	add.w	lr, r4, r2
  407146:	f000 0001 	and.w	r0, r0, #1
  40714a:	f04f 0c05 	mov.w	ip, #5
  40714e:	4310      	orrs	r0, r2
  407150:	2a0f      	cmp	r2, #15
  407152:	6060      	str	r0, [r4, #4]
  407154:	f8ce c004 	str.w	ip, [lr, #4]
  407158:	f8ce c008 	str.w	ip, [lr, #8]
  40715c:	f200 8117 	bhi.w	40738e <_malloc_r+0x506>
  407160:	4b1d      	ldr	r3, [pc, #116]	; (4071d8 <_malloc_r+0x350>)
  407162:	68bc      	ldr	r4, [r7, #8]
  407164:	681a      	ldr	r2, [r3, #0]
  407166:	4291      	cmp	r1, r2
  407168:	bf88      	it	hi
  40716a:	6019      	strhi	r1, [r3, #0]
  40716c:	4b1b      	ldr	r3, [pc, #108]	; (4071dc <_malloc_r+0x354>)
  40716e:	681a      	ldr	r2, [r3, #0]
  407170:	4291      	cmp	r1, r2
  407172:	6862      	ldr	r2, [r4, #4]
  407174:	bf88      	it	hi
  407176:	6019      	strhi	r1, [r3, #0]
  407178:	f022 0203 	bic.w	r2, r2, #3
  40717c:	4296      	cmp	r6, r2
  40717e:	eba2 0306 	sub.w	r3, r2, r6
  407182:	d801      	bhi.n	407188 <_malloc_r+0x300>
  407184:	2b0f      	cmp	r3, #15
  407186:	dc04      	bgt.n	407192 <_malloc_r+0x30a>
  407188:	4628      	mov	r0, r5
  40718a:	f000 fac9 	bl	407720 <__malloc_unlock>
  40718e:	2400      	movs	r4, #0
  407190:	e740      	b.n	407014 <_malloc_r+0x18c>
  407192:	19a2      	adds	r2, r4, r6
  407194:	f043 0301 	orr.w	r3, r3, #1
  407198:	f046 0601 	orr.w	r6, r6, #1
  40719c:	6066      	str	r6, [r4, #4]
  40719e:	4628      	mov	r0, r5
  4071a0:	60ba      	str	r2, [r7, #8]
  4071a2:	6053      	str	r3, [r2, #4]
  4071a4:	f000 fabc 	bl	407720 <__malloc_unlock>
  4071a8:	3408      	adds	r4, #8
  4071aa:	4620      	mov	r0, r4
  4071ac:	b003      	add	sp, #12
  4071ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071b2:	2b14      	cmp	r3, #20
  4071b4:	d971      	bls.n	40729a <_malloc_r+0x412>
  4071b6:	2b54      	cmp	r3, #84	; 0x54
  4071b8:	f200 80a3 	bhi.w	407302 <_malloc_r+0x47a>
  4071bc:	0b33      	lsrs	r3, r6, #12
  4071be:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4071c2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4071c6:	00c3      	lsls	r3, r0, #3
  4071c8:	e680      	b.n	406ecc <_malloc_r+0x44>
  4071ca:	bf00      	nop
  4071cc:	200005ac 	.word	0x200005ac
  4071d0:	2000d7c4 	.word	0x2000d7c4
  4071d4:	2000d794 	.word	0x2000d794
  4071d8:	2000d7bc 	.word	0x2000d7bc
  4071dc:	2000d7c0 	.word	0x2000d7c0
  4071e0:	200005b4 	.word	0x200005b4
  4071e4:	200009b4 	.word	0x200009b4
  4071e8:	0a5a      	lsrs	r2, r3, #9
  4071ea:	2a04      	cmp	r2, #4
  4071ec:	d95b      	bls.n	4072a6 <_malloc_r+0x41e>
  4071ee:	2a14      	cmp	r2, #20
  4071f0:	f200 80ae 	bhi.w	407350 <_malloc_r+0x4c8>
  4071f4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4071f8:	00c9      	lsls	r1, r1, #3
  4071fa:	325b      	adds	r2, #91	; 0x5b
  4071fc:	eb07 0c01 	add.w	ip, r7, r1
  407200:	5879      	ldr	r1, [r7, r1]
  407202:	f1ac 0c08 	sub.w	ip, ip, #8
  407206:	458c      	cmp	ip, r1
  407208:	f000 8088 	beq.w	40731c <_malloc_r+0x494>
  40720c:	684a      	ldr	r2, [r1, #4]
  40720e:	f022 0203 	bic.w	r2, r2, #3
  407212:	4293      	cmp	r3, r2
  407214:	d273      	bcs.n	4072fe <_malloc_r+0x476>
  407216:	6889      	ldr	r1, [r1, #8]
  407218:	458c      	cmp	ip, r1
  40721a:	d1f7      	bne.n	40720c <_malloc_r+0x384>
  40721c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407220:	687b      	ldr	r3, [r7, #4]
  407222:	60e2      	str	r2, [r4, #12]
  407224:	f8c4 c008 	str.w	ip, [r4, #8]
  407228:	6094      	str	r4, [r2, #8]
  40722a:	f8cc 400c 	str.w	r4, [ip, #12]
  40722e:	e68f      	b.n	406f50 <_malloc_r+0xc8>
  407230:	19a1      	adds	r1, r4, r6
  407232:	f046 0c01 	orr.w	ip, r6, #1
  407236:	f042 0601 	orr.w	r6, r2, #1
  40723a:	f8c4 c004 	str.w	ip, [r4, #4]
  40723e:	4628      	mov	r0, r5
  407240:	6179      	str	r1, [r7, #20]
  407242:	6139      	str	r1, [r7, #16]
  407244:	f8c1 e00c 	str.w	lr, [r1, #12]
  407248:	f8c1 e008 	str.w	lr, [r1, #8]
  40724c:	604e      	str	r6, [r1, #4]
  40724e:	50e2      	str	r2, [r4, r3]
  407250:	f000 fa66 	bl	407720 <__malloc_unlock>
  407254:	3408      	adds	r4, #8
  407256:	e6dd      	b.n	407014 <_malloc_r+0x18c>
  407258:	687b      	ldr	r3, [r7, #4]
  40725a:	e679      	b.n	406f50 <_malloc_r+0xc8>
  40725c:	f108 0801 	add.w	r8, r8, #1
  407260:	f018 0f03 	tst.w	r8, #3
  407264:	f10c 0c08 	add.w	ip, ip, #8
  407268:	f47f ae85 	bne.w	406f76 <_malloc_r+0xee>
  40726c:	e02d      	b.n	4072ca <_malloc_r+0x442>
  40726e:	68dc      	ldr	r4, [r3, #12]
  407270:	42a3      	cmp	r3, r4
  407272:	bf08      	it	eq
  407274:	3002      	addeq	r0, #2
  407276:	f43f ae3e 	beq.w	406ef6 <_malloc_r+0x6e>
  40727a:	e6bb      	b.n	406ff4 <_malloc_r+0x16c>
  40727c:	4419      	add	r1, r3
  40727e:	461c      	mov	r4, r3
  407280:	684a      	ldr	r2, [r1, #4]
  407282:	68db      	ldr	r3, [r3, #12]
  407284:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407288:	f042 0201 	orr.w	r2, r2, #1
  40728c:	604a      	str	r2, [r1, #4]
  40728e:	4628      	mov	r0, r5
  407290:	60f3      	str	r3, [r6, #12]
  407292:	609e      	str	r6, [r3, #8]
  407294:	f000 fa44 	bl	407720 <__malloc_unlock>
  407298:	e6bc      	b.n	407014 <_malloc_r+0x18c>
  40729a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40729e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4072a2:	00c3      	lsls	r3, r0, #3
  4072a4:	e612      	b.n	406ecc <_malloc_r+0x44>
  4072a6:	099a      	lsrs	r2, r3, #6
  4072a8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4072ac:	00c9      	lsls	r1, r1, #3
  4072ae:	3238      	adds	r2, #56	; 0x38
  4072b0:	e7a4      	b.n	4071fc <_malloc_r+0x374>
  4072b2:	42bc      	cmp	r4, r7
  4072b4:	d054      	beq.n	407360 <_malloc_r+0x4d8>
  4072b6:	68bc      	ldr	r4, [r7, #8]
  4072b8:	6862      	ldr	r2, [r4, #4]
  4072ba:	f022 0203 	bic.w	r2, r2, #3
  4072be:	e75d      	b.n	40717c <_malloc_r+0x2f4>
  4072c0:	f859 3908 	ldr.w	r3, [r9], #-8
  4072c4:	4599      	cmp	r9, r3
  4072c6:	f040 8086 	bne.w	4073d6 <_malloc_r+0x54e>
  4072ca:	f010 0f03 	tst.w	r0, #3
  4072ce:	f100 30ff 	add.w	r0, r0, #4294967295
  4072d2:	d1f5      	bne.n	4072c0 <_malloc_r+0x438>
  4072d4:	687b      	ldr	r3, [r7, #4]
  4072d6:	ea23 0304 	bic.w	r3, r3, r4
  4072da:	607b      	str	r3, [r7, #4]
  4072dc:	0064      	lsls	r4, r4, #1
  4072de:	429c      	cmp	r4, r3
  4072e0:	f63f aec7 	bhi.w	407072 <_malloc_r+0x1ea>
  4072e4:	2c00      	cmp	r4, #0
  4072e6:	f43f aec4 	beq.w	407072 <_malloc_r+0x1ea>
  4072ea:	421c      	tst	r4, r3
  4072ec:	4640      	mov	r0, r8
  4072ee:	f47f ae3e 	bne.w	406f6e <_malloc_r+0xe6>
  4072f2:	0064      	lsls	r4, r4, #1
  4072f4:	421c      	tst	r4, r3
  4072f6:	f100 0004 	add.w	r0, r0, #4
  4072fa:	d0fa      	beq.n	4072f2 <_malloc_r+0x46a>
  4072fc:	e637      	b.n	406f6e <_malloc_r+0xe6>
  4072fe:	468c      	mov	ip, r1
  407300:	e78c      	b.n	40721c <_malloc_r+0x394>
  407302:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407306:	d815      	bhi.n	407334 <_malloc_r+0x4ac>
  407308:	0bf3      	lsrs	r3, r6, #15
  40730a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40730e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407312:	00c3      	lsls	r3, r0, #3
  407314:	e5da      	b.n	406ecc <_malloc_r+0x44>
  407316:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40731a:	e6ed      	b.n	4070f8 <_malloc_r+0x270>
  40731c:	687b      	ldr	r3, [r7, #4]
  40731e:	1092      	asrs	r2, r2, #2
  407320:	2101      	movs	r1, #1
  407322:	fa01 f202 	lsl.w	r2, r1, r2
  407326:	4313      	orrs	r3, r2
  407328:	607b      	str	r3, [r7, #4]
  40732a:	4662      	mov	r2, ip
  40732c:	e779      	b.n	407222 <_malloc_r+0x39a>
  40732e:	2301      	movs	r3, #1
  407330:	6053      	str	r3, [r2, #4]
  407332:	e729      	b.n	407188 <_malloc_r+0x300>
  407334:	f240 5254 	movw	r2, #1364	; 0x554
  407338:	4293      	cmp	r3, r2
  40733a:	d822      	bhi.n	407382 <_malloc_r+0x4fa>
  40733c:	0cb3      	lsrs	r3, r6, #18
  40733e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407342:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407346:	00c3      	lsls	r3, r0, #3
  407348:	e5c0      	b.n	406ecc <_malloc_r+0x44>
  40734a:	f103 0b10 	add.w	fp, r3, #16
  40734e:	e6ae      	b.n	4070ae <_malloc_r+0x226>
  407350:	2a54      	cmp	r2, #84	; 0x54
  407352:	d829      	bhi.n	4073a8 <_malloc_r+0x520>
  407354:	0b1a      	lsrs	r2, r3, #12
  407356:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40735a:	00c9      	lsls	r1, r1, #3
  40735c:	326e      	adds	r2, #110	; 0x6e
  40735e:	e74d      	b.n	4071fc <_malloc_r+0x374>
  407360:	4b20      	ldr	r3, [pc, #128]	; (4073e4 <_malloc_r+0x55c>)
  407362:	6819      	ldr	r1, [r3, #0]
  407364:	4459      	add	r1, fp
  407366:	6019      	str	r1, [r3, #0]
  407368:	e6b2      	b.n	4070d0 <_malloc_r+0x248>
  40736a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40736e:	2800      	cmp	r0, #0
  407370:	f47f aeae 	bne.w	4070d0 <_malloc_r+0x248>
  407374:	eb08 030b 	add.w	r3, r8, fp
  407378:	68ba      	ldr	r2, [r7, #8]
  40737a:	f043 0301 	orr.w	r3, r3, #1
  40737e:	6053      	str	r3, [r2, #4]
  407380:	e6ee      	b.n	407160 <_malloc_r+0x2d8>
  407382:	207f      	movs	r0, #127	; 0x7f
  407384:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407388:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40738c:	e59e      	b.n	406ecc <_malloc_r+0x44>
  40738e:	f104 0108 	add.w	r1, r4, #8
  407392:	4628      	mov	r0, r5
  407394:	9300      	str	r3, [sp, #0]
  407396:	f7ff fc83 	bl	406ca0 <_free_r>
  40739a:	9b00      	ldr	r3, [sp, #0]
  40739c:	6819      	ldr	r1, [r3, #0]
  40739e:	e6df      	b.n	407160 <_malloc_r+0x2d8>
  4073a0:	2001      	movs	r0, #1
  4073a2:	f04f 0900 	mov.w	r9, #0
  4073a6:	e6bc      	b.n	407122 <_malloc_r+0x29a>
  4073a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4073ac:	d805      	bhi.n	4073ba <_malloc_r+0x532>
  4073ae:	0bda      	lsrs	r2, r3, #15
  4073b0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4073b4:	00c9      	lsls	r1, r1, #3
  4073b6:	3277      	adds	r2, #119	; 0x77
  4073b8:	e720      	b.n	4071fc <_malloc_r+0x374>
  4073ba:	f240 5154 	movw	r1, #1364	; 0x554
  4073be:	428a      	cmp	r2, r1
  4073c0:	d805      	bhi.n	4073ce <_malloc_r+0x546>
  4073c2:	0c9a      	lsrs	r2, r3, #18
  4073c4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4073c8:	00c9      	lsls	r1, r1, #3
  4073ca:	327c      	adds	r2, #124	; 0x7c
  4073cc:	e716      	b.n	4071fc <_malloc_r+0x374>
  4073ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4073d2:	227e      	movs	r2, #126	; 0x7e
  4073d4:	e712      	b.n	4071fc <_malloc_r+0x374>
  4073d6:	687b      	ldr	r3, [r7, #4]
  4073d8:	e780      	b.n	4072dc <_malloc_r+0x454>
  4073da:	08f0      	lsrs	r0, r6, #3
  4073dc:	f106 0308 	add.w	r3, r6, #8
  4073e0:	e600      	b.n	406fe4 <_malloc_r+0x15c>
  4073e2:	bf00      	nop
  4073e4:	2000d794 	.word	0x2000d794

004073e8 <__ascii_mbtowc>:
  4073e8:	b082      	sub	sp, #8
  4073ea:	b149      	cbz	r1, 407400 <__ascii_mbtowc+0x18>
  4073ec:	b15a      	cbz	r2, 407406 <__ascii_mbtowc+0x1e>
  4073ee:	b16b      	cbz	r3, 40740c <__ascii_mbtowc+0x24>
  4073f0:	7813      	ldrb	r3, [r2, #0]
  4073f2:	600b      	str	r3, [r1, #0]
  4073f4:	7812      	ldrb	r2, [r2, #0]
  4073f6:	1c10      	adds	r0, r2, #0
  4073f8:	bf18      	it	ne
  4073fa:	2001      	movne	r0, #1
  4073fc:	b002      	add	sp, #8
  4073fe:	4770      	bx	lr
  407400:	a901      	add	r1, sp, #4
  407402:	2a00      	cmp	r2, #0
  407404:	d1f3      	bne.n	4073ee <__ascii_mbtowc+0x6>
  407406:	4610      	mov	r0, r2
  407408:	b002      	add	sp, #8
  40740a:	4770      	bx	lr
  40740c:	f06f 0001 	mvn.w	r0, #1
  407410:	e7f4      	b.n	4073fc <__ascii_mbtowc+0x14>
  407412:	bf00      	nop
	...

00407420 <memchr>:
  407420:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407424:	2a10      	cmp	r2, #16
  407426:	db2b      	blt.n	407480 <memchr+0x60>
  407428:	f010 0f07 	tst.w	r0, #7
  40742c:	d008      	beq.n	407440 <memchr+0x20>
  40742e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407432:	3a01      	subs	r2, #1
  407434:	428b      	cmp	r3, r1
  407436:	d02d      	beq.n	407494 <memchr+0x74>
  407438:	f010 0f07 	tst.w	r0, #7
  40743c:	b342      	cbz	r2, 407490 <memchr+0x70>
  40743e:	d1f6      	bne.n	40742e <memchr+0xe>
  407440:	b4f0      	push	{r4, r5, r6, r7}
  407442:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407446:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40744a:	f022 0407 	bic.w	r4, r2, #7
  40744e:	f07f 0700 	mvns.w	r7, #0
  407452:	2300      	movs	r3, #0
  407454:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407458:	3c08      	subs	r4, #8
  40745a:	ea85 0501 	eor.w	r5, r5, r1
  40745e:	ea86 0601 	eor.w	r6, r6, r1
  407462:	fa85 f547 	uadd8	r5, r5, r7
  407466:	faa3 f587 	sel	r5, r3, r7
  40746a:	fa86 f647 	uadd8	r6, r6, r7
  40746e:	faa5 f687 	sel	r6, r5, r7
  407472:	b98e      	cbnz	r6, 407498 <memchr+0x78>
  407474:	d1ee      	bne.n	407454 <memchr+0x34>
  407476:	bcf0      	pop	{r4, r5, r6, r7}
  407478:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40747c:	f002 0207 	and.w	r2, r2, #7
  407480:	b132      	cbz	r2, 407490 <memchr+0x70>
  407482:	f810 3b01 	ldrb.w	r3, [r0], #1
  407486:	3a01      	subs	r2, #1
  407488:	ea83 0301 	eor.w	r3, r3, r1
  40748c:	b113      	cbz	r3, 407494 <memchr+0x74>
  40748e:	d1f8      	bne.n	407482 <memchr+0x62>
  407490:	2000      	movs	r0, #0
  407492:	4770      	bx	lr
  407494:	3801      	subs	r0, #1
  407496:	4770      	bx	lr
  407498:	2d00      	cmp	r5, #0
  40749a:	bf06      	itte	eq
  40749c:	4635      	moveq	r5, r6
  40749e:	3803      	subeq	r0, #3
  4074a0:	3807      	subne	r0, #7
  4074a2:	f015 0f01 	tst.w	r5, #1
  4074a6:	d107      	bne.n	4074b8 <memchr+0x98>
  4074a8:	3001      	adds	r0, #1
  4074aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4074ae:	bf02      	ittt	eq
  4074b0:	3001      	addeq	r0, #1
  4074b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4074b6:	3001      	addeq	r0, #1
  4074b8:	bcf0      	pop	{r4, r5, r6, r7}
  4074ba:	3801      	subs	r0, #1
  4074bc:	4770      	bx	lr
  4074be:	bf00      	nop

004074c0 <memcmp>:
  4074c0:	2a03      	cmp	r2, #3
  4074c2:	b470      	push	{r4, r5, r6}
  4074c4:	d922      	bls.n	40750c <memcmp+0x4c>
  4074c6:	ea40 0301 	orr.w	r3, r0, r1
  4074ca:	079b      	lsls	r3, r3, #30
  4074cc:	d011      	beq.n	4074f2 <memcmp+0x32>
  4074ce:	7803      	ldrb	r3, [r0, #0]
  4074d0:	780c      	ldrb	r4, [r1, #0]
  4074d2:	42a3      	cmp	r3, r4
  4074d4:	d11d      	bne.n	407512 <memcmp+0x52>
  4074d6:	440a      	add	r2, r1
  4074d8:	3101      	adds	r1, #1
  4074da:	e005      	b.n	4074e8 <memcmp+0x28>
  4074dc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4074e0:	f811 4b01 	ldrb.w	r4, [r1], #1
  4074e4:	42a3      	cmp	r3, r4
  4074e6:	d114      	bne.n	407512 <memcmp+0x52>
  4074e8:	4291      	cmp	r1, r2
  4074ea:	d1f7      	bne.n	4074dc <memcmp+0x1c>
  4074ec:	2000      	movs	r0, #0
  4074ee:	bc70      	pop	{r4, r5, r6}
  4074f0:	4770      	bx	lr
  4074f2:	680d      	ldr	r5, [r1, #0]
  4074f4:	6806      	ldr	r6, [r0, #0]
  4074f6:	42ae      	cmp	r6, r5
  4074f8:	460c      	mov	r4, r1
  4074fa:	4603      	mov	r3, r0
  4074fc:	f101 0104 	add.w	r1, r1, #4
  407500:	f100 0004 	add.w	r0, r0, #4
  407504:	d108      	bne.n	407518 <memcmp+0x58>
  407506:	3a04      	subs	r2, #4
  407508:	2a03      	cmp	r2, #3
  40750a:	d8f2      	bhi.n	4074f2 <memcmp+0x32>
  40750c:	2a00      	cmp	r2, #0
  40750e:	d1de      	bne.n	4074ce <memcmp+0xe>
  407510:	e7ec      	b.n	4074ec <memcmp+0x2c>
  407512:	1b18      	subs	r0, r3, r4
  407514:	bc70      	pop	{r4, r5, r6}
  407516:	4770      	bx	lr
  407518:	4621      	mov	r1, r4
  40751a:	4618      	mov	r0, r3
  40751c:	e7d7      	b.n	4074ce <memcmp+0xe>
  40751e:	bf00      	nop

00407520 <memcpy>:
  407520:	4684      	mov	ip, r0
  407522:	ea41 0300 	orr.w	r3, r1, r0
  407526:	f013 0303 	ands.w	r3, r3, #3
  40752a:	d16d      	bne.n	407608 <memcpy+0xe8>
  40752c:	3a40      	subs	r2, #64	; 0x40
  40752e:	d341      	bcc.n	4075b4 <memcpy+0x94>
  407530:	f851 3b04 	ldr.w	r3, [r1], #4
  407534:	f840 3b04 	str.w	r3, [r0], #4
  407538:	f851 3b04 	ldr.w	r3, [r1], #4
  40753c:	f840 3b04 	str.w	r3, [r0], #4
  407540:	f851 3b04 	ldr.w	r3, [r1], #4
  407544:	f840 3b04 	str.w	r3, [r0], #4
  407548:	f851 3b04 	ldr.w	r3, [r1], #4
  40754c:	f840 3b04 	str.w	r3, [r0], #4
  407550:	f851 3b04 	ldr.w	r3, [r1], #4
  407554:	f840 3b04 	str.w	r3, [r0], #4
  407558:	f851 3b04 	ldr.w	r3, [r1], #4
  40755c:	f840 3b04 	str.w	r3, [r0], #4
  407560:	f851 3b04 	ldr.w	r3, [r1], #4
  407564:	f840 3b04 	str.w	r3, [r0], #4
  407568:	f851 3b04 	ldr.w	r3, [r1], #4
  40756c:	f840 3b04 	str.w	r3, [r0], #4
  407570:	f851 3b04 	ldr.w	r3, [r1], #4
  407574:	f840 3b04 	str.w	r3, [r0], #4
  407578:	f851 3b04 	ldr.w	r3, [r1], #4
  40757c:	f840 3b04 	str.w	r3, [r0], #4
  407580:	f851 3b04 	ldr.w	r3, [r1], #4
  407584:	f840 3b04 	str.w	r3, [r0], #4
  407588:	f851 3b04 	ldr.w	r3, [r1], #4
  40758c:	f840 3b04 	str.w	r3, [r0], #4
  407590:	f851 3b04 	ldr.w	r3, [r1], #4
  407594:	f840 3b04 	str.w	r3, [r0], #4
  407598:	f851 3b04 	ldr.w	r3, [r1], #4
  40759c:	f840 3b04 	str.w	r3, [r0], #4
  4075a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075a4:	f840 3b04 	str.w	r3, [r0], #4
  4075a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ac:	f840 3b04 	str.w	r3, [r0], #4
  4075b0:	3a40      	subs	r2, #64	; 0x40
  4075b2:	d2bd      	bcs.n	407530 <memcpy+0x10>
  4075b4:	3230      	adds	r2, #48	; 0x30
  4075b6:	d311      	bcc.n	4075dc <memcpy+0xbc>
  4075b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075bc:	f840 3b04 	str.w	r3, [r0], #4
  4075c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075c4:	f840 3b04 	str.w	r3, [r0], #4
  4075c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075cc:	f840 3b04 	str.w	r3, [r0], #4
  4075d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075d4:	f840 3b04 	str.w	r3, [r0], #4
  4075d8:	3a10      	subs	r2, #16
  4075da:	d2ed      	bcs.n	4075b8 <memcpy+0x98>
  4075dc:	320c      	adds	r2, #12
  4075de:	d305      	bcc.n	4075ec <memcpy+0xcc>
  4075e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075e4:	f840 3b04 	str.w	r3, [r0], #4
  4075e8:	3a04      	subs	r2, #4
  4075ea:	d2f9      	bcs.n	4075e0 <memcpy+0xc0>
  4075ec:	3204      	adds	r2, #4
  4075ee:	d008      	beq.n	407602 <memcpy+0xe2>
  4075f0:	07d2      	lsls	r2, r2, #31
  4075f2:	bf1c      	itt	ne
  4075f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4075f8:	f800 3b01 	strbne.w	r3, [r0], #1
  4075fc:	d301      	bcc.n	407602 <memcpy+0xe2>
  4075fe:	880b      	ldrh	r3, [r1, #0]
  407600:	8003      	strh	r3, [r0, #0]
  407602:	4660      	mov	r0, ip
  407604:	4770      	bx	lr
  407606:	bf00      	nop
  407608:	2a08      	cmp	r2, #8
  40760a:	d313      	bcc.n	407634 <memcpy+0x114>
  40760c:	078b      	lsls	r3, r1, #30
  40760e:	d08d      	beq.n	40752c <memcpy+0xc>
  407610:	f010 0303 	ands.w	r3, r0, #3
  407614:	d08a      	beq.n	40752c <memcpy+0xc>
  407616:	f1c3 0304 	rsb	r3, r3, #4
  40761a:	1ad2      	subs	r2, r2, r3
  40761c:	07db      	lsls	r3, r3, #31
  40761e:	bf1c      	itt	ne
  407620:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407624:	f800 3b01 	strbne.w	r3, [r0], #1
  407628:	d380      	bcc.n	40752c <memcpy+0xc>
  40762a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40762e:	f820 3b02 	strh.w	r3, [r0], #2
  407632:	e77b      	b.n	40752c <memcpy+0xc>
  407634:	3a04      	subs	r2, #4
  407636:	d3d9      	bcc.n	4075ec <memcpy+0xcc>
  407638:	3a01      	subs	r2, #1
  40763a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40763e:	f800 3b01 	strb.w	r3, [r0], #1
  407642:	d2f9      	bcs.n	407638 <memcpy+0x118>
  407644:	780b      	ldrb	r3, [r1, #0]
  407646:	7003      	strb	r3, [r0, #0]
  407648:	784b      	ldrb	r3, [r1, #1]
  40764a:	7043      	strb	r3, [r0, #1]
  40764c:	788b      	ldrb	r3, [r1, #2]
  40764e:	7083      	strb	r3, [r0, #2]
  407650:	4660      	mov	r0, ip
  407652:	4770      	bx	lr

00407654 <memmove>:
  407654:	4288      	cmp	r0, r1
  407656:	b5f0      	push	{r4, r5, r6, r7, lr}
  407658:	d90d      	bls.n	407676 <memmove+0x22>
  40765a:	188b      	adds	r3, r1, r2
  40765c:	4298      	cmp	r0, r3
  40765e:	d20a      	bcs.n	407676 <memmove+0x22>
  407660:	1884      	adds	r4, r0, r2
  407662:	2a00      	cmp	r2, #0
  407664:	d051      	beq.n	40770a <memmove+0xb6>
  407666:	4622      	mov	r2, r4
  407668:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40766c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407670:	4299      	cmp	r1, r3
  407672:	d1f9      	bne.n	407668 <memmove+0x14>
  407674:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407676:	2a0f      	cmp	r2, #15
  407678:	d948      	bls.n	40770c <memmove+0xb8>
  40767a:	ea41 0300 	orr.w	r3, r1, r0
  40767e:	079b      	lsls	r3, r3, #30
  407680:	d146      	bne.n	407710 <memmove+0xbc>
  407682:	f100 0410 	add.w	r4, r0, #16
  407686:	f101 0310 	add.w	r3, r1, #16
  40768a:	4615      	mov	r5, r2
  40768c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407690:	f844 6c10 	str.w	r6, [r4, #-16]
  407694:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407698:	f844 6c0c 	str.w	r6, [r4, #-12]
  40769c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4076a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4076a4:	3d10      	subs	r5, #16
  4076a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4076aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4076ae:	2d0f      	cmp	r5, #15
  4076b0:	f103 0310 	add.w	r3, r3, #16
  4076b4:	f104 0410 	add.w	r4, r4, #16
  4076b8:	d8e8      	bhi.n	40768c <memmove+0x38>
  4076ba:	f1a2 0310 	sub.w	r3, r2, #16
  4076be:	f023 030f 	bic.w	r3, r3, #15
  4076c2:	f002 0e0f 	and.w	lr, r2, #15
  4076c6:	3310      	adds	r3, #16
  4076c8:	f1be 0f03 	cmp.w	lr, #3
  4076cc:	4419      	add	r1, r3
  4076ce:	4403      	add	r3, r0
  4076d0:	d921      	bls.n	407716 <memmove+0xc2>
  4076d2:	1f1e      	subs	r6, r3, #4
  4076d4:	460d      	mov	r5, r1
  4076d6:	4674      	mov	r4, lr
  4076d8:	3c04      	subs	r4, #4
  4076da:	f855 7b04 	ldr.w	r7, [r5], #4
  4076de:	f846 7f04 	str.w	r7, [r6, #4]!
  4076e2:	2c03      	cmp	r4, #3
  4076e4:	d8f8      	bhi.n	4076d8 <memmove+0x84>
  4076e6:	f1ae 0404 	sub.w	r4, lr, #4
  4076ea:	f024 0403 	bic.w	r4, r4, #3
  4076ee:	3404      	adds	r4, #4
  4076f0:	4421      	add	r1, r4
  4076f2:	4423      	add	r3, r4
  4076f4:	f002 0203 	and.w	r2, r2, #3
  4076f8:	b162      	cbz	r2, 407714 <memmove+0xc0>
  4076fa:	3b01      	subs	r3, #1
  4076fc:	440a      	add	r2, r1
  4076fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  407702:	f803 4f01 	strb.w	r4, [r3, #1]!
  407706:	428a      	cmp	r2, r1
  407708:	d1f9      	bne.n	4076fe <memmove+0xaa>
  40770a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40770c:	4603      	mov	r3, r0
  40770e:	e7f3      	b.n	4076f8 <memmove+0xa4>
  407710:	4603      	mov	r3, r0
  407712:	e7f2      	b.n	4076fa <memmove+0xa6>
  407714:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407716:	4672      	mov	r2, lr
  407718:	e7ee      	b.n	4076f8 <memmove+0xa4>
  40771a:	bf00      	nop

0040771c <__malloc_lock>:
  40771c:	4770      	bx	lr
  40771e:	bf00      	nop

00407720 <__malloc_unlock>:
  407720:	4770      	bx	lr
  407722:	bf00      	nop

00407724 <_Balloc>:
  407724:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407726:	b570      	push	{r4, r5, r6, lr}
  407728:	4605      	mov	r5, r0
  40772a:	460c      	mov	r4, r1
  40772c:	b14b      	cbz	r3, 407742 <_Balloc+0x1e>
  40772e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407732:	b180      	cbz	r0, 407756 <_Balloc+0x32>
  407734:	6802      	ldr	r2, [r0, #0]
  407736:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40773a:	2300      	movs	r3, #0
  40773c:	6103      	str	r3, [r0, #16]
  40773e:	60c3      	str	r3, [r0, #12]
  407740:	bd70      	pop	{r4, r5, r6, pc}
  407742:	2221      	movs	r2, #33	; 0x21
  407744:	2104      	movs	r1, #4
  407746:	f000 fdf1 	bl	40832c <_calloc_r>
  40774a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40774c:	4603      	mov	r3, r0
  40774e:	2800      	cmp	r0, #0
  407750:	d1ed      	bne.n	40772e <_Balloc+0xa>
  407752:	2000      	movs	r0, #0
  407754:	bd70      	pop	{r4, r5, r6, pc}
  407756:	2101      	movs	r1, #1
  407758:	fa01 f604 	lsl.w	r6, r1, r4
  40775c:	1d72      	adds	r2, r6, #5
  40775e:	4628      	mov	r0, r5
  407760:	0092      	lsls	r2, r2, #2
  407762:	f000 fde3 	bl	40832c <_calloc_r>
  407766:	2800      	cmp	r0, #0
  407768:	d0f3      	beq.n	407752 <_Balloc+0x2e>
  40776a:	6044      	str	r4, [r0, #4]
  40776c:	6086      	str	r6, [r0, #8]
  40776e:	e7e4      	b.n	40773a <_Balloc+0x16>

00407770 <_Bfree>:
  407770:	b131      	cbz	r1, 407780 <_Bfree+0x10>
  407772:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407774:	684a      	ldr	r2, [r1, #4]
  407776:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40777a:	6008      	str	r0, [r1, #0]
  40777c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407780:	4770      	bx	lr
  407782:	bf00      	nop

00407784 <__multadd>:
  407784:	b5f0      	push	{r4, r5, r6, r7, lr}
  407786:	690c      	ldr	r4, [r1, #16]
  407788:	b083      	sub	sp, #12
  40778a:	460d      	mov	r5, r1
  40778c:	4606      	mov	r6, r0
  40778e:	f101 0e14 	add.w	lr, r1, #20
  407792:	2700      	movs	r7, #0
  407794:	f8de 0000 	ldr.w	r0, [lr]
  407798:	b281      	uxth	r1, r0
  40779a:	fb02 3301 	mla	r3, r2, r1, r3
  40779e:	0c01      	lsrs	r1, r0, #16
  4077a0:	0c18      	lsrs	r0, r3, #16
  4077a2:	fb02 0101 	mla	r1, r2, r1, r0
  4077a6:	b29b      	uxth	r3, r3
  4077a8:	3701      	adds	r7, #1
  4077aa:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4077ae:	42bc      	cmp	r4, r7
  4077b0:	f84e 3b04 	str.w	r3, [lr], #4
  4077b4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4077b8:	dcec      	bgt.n	407794 <__multadd+0x10>
  4077ba:	b13b      	cbz	r3, 4077cc <__multadd+0x48>
  4077bc:	68aa      	ldr	r2, [r5, #8]
  4077be:	4294      	cmp	r4, r2
  4077c0:	da07      	bge.n	4077d2 <__multadd+0x4e>
  4077c2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4077c6:	3401      	adds	r4, #1
  4077c8:	6153      	str	r3, [r2, #20]
  4077ca:	612c      	str	r4, [r5, #16]
  4077cc:	4628      	mov	r0, r5
  4077ce:	b003      	add	sp, #12
  4077d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077d2:	6869      	ldr	r1, [r5, #4]
  4077d4:	9301      	str	r3, [sp, #4]
  4077d6:	3101      	adds	r1, #1
  4077d8:	4630      	mov	r0, r6
  4077da:	f7ff ffa3 	bl	407724 <_Balloc>
  4077de:	692a      	ldr	r2, [r5, #16]
  4077e0:	3202      	adds	r2, #2
  4077e2:	f105 010c 	add.w	r1, r5, #12
  4077e6:	4607      	mov	r7, r0
  4077e8:	0092      	lsls	r2, r2, #2
  4077ea:	300c      	adds	r0, #12
  4077ec:	f7ff fe98 	bl	407520 <memcpy>
  4077f0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4077f2:	6869      	ldr	r1, [r5, #4]
  4077f4:	9b01      	ldr	r3, [sp, #4]
  4077f6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4077fa:	6028      	str	r0, [r5, #0]
  4077fc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407800:	463d      	mov	r5, r7
  407802:	e7de      	b.n	4077c2 <__multadd+0x3e>

00407804 <__hi0bits>:
  407804:	0c02      	lsrs	r2, r0, #16
  407806:	0412      	lsls	r2, r2, #16
  407808:	4603      	mov	r3, r0
  40780a:	b9b2      	cbnz	r2, 40783a <__hi0bits+0x36>
  40780c:	0403      	lsls	r3, r0, #16
  40780e:	2010      	movs	r0, #16
  407810:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407814:	bf04      	itt	eq
  407816:	021b      	lsleq	r3, r3, #8
  407818:	3008      	addeq	r0, #8
  40781a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40781e:	bf04      	itt	eq
  407820:	011b      	lsleq	r3, r3, #4
  407822:	3004      	addeq	r0, #4
  407824:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407828:	bf04      	itt	eq
  40782a:	009b      	lsleq	r3, r3, #2
  40782c:	3002      	addeq	r0, #2
  40782e:	2b00      	cmp	r3, #0
  407830:	db02      	blt.n	407838 <__hi0bits+0x34>
  407832:	005b      	lsls	r3, r3, #1
  407834:	d403      	bmi.n	40783e <__hi0bits+0x3a>
  407836:	2020      	movs	r0, #32
  407838:	4770      	bx	lr
  40783a:	2000      	movs	r0, #0
  40783c:	e7e8      	b.n	407810 <__hi0bits+0xc>
  40783e:	3001      	adds	r0, #1
  407840:	4770      	bx	lr
  407842:	bf00      	nop

00407844 <__lo0bits>:
  407844:	6803      	ldr	r3, [r0, #0]
  407846:	f013 0207 	ands.w	r2, r3, #7
  40784a:	4601      	mov	r1, r0
  40784c:	d007      	beq.n	40785e <__lo0bits+0x1a>
  40784e:	07da      	lsls	r2, r3, #31
  407850:	d421      	bmi.n	407896 <__lo0bits+0x52>
  407852:	0798      	lsls	r0, r3, #30
  407854:	d421      	bmi.n	40789a <__lo0bits+0x56>
  407856:	089b      	lsrs	r3, r3, #2
  407858:	600b      	str	r3, [r1, #0]
  40785a:	2002      	movs	r0, #2
  40785c:	4770      	bx	lr
  40785e:	b298      	uxth	r0, r3
  407860:	b198      	cbz	r0, 40788a <__lo0bits+0x46>
  407862:	4610      	mov	r0, r2
  407864:	f013 0fff 	tst.w	r3, #255	; 0xff
  407868:	bf04      	itt	eq
  40786a:	0a1b      	lsreq	r3, r3, #8
  40786c:	3008      	addeq	r0, #8
  40786e:	071a      	lsls	r2, r3, #28
  407870:	bf04      	itt	eq
  407872:	091b      	lsreq	r3, r3, #4
  407874:	3004      	addeq	r0, #4
  407876:	079a      	lsls	r2, r3, #30
  407878:	bf04      	itt	eq
  40787a:	089b      	lsreq	r3, r3, #2
  40787c:	3002      	addeq	r0, #2
  40787e:	07da      	lsls	r2, r3, #31
  407880:	d407      	bmi.n	407892 <__lo0bits+0x4e>
  407882:	085b      	lsrs	r3, r3, #1
  407884:	d104      	bne.n	407890 <__lo0bits+0x4c>
  407886:	2020      	movs	r0, #32
  407888:	4770      	bx	lr
  40788a:	0c1b      	lsrs	r3, r3, #16
  40788c:	2010      	movs	r0, #16
  40788e:	e7e9      	b.n	407864 <__lo0bits+0x20>
  407890:	3001      	adds	r0, #1
  407892:	600b      	str	r3, [r1, #0]
  407894:	4770      	bx	lr
  407896:	2000      	movs	r0, #0
  407898:	4770      	bx	lr
  40789a:	085b      	lsrs	r3, r3, #1
  40789c:	600b      	str	r3, [r1, #0]
  40789e:	2001      	movs	r0, #1
  4078a0:	4770      	bx	lr
  4078a2:	bf00      	nop

004078a4 <__i2b>:
  4078a4:	b510      	push	{r4, lr}
  4078a6:	460c      	mov	r4, r1
  4078a8:	2101      	movs	r1, #1
  4078aa:	f7ff ff3b 	bl	407724 <_Balloc>
  4078ae:	2201      	movs	r2, #1
  4078b0:	6144      	str	r4, [r0, #20]
  4078b2:	6102      	str	r2, [r0, #16]
  4078b4:	bd10      	pop	{r4, pc}
  4078b6:	bf00      	nop

004078b8 <__multiply>:
  4078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4078bc:	690c      	ldr	r4, [r1, #16]
  4078be:	6915      	ldr	r5, [r2, #16]
  4078c0:	42ac      	cmp	r4, r5
  4078c2:	b083      	sub	sp, #12
  4078c4:	468b      	mov	fp, r1
  4078c6:	4616      	mov	r6, r2
  4078c8:	da04      	bge.n	4078d4 <__multiply+0x1c>
  4078ca:	4622      	mov	r2, r4
  4078cc:	46b3      	mov	fp, r6
  4078ce:	462c      	mov	r4, r5
  4078d0:	460e      	mov	r6, r1
  4078d2:	4615      	mov	r5, r2
  4078d4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4078d8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4078dc:	eb04 0805 	add.w	r8, r4, r5
  4078e0:	4598      	cmp	r8, r3
  4078e2:	bfc8      	it	gt
  4078e4:	3101      	addgt	r1, #1
  4078e6:	f7ff ff1d 	bl	407724 <_Balloc>
  4078ea:	f100 0914 	add.w	r9, r0, #20
  4078ee:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4078f2:	45d1      	cmp	r9, sl
  4078f4:	9000      	str	r0, [sp, #0]
  4078f6:	d205      	bcs.n	407904 <__multiply+0x4c>
  4078f8:	464b      	mov	r3, r9
  4078fa:	2100      	movs	r1, #0
  4078fc:	f843 1b04 	str.w	r1, [r3], #4
  407900:	459a      	cmp	sl, r3
  407902:	d8fb      	bhi.n	4078fc <__multiply+0x44>
  407904:	f106 0c14 	add.w	ip, r6, #20
  407908:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40790c:	f10b 0b14 	add.w	fp, fp, #20
  407910:	459c      	cmp	ip, r3
  407912:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407916:	d24c      	bcs.n	4079b2 <__multiply+0xfa>
  407918:	f8cd a004 	str.w	sl, [sp, #4]
  40791c:	469a      	mov	sl, r3
  40791e:	f8dc 5000 	ldr.w	r5, [ip]
  407922:	b2af      	uxth	r7, r5
  407924:	b1ef      	cbz	r7, 407962 <__multiply+0xaa>
  407926:	2100      	movs	r1, #0
  407928:	464d      	mov	r5, r9
  40792a:	465e      	mov	r6, fp
  40792c:	460c      	mov	r4, r1
  40792e:	f856 2b04 	ldr.w	r2, [r6], #4
  407932:	6828      	ldr	r0, [r5, #0]
  407934:	b293      	uxth	r3, r2
  407936:	b281      	uxth	r1, r0
  407938:	fb07 1303 	mla	r3, r7, r3, r1
  40793c:	0c12      	lsrs	r2, r2, #16
  40793e:	0c01      	lsrs	r1, r0, #16
  407940:	4423      	add	r3, r4
  407942:	fb07 1102 	mla	r1, r7, r2, r1
  407946:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40794a:	b29b      	uxth	r3, r3
  40794c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407950:	45b6      	cmp	lr, r6
  407952:	f845 3b04 	str.w	r3, [r5], #4
  407956:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40795a:	d8e8      	bhi.n	40792e <__multiply+0x76>
  40795c:	602c      	str	r4, [r5, #0]
  40795e:	f8dc 5000 	ldr.w	r5, [ip]
  407962:	0c2d      	lsrs	r5, r5, #16
  407964:	d01d      	beq.n	4079a2 <__multiply+0xea>
  407966:	f8d9 3000 	ldr.w	r3, [r9]
  40796a:	4648      	mov	r0, r9
  40796c:	461c      	mov	r4, r3
  40796e:	4659      	mov	r1, fp
  407970:	2200      	movs	r2, #0
  407972:	880e      	ldrh	r6, [r1, #0]
  407974:	0c24      	lsrs	r4, r4, #16
  407976:	fb05 4406 	mla	r4, r5, r6, r4
  40797a:	4422      	add	r2, r4
  40797c:	b29b      	uxth	r3, r3
  40797e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407982:	f840 3b04 	str.w	r3, [r0], #4
  407986:	f851 3b04 	ldr.w	r3, [r1], #4
  40798a:	6804      	ldr	r4, [r0, #0]
  40798c:	0c1b      	lsrs	r3, r3, #16
  40798e:	b2a6      	uxth	r6, r4
  407990:	fb05 6303 	mla	r3, r5, r3, r6
  407994:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407998:	458e      	cmp	lr, r1
  40799a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40799e:	d8e8      	bhi.n	407972 <__multiply+0xba>
  4079a0:	6003      	str	r3, [r0, #0]
  4079a2:	f10c 0c04 	add.w	ip, ip, #4
  4079a6:	45e2      	cmp	sl, ip
  4079a8:	f109 0904 	add.w	r9, r9, #4
  4079ac:	d8b7      	bhi.n	40791e <__multiply+0x66>
  4079ae:	f8dd a004 	ldr.w	sl, [sp, #4]
  4079b2:	f1b8 0f00 	cmp.w	r8, #0
  4079b6:	dd0b      	ble.n	4079d0 <__multiply+0x118>
  4079b8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4079bc:	f1aa 0a04 	sub.w	sl, sl, #4
  4079c0:	b11b      	cbz	r3, 4079ca <__multiply+0x112>
  4079c2:	e005      	b.n	4079d0 <__multiply+0x118>
  4079c4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4079c8:	b913      	cbnz	r3, 4079d0 <__multiply+0x118>
  4079ca:	f1b8 0801 	subs.w	r8, r8, #1
  4079ce:	d1f9      	bne.n	4079c4 <__multiply+0x10c>
  4079d0:	9800      	ldr	r0, [sp, #0]
  4079d2:	f8c0 8010 	str.w	r8, [r0, #16]
  4079d6:	b003      	add	sp, #12
  4079d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004079dc <__pow5mult>:
  4079dc:	f012 0303 	ands.w	r3, r2, #3
  4079e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079e4:	4614      	mov	r4, r2
  4079e6:	4607      	mov	r7, r0
  4079e8:	d12e      	bne.n	407a48 <__pow5mult+0x6c>
  4079ea:	460d      	mov	r5, r1
  4079ec:	10a4      	asrs	r4, r4, #2
  4079ee:	d01c      	beq.n	407a2a <__pow5mult+0x4e>
  4079f0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4079f2:	b396      	cbz	r6, 407a5a <__pow5mult+0x7e>
  4079f4:	07e3      	lsls	r3, r4, #31
  4079f6:	f04f 0800 	mov.w	r8, #0
  4079fa:	d406      	bmi.n	407a0a <__pow5mult+0x2e>
  4079fc:	1064      	asrs	r4, r4, #1
  4079fe:	d014      	beq.n	407a2a <__pow5mult+0x4e>
  407a00:	6830      	ldr	r0, [r6, #0]
  407a02:	b1a8      	cbz	r0, 407a30 <__pow5mult+0x54>
  407a04:	4606      	mov	r6, r0
  407a06:	07e3      	lsls	r3, r4, #31
  407a08:	d5f8      	bpl.n	4079fc <__pow5mult+0x20>
  407a0a:	4632      	mov	r2, r6
  407a0c:	4629      	mov	r1, r5
  407a0e:	4638      	mov	r0, r7
  407a10:	f7ff ff52 	bl	4078b8 <__multiply>
  407a14:	b1b5      	cbz	r5, 407a44 <__pow5mult+0x68>
  407a16:	686a      	ldr	r2, [r5, #4]
  407a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407a1a:	1064      	asrs	r4, r4, #1
  407a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407a20:	6029      	str	r1, [r5, #0]
  407a22:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407a26:	4605      	mov	r5, r0
  407a28:	d1ea      	bne.n	407a00 <__pow5mult+0x24>
  407a2a:	4628      	mov	r0, r5
  407a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a30:	4632      	mov	r2, r6
  407a32:	4631      	mov	r1, r6
  407a34:	4638      	mov	r0, r7
  407a36:	f7ff ff3f 	bl	4078b8 <__multiply>
  407a3a:	6030      	str	r0, [r6, #0]
  407a3c:	f8c0 8000 	str.w	r8, [r0]
  407a40:	4606      	mov	r6, r0
  407a42:	e7e0      	b.n	407a06 <__pow5mult+0x2a>
  407a44:	4605      	mov	r5, r0
  407a46:	e7d9      	b.n	4079fc <__pow5mult+0x20>
  407a48:	1e5a      	subs	r2, r3, #1
  407a4a:	4d0b      	ldr	r5, [pc, #44]	; (407a78 <__pow5mult+0x9c>)
  407a4c:	2300      	movs	r3, #0
  407a4e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407a52:	f7ff fe97 	bl	407784 <__multadd>
  407a56:	4605      	mov	r5, r0
  407a58:	e7c8      	b.n	4079ec <__pow5mult+0x10>
  407a5a:	2101      	movs	r1, #1
  407a5c:	4638      	mov	r0, r7
  407a5e:	f7ff fe61 	bl	407724 <_Balloc>
  407a62:	f240 2171 	movw	r1, #625	; 0x271
  407a66:	2201      	movs	r2, #1
  407a68:	2300      	movs	r3, #0
  407a6a:	6141      	str	r1, [r0, #20]
  407a6c:	6102      	str	r2, [r0, #16]
  407a6e:	4606      	mov	r6, r0
  407a70:	64b8      	str	r0, [r7, #72]	; 0x48
  407a72:	6003      	str	r3, [r0, #0]
  407a74:	e7be      	b.n	4079f4 <__pow5mult+0x18>
  407a76:	bf00      	nop
  407a78:	00409ba8 	.word	0x00409ba8

00407a7c <__lshift>:
  407a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a80:	4691      	mov	r9, r2
  407a82:	690a      	ldr	r2, [r1, #16]
  407a84:	688b      	ldr	r3, [r1, #8]
  407a86:	ea4f 1469 	mov.w	r4, r9, asr #5
  407a8a:	eb04 0802 	add.w	r8, r4, r2
  407a8e:	f108 0501 	add.w	r5, r8, #1
  407a92:	429d      	cmp	r5, r3
  407a94:	460e      	mov	r6, r1
  407a96:	4607      	mov	r7, r0
  407a98:	6849      	ldr	r1, [r1, #4]
  407a9a:	dd04      	ble.n	407aa6 <__lshift+0x2a>
  407a9c:	005b      	lsls	r3, r3, #1
  407a9e:	429d      	cmp	r5, r3
  407aa0:	f101 0101 	add.w	r1, r1, #1
  407aa4:	dcfa      	bgt.n	407a9c <__lshift+0x20>
  407aa6:	4638      	mov	r0, r7
  407aa8:	f7ff fe3c 	bl	407724 <_Balloc>
  407aac:	2c00      	cmp	r4, #0
  407aae:	f100 0314 	add.w	r3, r0, #20
  407ab2:	dd06      	ble.n	407ac2 <__lshift+0x46>
  407ab4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407ab8:	2100      	movs	r1, #0
  407aba:	f843 1b04 	str.w	r1, [r3], #4
  407abe:	429a      	cmp	r2, r3
  407ac0:	d1fb      	bne.n	407aba <__lshift+0x3e>
  407ac2:	6934      	ldr	r4, [r6, #16]
  407ac4:	f106 0114 	add.w	r1, r6, #20
  407ac8:	f019 091f 	ands.w	r9, r9, #31
  407acc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407ad0:	d01d      	beq.n	407b0e <__lshift+0x92>
  407ad2:	f1c9 0c20 	rsb	ip, r9, #32
  407ad6:	2200      	movs	r2, #0
  407ad8:	680c      	ldr	r4, [r1, #0]
  407ada:	fa04 f409 	lsl.w	r4, r4, r9
  407ade:	4314      	orrs	r4, r2
  407ae0:	f843 4b04 	str.w	r4, [r3], #4
  407ae4:	f851 2b04 	ldr.w	r2, [r1], #4
  407ae8:	458e      	cmp	lr, r1
  407aea:	fa22 f20c 	lsr.w	r2, r2, ip
  407aee:	d8f3      	bhi.n	407ad8 <__lshift+0x5c>
  407af0:	601a      	str	r2, [r3, #0]
  407af2:	b10a      	cbz	r2, 407af8 <__lshift+0x7c>
  407af4:	f108 0502 	add.w	r5, r8, #2
  407af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407afa:	6872      	ldr	r2, [r6, #4]
  407afc:	3d01      	subs	r5, #1
  407afe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b02:	6105      	str	r5, [r0, #16]
  407b04:	6031      	str	r1, [r6, #0]
  407b06:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b0e:	3b04      	subs	r3, #4
  407b10:	f851 2b04 	ldr.w	r2, [r1], #4
  407b14:	f843 2f04 	str.w	r2, [r3, #4]!
  407b18:	458e      	cmp	lr, r1
  407b1a:	d8f9      	bhi.n	407b10 <__lshift+0x94>
  407b1c:	e7ec      	b.n	407af8 <__lshift+0x7c>
  407b1e:	bf00      	nop

00407b20 <__mcmp>:
  407b20:	b430      	push	{r4, r5}
  407b22:	690b      	ldr	r3, [r1, #16]
  407b24:	4605      	mov	r5, r0
  407b26:	6900      	ldr	r0, [r0, #16]
  407b28:	1ac0      	subs	r0, r0, r3
  407b2a:	d10f      	bne.n	407b4c <__mcmp+0x2c>
  407b2c:	009b      	lsls	r3, r3, #2
  407b2e:	3514      	adds	r5, #20
  407b30:	3114      	adds	r1, #20
  407b32:	4419      	add	r1, r3
  407b34:	442b      	add	r3, r5
  407b36:	e001      	b.n	407b3c <__mcmp+0x1c>
  407b38:	429d      	cmp	r5, r3
  407b3a:	d207      	bcs.n	407b4c <__mcmp+0x2c>
  407b3c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407b40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407b44:	4294      	cmp	r4, r2
  407b46:	d0f7      	beq.n	407b38 <__mcmp+0x18>
  407b48:	d302      	bcc.n	407b50 <__mcmp+0x30>
  407b4a:	2001      	movs	r0, #1
  407b4c:	bc30      	pop	{r4, r5}
  407b4e:	4770      	bx	lr
  407b50:	f04f 30ff 	mov.w	r0, #4294967295
  407b54:	e7fa      	b.n	407b4c <__mcmp+0x2c>
  407b56:	bf00      	nop

00407b58 <__mdiff>:
  407b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b5c:	690f      	ldr	r7, [r1, #16]
  407b5e:	460e      	mov	r6, r1
  407b60:	6911      	ldr	r1, [r2, #16]
  407b62:	1a7f      	subs	r7, r7, r1
  407b64:	2f00      	cmp	r7, #0
  407b66:	4690      	mov	r8, r2
  407b68:	d117      	bne.n	407b9a <__mdiff+0x42>
  407b6a:	0089      	lsls	r1, r1, #2
  407b6c:	f106 0514 	add.w	r5, r6, #20
  407b70:	f102 0e14 	add.w	lr, r2, #20
  407b74:	186b      	adds	r3, r5, r1
  407b76:	4471      	add	r1, lr
  407b78:	e001      	b.n	407b7e <__mdiff+0x26>
  407b7a:	429d      	cmp	r5, r3
  407b7c:	d25c      	bcs.n	407c38 <__mdiff+0xe0>
  407b7e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407b82:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407b86:	42a2      	cmp	r2, r4
  407b88:	d0f7      	beq.n	407b7a <__mdiff+0x22>
  407b8a:	d25e      	bcs.n	407c4a <__mdiff+0xf2>
  407b8c:	4633      	mov	r3, r6
  407b8e:	462c      	mov	r4, r5
  407b90:	4646      	mov	r6, r8
  407b92:	4675      	mov	r5, lr
  407b94:	4698      	mov	r8, r3
  407b96:	2701      	movs	r7, #1
  407b98:	e005      	b.n	407ba6 <__mdiff+0x4e>
  407b9a:	db58      	blt.n	407c4e <__mdiff+0xf6>
  407b9c:	f106 0514 	add.w	r5, r6, #20
  407ba0:	f108 0414 	add.w	r4, r8, #20
  407ba4:	2700      	movs	r7, #0
  407ba6:	6871      	ldr	r1, [r6, #4]
  407ba8:	f7ff fdbc 	bl	407724 <_Balloc>
  407bac:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407bb0:	6936      	ldr	r6, [r6, #16]
  407bb2:	60c7      	str	r7, [r0, #12]
  407bb4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407bb8:	46a6      	mov	lr, r4
  407bba:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407bbe:	f100 0414 	add.w	r4, r0, #20
  407bc2:	2300      	movs	r3, #0
  407bc4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407bc8:	f855 8b04 	ldr.w	r8, [r5], #4
  407bcc:	b28a      	uxth	r2, r1
  407bce:	fa13 f388 	uxtah	r3, r3, r8
  407bd2:	0c09      	lsrs	r1, r1, #16
  407bd4:	1a9a      	subs	r2, r3, r2
  407bd6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407bda:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407bde:	b292      	uxth	r2, r2
  407be0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407be4:	45f4      	cmp	ip, lr
  407be6:	f844 2b04 	str.w	r2, [r4], #4
  407bea:	ea4f 4323 	mov.w	r3, r3, asr #16
  407bee:	d8e9      	bhi.n	407bc4 <__mdiff+0x6c>
  407bf0:	42af      	cmp	r7, r5
  407bf2:	d917      	bls.n	407c24 <__mdiff+0xcc>
  407bf4:	46a4      	mov	ip, r4
  407bf6:	46ae      	mov	lr, r5
  407bf8:	f85e 2b04 	ldr.w	r2, [lr], #4
  407bfc:	fa13 f382 	uxtah	r3, r3, r2
  407c00:	1419      	asrs	r1, r3, #16
  407c02:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407c06:	b29b      	uxth	r3, r3
  407c08:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407c0c:	4577      	cmp	r7, lr
  407c0e:	f84c 2b04 	str.w	r2, [ip], #4
  407c12:	ea4f 4321 	mov.w	r3, r1, asr #16
  407c16:	d8ef      	bhi.n	407bf8 <__mdiff+0xa0>
  407c18:	43ed      	mvns	r5, r5
  407c1a:	442f      	add	r7, r5
  407c1c:	f027 0703 	bic.w	r7, r7, #3
  407c20:	3704      	adds	r7, #4
  407c22:	443c      	add	r4, r7
  407c24:	3c04      	subs	r4, #4
  407c26:	b922      	cbnz	r2, 407c32 <__mdiff+0xda>
  407c28:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407c2c:	3e01      	subs	r6, #1
  407c2e:	2b00      	cmp	r3, #0
  407c30:	d0fa      	beq.n	407c28 <__mdiff+0xd0>
  407c32:	6106      	str	r6, [r0, #16]
  407c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c38:	2100      	movs	r1, #0
  407c3a:	f7ff fd73 	bl	407724 <_Balloc>
  407c3e:	2201      	movs	r2, #1
  407c40:	2300      	movs	r3, #0
  407c42:	6102      	str	r2, [r0, #16]
  407c44:	6143      	str	r3, [r0, #20]
  407c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c4a:	4674      	mov	r4, lr
  407c4c:	e7ab      	b.n	407ba6 <__mdiff+0x4e>
  407c4e:	4633      	mov	r3, r6
  407c50:	f106 0414 	add.w	r4, r6, #20
  407c54:	f102 0514 	add.w	r5, r2, #20
  407c58:	4616      	mov	r6, r2
  407c5a:	2701      	movs	r7, #1
  407c5c:	4698      	mov	r8, r3
  407c5e:	e7a2      	b.n	407ba6 <__mdiff+0x4e>

00407c60 <__d2b>:
  407c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c64:	b082      	sub	sp, #8
  407c66:	2101      	movs	r1, #1
  407c68:	461c      	mov	r4, r3
  407c6a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407c6e:	4615      	mov	r5, r2
  407c70:	9e08      	ldr	r6, [sp, #32]
  407c72:	f7ff fd57 	bl	407724 <_Balloc>
  407c76:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407c7a:	4680      	mov	r8, r0
  407c7c:	b10f      	cbz	r7, 407c82 <__d2b+0x22>
  407c7e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407c82:	9401      	str	r4, [sp, #4]
  407c84:	b31d      	cbz	r5, 407cce <__d2b+0x6e>
  407c86:	a802      	add	r0, sp, #8
  407c88:	f840 5d08 	str.w	r5, [r0, #-8]!
  407c8c:	f7ff fdda 	bl	407844 <__lo0bits>
  407c90:	2800      	cmp	r0, #0
  407c92:	d134      	bne.n	407cfe <__d2b+0x9e>
  407c94:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407c98:	f8c8 2014 	str.w	r2, [r8, #20]
  407c9c:	2b00      	cmp	r3, #0
  407c9e:	bf0c      	ite	eq
  407ca0:	2101      	moveq	r1, #1
  407ca2:	2102      	movne	r1, #2
  407ca4:	f8c8 3018 	str.w	r3, [r8, #24]
  407ca8:	f8c8 1010 	str.w	r1, [r8, #16]
  407cac:	b9df      	cbnz	r7, 407ce6 <__d2b+0x86>
  407cae:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407cb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407cb6:	6030      	str	r0, [r6, #0]
  407cb8:	6918      	ldr	r0, [r3, #16]
  407cba:	f7ff fda3 	bl	407804 <__hi0bits>
  407cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407cc0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407cc4:	6018      	str	r0, [r3, #0]
  407cc6:	4640      	mov	r0, r8
  407cc8:	b002      	add	sp, #8
  407cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407cce:	a801      	add	r0, sp, #4
  407cd0:	f7ff fdb8 	bl	407844 <__lo0bits>
  407cd4:	9b01      	ldr	r3, [sp, #4]
  407cd6:	f8c8 3014 	str.w	r3, [r8, #20]
  407cda:	2101      	movs	r1, #1
  407cdc:	3020      	adds	r0, #32
  407cde:	f8c8 1010 	str.w	r1, [r8, #16]
  407ce2:	2f00      	cmp	r7, #0
  407ce4:	d0e3      	beq.n	407cae <__d2b+0x4e>
  407ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407ce8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407cec:	4407      	add	r7, r0
  407cee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407cf2:	6037      	str	r7, [r6, #0]
  407cf4:	6018      	str	r0, [r3, #0]
  407cf6:	4640      	mov	r0, r8
  407cf8:	b002      	add	sp, #8
  407cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407cfe:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407d02:	f1c0 0220 	rsb	r2, r0, #32
  407d06:	fa03 f202 	lsl.w	r2, r3, r2
  407d0a:	430a      	orrs	r2, r1
  407d0c:	40c3      	lsrs	r3, r0
  407d0e:	9301      	str	r3, [sp, #4]
  407d10:	f8c8 2014 	str.w	r2, [r8, #20]
  407d14:	e7c2      	b.n	407c9c <__d2b+0x3c>
  407d16:	bf00      	nop

00407d18 <_realloc_r>:
  407d18:	2900      	cmp	r1, #0
  407d1a:	f000 8095 	beq.w	407e48 <_realloc_r+0x130>
  407d1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d22:	460d      	mov	r5, r1
  407d24:	4616      	mov	r6, r2
  407d26:	b083      	sub	sp, #12
  407d28:	4680      	mov	r8, r0
  407d2a:	f106 070b 	add.w	r7, r6, #11
  407d2e:	f7ff fcf5 	bl	40771c <__malloc_lock>
  407d32:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407d36:	2f16      	cmp	r7, #22
  407d38:	f02e 0403 	bic.w	r4, lr, #3
  407d3c:	f1a5 0908 	sub.w	r9, r5, #8
  407d40:	d83c      	bhi.n	407dbc <_realloc_r+0xa4>
  407d42:	2210      	movs	r2, #16
  407d44:	4617      	mov	r7, r2
  407d46:	42be      	cmp	r6, r7
  407d48:	d83d      	bhi.n	407dc6 <_realloc_r+0xae>
  407d4a:	4294      	cmp	r4, r2
  407d4c:	da43      	bge.n	407dd6 <_realloc_r+0xbe>
  407d4e:	4bc4      	ldr	r3, [pc, #784]	; (408060 <_realloc_r+0x348>)
  407d50:	6899      	ldr	r1, [r3, #8]
  407d52:	eb09 0004 	add.w	r0, r9, r4
  407d56:	4288      	cmp	r0, r1
  407d58:	f000 80b4 	beq.w	407ec4 <_realloc_r+0x1ac>
  407d5c:	6843      	ldr	r3, [r0, #4]
  407d5e:	f023 0101 	bic.w	r1, r3, #1
  407d62:	4401      	add	r1, r0
  407d64:	6849      	ldr	r1, [r1, #4]
  407d66:	07c9      	lsls	r1, r1, #31
  407d68:	d54c      	bpl.n	407e04 <_realloc_r+0xec>
  407d6a:	f01e 0f01 	tst.w	lr, #1
  407d6e:	f000 809b 	beq.w	407ea8 <_realloc_r+0x190>
  407d72:	4631      	mov	r1, r6
  407d74:	4640      	mov	r0, r8
  407d76:	f7ff f887 	bl	406e88 <_malloc_r>
  407d7a:	4606      	mov	r6, r0
  407d7c:	2800      	cmp	r0, #0
  407d7e:	d03a      	beq.n	407df6 <_realloc_r+0xde>
  407d80:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407d84:	f023 0301 	bic.w	r3, r3, #1
  407d88:	444b      	add	r3, r9
  407d8a:	f1a0 0208 	sub.w	r2, r0, #8
  407d8e:	429a      	cmp	r2, r3
  407d90:	f000 8121 	beq.w	407fd6 <_realloc_r+0x2be>
  407d94:	1f22      	subs	r2, r4, #4
  407d96:	2a24      	cmp	r2, #36	; 0x24
  407d98:	f200 8107 	bhi.w	407faa <_realloc_r+0x292>
  407d9c:	2a13      	cmp	r2, #19
  407d9e:	f200 80db 	bhi.w	407f58 <_realloc_r+0x240>
  407da2:	4603      	mov	r3, r0
  407da4:	462a      	mov	r2, r5
  407da6:	6811      	ldr	r1, [r2, #0]
  407da8:	6019      	str	r1, [r3, #0]
  407daa:	6851      	ldr	r1, [r2, #4]
  407dac:	6059      	str	r1, [r3, #4]
  407dae:	6892      	ldr	r2, [r2, #8]
  407db0:	609a      	str	r2, [r3, #8]
  407db2:	4629      	mov	r1, r5
  407db4:	4640      	mov	r0, r8
  407db6:	f7fe ff73 	bl	406ca0 <_free_r>
  407dba:	e01c      	b.n	407df6 <_realloc_r+0xde>
  407dbc:	f027 0707 	bic.w	r7, r7, #7
  407dc0:	2f00      	cmp	r7, #0
  407dc2:	463a      	mov	r2, r7
  407dc4:	dabf      	bge.n	407d46 <_realloc_r+0x2e>
  407dc6:	2600      	movs	r6, #0
  407dc8:	230c      	movs	r3, #12
  407dca:	4630      	mov	r0, r6
  407dcc:	f8c8 3000 	str.w	r3, [r8]
  407dd0:	b003      	add	sp, #12
  407dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407dd6:	462e      	mov	r6, r5
  407dd8:	1be3      	subs	r3, r4, r7
  407dda:	2b0f      	cmp	r3, #15
  407ddc:	d81e      	bhi.n	407e1c <_realloc_r+0x104>
  407dde:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407de2:	f003 0301 	and.w	r3, r3, #1
  407de6:	4323      	orrs	r3, r4
  407de8:	444c      	add	r4, r9
  407dea:	f8c9 3004 	str.w	r3, [r9, #4]
  407dee:	6863      	ldr	r3, [r4, #4]
  407df0:	f043 0301 	orr.w	r3, r3, #1
  407df4:	6063      	str	r3, [r4, #4]
  407df6:	4640      	mov	r0, r8
  407df8:	f7ff fc92 	bl	407720 <__malloc_unlock>
  407dfc:	4630      	mov	r0, r6
  407dfe:	b003      	add	sp, #12
  407e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e04:	f023 0303 	bic.w	r3, r3, #3
  407e08:	18e1      	adds	r1, r4, r3
  407e0a:	4291      	cmp	r1, r2
  407e0c:	db1f      	blt.n	407e4e <_realloc_r+0x136>
  407e0e:	68c3      	ldr	r3, [r0, #12]
  407e10:	6882      	ldr	r2, [r0, #8]
  407e12:	462e      	mov	r6, r5
  407e14:	60d3      	str	r3, [r2, #12]
  407e16:	460c      	mov	r4, r1
  407e18:	609a      	str	r2, [r3, #8]
  407e1a:	e7dd      	b.n	407dd8 <_realloc_r+0xc0>
  407e1c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407e20:	eb09 0107 	add.w	r1, r9, r7
  407e24:	f002 0201 	and.w	r2, r2, #1
  407e28:	444c      	add	r4, r9
  407e2a:	f043 0301 	orr.w	r3, r3, #1
  407e2e:	4317      	orrs	r7, r2
  407e30:	f8c9 7004 	str.w	r7, [r9, #4]
  407e34:	604b      	str	r3, [r1, #4]
  407e36:	6863      	ldr	r3, [r4, #4]
  407e38:	f043 0301 	orr.w	r3, r3, #1
  407e3c:	3108      	adds	r1, #8
  407e3e:	6063      	str	r3, [r4, #4]
  407e40:	4640      	mov	r0, r8
  407e42:	f7fe ff2d 	bl	406ca0 <_free_r>
  407e46:	e7d6      	b.n	407df6 <_realloc_r+0xde>
  407e48:	4611      	mov	r1, r2
  407e4a:	f7ff b81d 	b.w	406e88 <_malloc_r>
  407e4e:	f01e 0f01 	tst.w	lr, #1
  407e52:	d18e      	bne.n	407d72 <_realloc_r+0x5a>
  407e54:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407e58:	eba9 0a01 	sub.w	sl, r9, r1
  407e5c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407e60:	f021 0103 	bic.w	r1, r1, #3
  407e64:	440b      	add	r3, r1
  407e66:	4423      	add	r3, r4
  407e68:	4293      	cmp	r3, r2
  407e6a:	db25      	blt.n	407eb8 <_realloc_r+0x1a0>
  407e6c:	68c2      	ldr	r2, [r0, #12]
  407e6e:	6881      	ldr	r1, [r0, #8]
  407e70:	4656      	mov	r6, sl
  407e72:	60ca      	str	r2, [r1, #12]
  407e74:	6091      	str	r1, [r2, #8]
  407e76:	f8da 100c 	ldr.w	r1, [sl, #12]
  407e7a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407e7e:	1f22      	subs	r2, r4, #4
  407e80:	2a24      	cmp	r2, #36	; 0x24
  407e82:	60c1      	str	r1, [r0, #12]
  407e84:	6088      	str	r0, [r1, #8]
  407e86:	f200 8094 	bhi.w	407fb2 <_realloc_r+0x29a>
  407e8a:	2a13      	cmp	r2, #19
  407e8c:	d96f      	bls.n	407f6e <_realloc_r+0x256>
  407e8e:	6829      	ldr	r1, [r5, #0]
  407e90:	f8ca 1008 	str.w	r1, [sl, #8]
  407e94:	6869      	ldr	r1, [r5, #4]
  407e96:	f8ca 100c 	str.w	r1, [sl, #12]
  407e9a:	2a1b      	cmp	r2, #27
  407e9c:	f200 80a2 	bhi.w	407fe4 <_realloc_r+0x2cc>
  407ea0:	3508      	adds	r5, #8
  407ea2:	f10a 0210 	add.w	r2, sl, #16
  407ea6:	e063      	b.n	407f70 <_realloc_r+0x258>
  407ea8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407eac:	eba9 0a03 	sub.w	sl, r9, r3
  407eb0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407eb4:	f021 0103 	bic.w	r1, r1, #3
  407eb8:	1863      	adds	r3, r4, r1
  407eba:	4293      	cmp	r3, r2
  407ebc:	f6ff af59 	blt.w	407d72 <_realloc_r+0x5a>
  407ec0:	4656      	mov	r6, sl
  407ec2:	e7d8      	b.n	407e76 <_realloc_r+0x15e>
  407ec4:	6841      	ldr	r1, [r0, #4]
  407ec6:	f021 0b03 	bic.w	fp, r1, #3
  407eca:	44a3      	add	fp, r4
  407ecc:	f107 0010 	add.w	r0, r7, #16
  407ed0:	4583      	cmp	fp, r0
  407ed2:	da56      	bge.n	407f82 <_realloc_r+0x26a>
  407ed4:	f01e 0f01 	tst.w	lr, #1
  407ed8:	f47f af4b 	bne.w	407d72 <_realloc_r+0x5a>
  407edc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407ee0:	eba9 0a01 	sub.w	sl, r9, r1
  407ee4:	f8da 1004 	ldr.w	r1, [sl, #4]
  407ee8:	f021 0103 	bic.w	r1, r1, #3
  407eec:	448b      	add	fp, r1
  407eee:	4558      	cmp	r0, fp
  407ef0:	dce2      	bgt.n	407eb8 <_realloc_r+0x1a0>
  407ef2:	4656      	mov	r6, sl
  407ef4:	f8da 100c 	ldr.w	r1, [sl, #12]
  407ef8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407efc:	1f22      	subs	r2, r4, #4
  407efe:	2a24      	cmp	r2, #36	; 0x24
  407f00:	60c1      	str	r1, [r0, #12]
  407f02:	6088      	str	r0, [r1, #8]
  407f04:	f200 808f 	bhi.w	408026 <_realloc_r+0x30e>
  407f08:	2a13      	cmp	r2, #19
  407f0a:	f240 808a 	bls.w	408022 <_realloc_r+0x30a>
  407f0e:	6829      	ldr	r1, [r5, #0]
  407f10:	f8ca 1008 	str.w	r1, [sl, #8]
  407f14:	6869      	ldr	r1, [r5, #4]
  407f16:	f8ca 100c 	str.w	r1, [sl, #12]
  407f1a:	2a1b      	cmp	r2, #27
  407f1c:	f200 808a 	bhi.w	408034 <_realloc_r+0x31c>
  407f20:	3508      	adds	r5, #8
  407f22:	f10a 0210 	add.w	r2, sl, #16
  407f26:	6829      	ldr	r1, [r5, #0]
  407f28:	6011      	str	r1, [r2, #0]
  407f2a:	6869      	ldr	r1, [r5, #4]
  407f2c:	6051      	str	r1, [r2, #4]
  407f2e:	68a9      	ldr	r1, [r5, #8]
  407f30:	6091      	str	r1, [r2, #8]
  407f32:	eb0a 0107 	add.w	r1, sl, r7
  407f36:	ebab 0207 	sub.w	r2, fp, r7
  407f3a:	f042 0201 	orr.w	r2, r2, #1
  407f3e:	6099      	str	r1, [r3, #8]
  407f40:	604a      	str	r2, [r1, #4]
  407f42:	f8da 3004 	ldr.w	r3, [sl, #4]
  407f46:	f003 0301 	and.w	r3, r3, #1
  407f4a:	431f      	orrs	r7, r3
  407f4c:	4640      	mov	r0, r8
  407f4e:	f8ca 7004 	str.w	r7, [sl, #4]
  407f52:	f7ff fbe5 	bl	407720 <__malloc_unlock>
  407f56:	e751      	b.n	407dfc <_realloc_r+0xe4>
  407f58:	682b      	ldr	r3, [r5, #0]
  407f5a:	6003      	str	r3, [r0, #0]
  407f5c:	686b      	ldr	r3, [r5, #4]
  407f5e:	6043      	str	r3, [r0, #4]
  407f60:	2a1b      	cmp	r2, #27
  407f62:	d82d      	bhi.n	407fc0 <_realloc_r+0x2a8>
  407f64:	f100 0308 	add.w	r3, r0, #8
  407f68:	f105 0208 	add.w	r2, r5, #8
  407f6c:	e71b      	b.n	407da6 <_realloc_r+0x8e>
  407f6e:	4632      	mov	r2, r6
  407f70:	6829      	ldr	r1, [r5, #0]
  407f72:	6011      	str	r1, [r2, #0]
  407f74:	6869      	ldr	r1, [r5, #4]
  407f76:	6051      	str	r1, [r2, #4]
  407f78:	68a9      	ldr	r1, [r5, #8]
  407f7a:	6091      	str	r1, [r2, #8]
  407f7c:	461c      	mov	r4, r3
  407f7e:	46d1      	mov	r9, sl
  407f80:	e72a      	b.n	407dd8 <_realloc_r+0xc0>
  407f82:	eb09 0107 	add.w	r1, r9, r7
  407f86:	ebab 0b07 	sub.w	fp, fp, r7
  407f8a:	f04b 0201 	orr.w	r2, fp, #1
  407f8e:	6099      	str	r1, [r3, #8]
  407f90:	604a      	str	r2, [r1, #4]
  407f92:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407f96:	f003 0301 	and.w	r3, r3, #1
  407f9a:	431f      	orrs	r7, r3
  407f9c:	4640      	mov	r0, r8
  407f9e:	f845 7c04 	str.w	r7, [r5, #-4]
  407fa2:	f7ff fbbd 	bl	407720 <__malloc_unlock>
  407fa6:	462e      	mov	r6, r5
  407fa8:	e728      	b.n	407dfc <_realloc_r+0xe4>
  407faa:	4629      	mov	r1, r5
  407fac:	f7ff fb52 	bl	407654 <memmove>
  407fb0:	e6ff      	b.n	407db2 <_realloc_r+0x9a>
  407fb2:	4629      	mov	r1, r5
  407fb4:	4630      	mov	r0, r6
  407fb6:	461c      	mov	r4, r3
  407fb8:	46d1      	mov	r9, sl
  407fba:	f7ff fb4b 	bl	407654 <memmove>
  407fbe:	e70b      	b.n	407dd8 <_realloc_r+0xc0>
  407fc0:	68ab      	ldr	r3, [r5, #8]
  407fc2:	6083      	str	r3, [r0, #8]
  407fc4:	68eb      	ldr	r3, [r5, #12]
  407fc6:	60c3      	str	r3, [r0, #12]
  407fc8:	2a24      	cmp	r2, #36	; 0x24
  407fca:	d017      	beq.n	407ffc <_realloc_r+0x2e4>
  407fcc:	f100 0310 	add.w	r3, r0, #16
  407fd0:	f105 0210 	add.w	r2, r5, #16
  407fd4:	e6e7      	b.n	407da6 <_realloc_r+0x8e>
  407fd6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407fda:	f023 0303 	bic.w	r3, r3, #3
  407fde:	441c      	add	r4, r3
  407fe0:	462e      	mov	r6, r5
  407fe2:	e6f9      	b.n	407dd8 <_realloc_r+0xc0>
  407fe4:	68a9      	ldr	r1, [r5, #8]
  407fe6:	f8ca 1010 	str.w	r1, [sl, #16]
  407fea:	68e9      	ldr	r1, [r5, #12]
  407fec:	f8ca 1014 	str.w	r1, [sl, #20]
  407ff0:	2a24      	cmp	r2, #36	; 0x24
  407ff2:	d00c      	beq.n	40800e <_realloc_r+0x2f6>
  407ff4:	3510      	adds	r5, #16
  407ff6:	f10a 0218 	add.w	r2, sl, #24
  407ffa:	e7b9      	b.n	407f70 <_realloc_r+0x258>
  407ffc:	692b      	ldr	r3, [r5, #16]
  407ffe:	6103      	str	r3, [r0, #16]
  408000:	696b      	ldr	r3, [r5, #20]
  408002:	6143      	str	r3, [r0, #20]
  408004:	f105 0218 	add.w	r2, r5, #24
  408008:	f100 0318 	add.w	r3, r0, #24
  40800c:	e6cb      	b.n	407da6 <_realloc_r+0x8e>
  40800e:	692a      	ldr	r2, [r5, #16]
  408010:	f8ca 2018 	str.w	r2, [sl, #24]
  408014:	696a      	ldr	r2, [r5, #20]
  408016:	f8ca 201c 	str.w	r2, [sl, #28]
  40801a:	3518      	adds	r5, #24
  40801c:	f10a 0220 	add.w	r2, sl, #32
  408020:	e7a6      	b.n	407f70 <_realloc_r+0x258>
  408022:	4632      	mov	r2, r6
  408024:	e77f      	b.n	407f26 <_realloc_r+0x20e>
  408026:	4629      	mov	r1, r5
  408028:	4630      	mov	r0, r6
  40802a:	9301      	str	r3, [sp, #4]
  40802c:	f7ff fb12 	bl	407654 <memmove>
  408030:	9b01      	ldr	r3, [sp, #4]
  408032:	e77e      	b.n	407f32 <_realloc_r+0x21a>
  408034:	68a9      	ldr	r1, [r5, #8]
  408036:	f8ca 1010 	str.w	r1, [sl, #16]
  40803a:	68e9      	ldr	r1, [r5, #12]
  40803c:	f8ca 1014 	str.w	r1, [sl, #20]
  408040:	2a24      	cmp	r2, #36	; 0x24
  408042:	d003      	beq.n	40804c <_realloc_r+0x334>
  408044:	3510      	adds	r5, #16
  408046:	f10a 0218 	add.w	r2, sl, #24
  40804a:	e76c      	b.n	407f26 <_realloc_r+0x20e>
  40804c:	692a      	ldr	r2, [r5, #16]
  40804e:	f8ca 2018 	str.w	r2, [sl, #24]
  408052:	696a      	ldr	r2, [r5, #20]
  408054:	f8ca 201c 	str.w	r2, [sl, #28]
  408058:	3518      	adds	r5, #24
  40805a:	f10a 0220 	add.w	r2, sl, #32
  40805e:	e762      	b.n	407f26 <_realloc_r+0x20e>
  408060:	200005ac 	.word	0x200005ac

00408064 <_sbrk_r>:
  408064:	b538      	push	{r3, r4, r5, lr}
  408066:	4c07      	ldr	r4, [pc, #28]	; (408084 <_sbrk_r+0x20>)
  408068:	2300      	movs	r3, #0
  40806a:	4605      	mov	r5, r0
  40806c:	4608      	mov	r0, r1
  40806e:	6023      	str	r3, [r4, #0]
  408070:	f7fb fd78 	bl	403b64 <_sbrk>
  408074:	1c43      	adds	r3, r0, #1
  408076:	d000      	beq.n	40807a <_sbrk_r+0x16>
  408078:	bd38      	pop	{r3, r4, r5, pc}
  40807a:	6823      	ldr	r3, [r4, #0]
  40807c:	2b00      	cmp	r3, #0
  40807e:	d0fb      	beq.n	408078 <_sbrk_r+0x14>
  408080:	602b      	str	r3, [r5, #0]
  408082:	bd38      	pop	{r3, r4, r5, pc}
  408084:	2000d7d0 	.word	0x2000d7d0

00408088 <strchr>:
  408088:	b2c9      	uxtb	r1, r1
  40808a:	2900      	cmp	r1, #0
  40808c:	d041      	beq.n	408112 <strchr+0x8a>
  40808e:	0782      	lsls	r2, r0, #30
  408090:	b4f0      	push	{r4, r5, r6, r7}
  408092:	d067      	beq.n	408164 <strchr+0xdc>
  408094:	7803      	ldrb	r3, [r0, #0]
  408096:	2b00      	cmp	r3, #0
  408098:	d068      	beq.n	40816c <strchr+0xe4>
  40809a:	4299      	cmp	r1, r3
  40809c:	d037      	beq.n	40810e <strchr+0x86>
  40809e:	1c43      	adds	r3, r0, #1
  4080a0:	e004      	b.n	4080ac <strchr+0x24>
  4080a2:	f813 0b01 	ldrb.w	r0, [r3], #1
  4080a6:	b390      	cbz	r0, 40810e <strchr+0x86>
  4080a8:	4281      	cmp	r1, r0
  4080aa:	d02f      	beq.n	40810c <strchr+0x84>
  4080ac:	079a      	lsls	r2, r3, #30
  4080ae:	461c      	mov	r4, r3
  4080b0:	d1f7      	bne.n	4080a2 <strchr+0x1a>
  4080b2:	6825      	ldr	r5, [r4, #0]
  4080b4:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  4080b8:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  4080bc:	ea83 0605 	eor.w	r6, r3, r5
  4080c0:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  4080c4:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4080c8:	ea20 0006 	bic.w	r0, r0, r6
  4080cc:	ea22 0205 	bic.w	r2, r2, r5
  4080d0:	4302      	orrs	r2, r0
  4080d2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4080d6:	d111      	bne.n	4080fc <strchr+0x74>
  4080d8:	4620      	mov	r0, r4
  4080da:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4080de:	ea83 0706 	eor.w	r7, r3, r6
  4080e2:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4080e6:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  4080ea:	ea25 0507 	bic.w	r5, r5, r7
  4080ee:	ea22 0206 	bic.w	r2, r2, r6
  4080f2:	432a      	orrs	r2, r5
  4080f4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4080f8:	d0ef      	beq.n	4080da <strchr+0x52>
  4080fa:	4604      	mov	r4, r0
  4080fc:	7820      	ldrb	r0, [r4, #0]
  4080fe:	b918      	cbnz	r0, 408108 <strchr+0x80>
  408100:	e005      	b.n	40810e <strchr+0x86>
  408102:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  408106:	b110      	cbz	r0, 40810e <strchr+0x86>
  408108:	4281      	cmp	r1, r0
  40810a:	d1fa      	bne.n	408102 <strchr+0x7a>
  40810c:	4620      	mov	r0, r4
  40810e:	bcf0      	pop	{r4, r5, r6, r7}
  408110:	4770      	bx	lr
  408112:	0783      	lsls	r3, r0, #30
  408114:	d024      	beq.n	408160 <strchr+0xd8>
  408116:	7803      	ldrb	r3, [r0, #0]
  408118:	2b00      	cmp	r3, #0
  40811a:	d0f9      	beq.n	408110 <strchr+0x88>
  40811c:	1c43      	adds	r3, r0, #1
  40811e:	e003      	b.n	408128 <strchr+0xa0>
  408120:	7802      	ldrb	r2, [r0, #0]
  408122:	3301      	adds	r3, #1
  408124:	2a00      	cmp	r2, #0
  408126:	d0f3      	beq.n	408110 <strchr+0x88>
  408128:	0799      	lsls	r1, r3, #30
  40812a:	4618      	mov	r0, r3
  40812c:	d1f8      	bne.n	408120 <strchr+0x98>
  40812e:	6819      	ldr	r1, [r3, #0]
  408130:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  408134:	ea22 0201 	bic.w	r2, r2, r1
  408138:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40813c:	d108      	bne.n	408150 <strchr+0xc8>
  40813e:	f853 1f04 	ldr.w	r1, [r3, #4]!
  408142:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  408146:	ea22 0201 	bic.w	r2, r2, r1
  40814a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40814e:	d0f6      	beq.n	40813e <strchr+0xb6>
  408150:	781a      	ldrb	r2, [r3, #0]
  408152:	4618      	mov	r0, r3
  408154:	b142      	cbz	r2, 408168 <strchr+0xe0>
  408156:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40815a:	2b00      	cmp	r3, #0
  40815c:	d1fb      	bne.n	408156 <strchr+0xce>
  40815e:	4770      	bx	lr
  408160:	4603      	mov	r3, r0
  408162:	e7e4      	b.n	40812e <strchr+0xa6>
  408164:	4604      	mov	r4, r0
  408166:	e7a4      	b.n	4080b2 <strchr+0x2a>
  408168:	4618      	mov	r0, r3
  40816a:	4770      	bx	lr
  40816c:	4618      	mov	r0, r3
  40816e:	e7ce      	b.n	40810e <strchr+0x86>

00408170 <__ssprint_r>:
  408170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408174:	6893      	ldr	r3, [r2, #8]
  408176:	b083      	sub	sp, #12
  408178:	4690      	mov	r8, r2
  40817a:	2b00      	cmp	r3, #0
  40817c:	d070      	beq.n	408260 <__ssprint_r+0xf0>
  40817e:	4682      	mov	sl, r0
  408180:	460c      	mov	r4, r1
  408182:	6817      	ldr	r7, [r2, #0]
  408184:	688d      	ldr	r5, [r1, #8]
  408186:	6808      	ldr	r0, [r1, #0]
  408188:	e042      	b.n	408210 <__ssprint_r+0xa0>
  40818a:	89a3      	ldrh	r3, [r4, #12]
  40818c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408190:	d02e      	beq.n	4081f0 <__ssprint_r+0x80>
  408192:	6965      	ldr	r5, [r4, #20]
  408194:	6921      	ldr	r1, [r4, #16]
  408196:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40819a:	eba0 0b01 	sub.w	fp, r0, r1
  40819e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4081a2:	f10b 0001 	add.w	r0, fp, #1
  4081a6:	106d      	asrs	r5, r5, #1
  4081a8:	4430      	add	r0, r6
  4081aa:	42a8      	cmp	r0, r5
  4081ac:	462a      	mov	r2, r5
  4081ae:	bf84      	itt	hi
  4081b0:	4605      	movhi	r5, r0
  4081b2:	462a      	movhi	r2, r5
  4081b4:	055b      	lsls	r3, r3, #21
  4081b6:	d538      	bpl.n	40822a <__ssprint_r+0xba>
  4081b8:	4611      	mov	r1, r2
  4081ba:	4650      	mov	r0, sl
  4081bc:	f7fe fe64 	bl	406e88 <_malloc_r>
  4081c0:	2800      	cmp	r0, #0
  4081c2:	d03c      	beq.n	40823e <__ssprint_r+0xce>
  4081c4:	465a      	mov	r2, fp
  4081c6:	6921      	ldr	r1, [r4, #16]
  4081c8:	9001      	str	r0, [sp, #4]
  4081ca:	f7ff f9a9 	bl	407520 <memcpy>
  4081ce:	89a2      	ldrh	r2, [r4, #12]
  4081d0:	9b01      	ldr	r3, [sp, #4]
  4081d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4081d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4081da:	81a2      	strh	r2, [r4, #12]
  4081dc:	eba5 020b 	sub.w	r2, r5, fp
  4081e0:	eb03 000b 	add.w	r0, r3, fp
  4081e4:	6165      	str	r5, [r4, #20]
  4081e6:	6123      	str	r3, [r4, #16]
  4081e8:	6020      	str	r0, [r4, #0]
  4081ea:	60a2      	str	r2, [r4, #8]
  4081ec:	4635      	mov	r5, r6
  4081ee:	46b3      	mov	fp, r6
  4081f0:	465a      	mov	r2, fp
  4081f2:	4649      	mov	r1, r9
  4081f4:	f7ff fa2e 	bl	407654 <memmove>
  4081f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4081fc:	68a2      	ldr	r2, [r4, #8]
  4081fe:	6820      	ldr	r0, [r4, #0]
  408200:	1b55      	subs	r5, r2, r5
  408202:	4458      	add	r0, fp
  408204:	1b9e      	subs	r6, r3, r6
  408206:	60a5      	str	r5, [r4, #8]
  408208:	6020      	str	r0, [r4, #0]
  40820a:	f8c8 6008 	str.w	r6, [r8, #8]
  40820e:	b33e      	cbz	r6, 408260 <__ssprint_r+0xf0>
  408210:	687e      	ldr	r6, [r7, #4]
  408212:	463b      	mov	r3, r7
  408214:	3708      	adds	r7, #8
  408216:	2e00      	cmp	r6, #0
  408218:	d0fa      	beq.n	408210 <__ssprint_r+0xa0>
  40821a:	42ae      	cmp	r6, r5
  40821c:	f8d3 9000 	ldr.w	r9, [r3]
  408220:	46ab      	mov	fp, r5
  408222:	d2b2      	bcs.n	40818a <__ssprint_r+0x1a>
  408224:	4635      	mov	r5, r6
  408226:	46b3      	mov	fp, r6
  408228:	e7e2      	b.n	4081f0 <__ssprint_r+0x80>
  40822a:	4650      	mov	r0, sl
  40822c:	f7ff fd74 	bl	407d18 <_realloc_r>
  408230:	4603      	mov	r3, r0
  408232:	2800      	cmp	r0, #0
  408234:	d1d2      	bne.n	4081dc <__ssprint_r+0x6c>
  408236:	6921      	ldr	r1, [r4, #16]
  408238:	4650      	mov	r0, sl
  40823a:	f7fe fd31 	bl	406ca0 <_free_r>
  40823e:	230c      	movs	r3, #12
  408240:	f8ca 3000 	str.w	r3, [sl]
  408244:	89a3      	ldrh	r3, [r4, #12]
  408246:	2200      	movs	r2, #0
  408248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40824c:	f04f 30ff 	mov.w	r0, #4294967295
  408250:	81a3      	strh	r3, [r4, #12]
  408252:	f8c8 2008 	str.w	r2, [r8, #8]
  408256:	f8c8 2004 	str.w	r2, [r8, #4]
  40825a:	b003      	add	sp, #12
  40825c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408260:	2000      	movs	r0, #0
  408262:	f8c8 0004 	str.w	r0, [r8, #4]
  408266:	b003      	add	sp, #12
  408268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040826c <__ascii_wctomb>:
  40826c:	b121      	cbz	r1, 408278 <__ascii_wctomb+0xc>
  40826e:	2aff      	cmp	r2, #255	; 0xff
  408270:	d804      	bhi.n	40827c <__ascii_wctomb+0x10>
  408272:	700a      	strb	r2, [r1, #0]
  408274:	2001      	movs	r0, #1
  408276:	4770      	bx	lr
  408278:	4608      	mov	r0, r1
  40827a:	4770      	bx	lr
  40827c:	238a      	movs	r3, #138	; 0x8a
  40827e:	6003      	str	r3, [r0, #0]
  408280:	f04f 30ff 	mov.w	r0, #4294967295
  408284:	4770      	bx	lr
  408286:	bf00      	nop

00408288 <__register_exitproc>:
  408288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40828c:	4c25      	ldr	r4, [pc, #148]	; (408324 <__register_exitproc+0x9c>)
  40828e:	6825      	ldr	r5, [r4, #0]
  408290:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408294:	4606      	mov	r6, r0
  408296:	4688      	mov	r8, r1
  408298:	4692      	mov	sl, r2
  40829a:	4699      	mov	r9, r3
  40829c:	b3c4      	cbz	r4, 408310 <__register_exitproc+0x88>
  40829e:	6860      	ldr	r0, [r4, #4]
  4082a0:	281f      	cmp	r0, #31
  4082a2:	dc17      	bgt.n	4082d4 <__register_exitproc+0x4c>
  4082a4:	1c43      	adds	r3, r0, #1
  4082a6:	b176      	cbz	r6, 4082c6 <__register_exitproc+0x3e>
  4082a8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4082ac:	2201      	movs	r2, #1
  4082ae:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4082b2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4082b6:	4082      	lsls	r2, r0
  4082b8:	4311      	orrs	r1, r2
  4082ba:	2e02      	cmp	r6, #2
  4082bc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4082c0:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4082c4:	d01e      	beq.n	408304 <__register_exitproc+0x7c>
  4082c6:	3002      	adds	r0, #2
  4082c8:	6063      	str	r3, [r4, #4]
  4082ca:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4082ce:	2000      	movs	r0, #0
  4082d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4082d4:	4b14      	ldr	r3, [pc, #80]	; (408328 <__register_exitproc+0xa0>)
  4082d6:	b303      	cbz	r3, 40831a <__register_exitproc+0x92>
  4082d8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4082dc:	f3af 8000 	nop.w
  4082e0:	4604      	mov	r4, r0
  4082e2:	b1d0      	cbz	r0, 40831a <__register_exitproc+0x92>
  4082e4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4082e8:	2700      	movs	r7, #0
  4082ea:	e880 0088 	stmia.w	r0, {r3, r7}
  4082ee:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4082f2:	4638      	mov	r0, r7
  4082f4:	2301      	movs	r3, #1
  4082f6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4082fa:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4082fe:	2e00      	cmp	r6, #0
  408300:	d0e1      	beq.n	4082c6 <__register_exitproc+0x3e>
  408302:	e7d1      	b.n	4082a8 <__register_exitproc+0x20>
  408304:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  408308:	430a      	orrs	r2, r1
  40830a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40830e:	e7da      	b.n	4082c6 <__register_exitproc+0x3e>
  408310:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  408314:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408318:	e7c1      	b.n	40829e <__register_exitproc+0x16>
  40831a:	f04f 30ff 	mov.w	r0, #4294967295
  40831e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408322:	bf00      	nop
  408324:	00409a30 	.word	0x00409a30
  408328:	00000000 	.word	0x00000000

0040832c <_calloc_r>:
  40832c:	b510      	push	{r4, lr}
  40832e:	fb02 f101 	mul.w	r1, r2, r1
  408332:	f7fe fda9 	bl	406e88 <_malloc_r>
  408336:	4604      	mov	r4, r0
  408338:	b1d8      	cbz	r0, 408372 <_calloc_r+0x46>
  40833a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40833e:	f022 0203 	bic.w	r2, r2, #3
  408342:	3a04      	subs	r2, #4
  408344:	2a24      	cmp	r2, #36	; 0x24
  408346:	d818      	bhi.n	40837a <_calloc_r+0x4e>
  408348:	2a13      	cmp	r2, #19
  40834a:	d914      	bls.n	408376 <_calloc_r+0x4a>
  40834c:	2300      	movs	r3, #0
  40834e:	2a1b      	cmp	r2, #27
  408350:	6003      	str	r3, [r0, #0]
  408352:	6043      	str	r3, [r0, #4]
  408354:	d916      	bls.n	408384 <_calloc_r+0x58>
  408356:	2a24      	cmp	r2, #36	; 0x24
  408358:	6083      	str	r3, [r0, #8]
  40835a:	60c3      	str	r3, [r0, #12]
  40835c:	bf11      	iteee	ne
  40835e:	f100 0210 	addne.w	r2, r0, #16
  408362:	6103      	streq	r3, [r0, #16]
  408364:	6143      	streq	r3, [r0, #20]
  408366:	f100 0218 	addeq.w	r2, r0, #24
  40836a:	2300      	movs	r3, #0
  40836c:	6013      	str	r3, [r2, #0]
  40836e:	6053      	str	r3, [r2, #4]
  408370:	6093      	str	r3, [r2, #8]
  408372:	4620      	mov	r0, r4
  408374:	bd10      	pop	{r4, pc}
  408376:	4602      	mov	r2, r0
  408378:	e7f7      	b.n	40836a <_calloc_r+0x3e>
  40837a:	2100      	movs	r1, #0
  40837c:	f7fb fedc 	bl	404138 <memset>
  408380:	4620      	mov	r0, r4
  408382:	bd10      	pop	{r4, pc}
  408384:	f100 0208 	add.w	r2, r0, #8
  408388:	e7ef      	b.n	40836a <_calloc_r+0x3e>
  40838a:	bf00      	nop

0040838c <__aeabi_drsub>:
  40838c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408390:	e002      	b.n	408398 <__adddf3>
  408392:	bf00      	nop

00408394 <__aeabi_dsub>:
  408394:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408398 <__adddf3>:
  408398:	b530      	push	{r4, r5, lr}
  40839a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40839e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4083a2:	ea94 0f05 	teq	r4, r5
  4083a6:	bf08      	it	eq
  4083a8:	ea90 0f02 	teqeq	r0, r2
  4083ac:	bf1f      	itttt	ne
  4083ae:	ea54 0c00 	orrsne.w	ip, r4, r0
  4083b2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4083b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4083ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4083be:	f000 80e2 	beq.w	408586 <__adddf3+0x1ee>
  4083c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4083c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4083ca:	bfb8      	it	lt
  4083cc:	426d      	neglt	r5, r5
  4083ce:	dd0c      	ble.n	4083ea <__adddf3+0x52>
  4083d0:	442c      	add	r4, r5
  4083d2:	ea80 0202 	eor.w	r2, r0, r2
  4083d6:	ea81 0303 	eor.w	r3, r1, r3
  4083da:	ea82 0000 	eor.w	r0, r2, r0
  4083de:	ea83 0101 	eor.w	r1, r3, r1
  4083e2:	ea80 0202 	eor.w	r2, r0, r2
  4083e6:	ea81 0303 	eor.w	r3, r1, r3
  4083ea:	2d36      	cmp	r5, #54	; 0x36
  4083ec:	bf88      	it	hi
  4083ee:	bd30      	pophi	{r4, r5, pc}
  4083f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4083f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4083f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4083fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  408400:	d002      	beq.n	408408 <__adddf3+0x70>
  408402:	4240      	negs	r0, r0
  408404:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408408:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40840c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408410:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408414:	d002      	beq.n	40841c <__adddf3+0x84>
  408416:	4252      	negs	r2, r2
  408418:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40841c:	ea94 0f05 	teq	r4, r5
  408420:	f000 80a7 	beq.w	408572 <__adddf3+0x1da>
  408424:	f1a4 0401 	sub.w	r4, r4, #1
  408428:	f1d5 0e20 	rsbs	lr, r5, #32
  40842c:	db0d      	blt.n	40844a <__adddf3+0xb2>
  40842e:	fa02 fc0e 	lsl.w	ip, r2, lr
  408432:	fa22 f205 	lsr.w	r2, r2, r5
  408436:	1880      	adds	r0, r0, r2
  408438:	f141 0100 	adc.w	r1, r1, #0
  40843c:	fa03 f20e 	lsl.w	r2, r3, lr
  408440:	1880      	adds	r0, r0, r2
  408442:	fa43 f305 	asr.w	r3, r3, r5
  408446:	4159      	adcs	r1, r3
  408448:	e00e      	b.n	408468 <__adddf3+0xd0>
  40844a:	f1a5 0520 	sub.w	r5, r5, #32
  40844e:	f10e 0e20 	add.w	lr, lr, #32
  408452:	2a01      	cmp	r2, #1
  408454:	fa03 fc0e 	lsl.w	ip, r3, lr
  408458:	bf28      	it	cs
  40845a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40845e:	fa43 f305 	asr.w	r3, r3, r5
  408462:	18c0      	adds	r0, r0, r3
  408464:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40846c:	d507      	bpl.n	40847e <__adddf3+0xe6>
  40846e:	f04f 0e00 	mov.w	lr, #0
  408472:	f1dc 0c00 	rsbs	ip, ip, #0
  408476:	eb7e 0000 	sbcs.w	r0, lr, r0
  40847a:	eb6e 0101 	sbc.w	r1, lr, r1
  40847e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408482:	d31b      	bcc.n	4084bc <__adddf3+0x124>
  408484:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408488:	d30c      	bcc.n	4084a4 <__adddf3+0x10c>
  40848a:	0849      	lsrs	r1, r1, #1
  40848c:	ea5f 0030 	movs.w	r0, r0, rrx
  408490:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408494:	f104 0401 	add.w	r4, r4, #1
  408498:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40849c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4084a0:	f080 809a 	bcs.w	4085d8 <__adddf3+0x240>
  4084a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4084a8:	bf08      	it	eq
  4084aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4084ae:	f150 0000 	adcs.w	r0, r0, #0
  4084b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4084b6:	ea41 0105 	orr.w	r1, r1, r5
  4084ba:	bd30      	pop	{r4, r5, pc}
  4084bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4084c0:	4140      	adcs	r0, r0
  4084c2:	eb41 0101 	adc.w	r1, r1, r1
  4084c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4084ca:	f1a4 0401 	sub.w	r4, r4, #1
  4084ce:	d1e9      	bne.n	4084a4 <__adddf3+0x10c>
  4084d0:	f091 0f00 	teq	r1, #0
  4084d4:	bf04      	itt	eq
  4084d6:	4601      	moveq	r1, r0
  4084d8:	2000      	moveq	r0, #0
  4084da:	fab1 f381 	clz	r3, r1
  4084de:	bf08      	it	eq
  4084e0:	3320      	addeq	r3, #32
  4084e2:	f1a3 030b 	sub.w	r3, r3, #11
  4084e6:	f1b3 0220 	subs.w	r2, r3, #32
  4084ea:	da0c      	bge.n	408506 <__adddf3+0x16e>
  4084ec:	320c      	adds	r2, #12
  4084ee:	dd08      	ble.n	408502 <__adddf3+0x16a>
  4084f0:	f102 0c14 	add.w	ip, r2, #20
  4084f4:	f1c2 020c 	rsb	r2, r2, #12
  4084f8:	fa01 f00c 	lsl.w	r0, r1, ip
  4084fc:	fa21 f102 	lsr.w	r1, r1, r2
  408500:	e00c      	b.n	40851c <__adddf3+0x184>
  408502:	f102 0214 	add.w	r2, r2, #20
  408506:	bfd8      	it	le
  408508:	f1c2 0c20 	rsble	ip, r2, #32
  40850c:	fa01 f102 	lsl.w	r1, r1, r2
  408510:	fa20 fc0c 	lsr.w	ip, r0, ip
  408514:	bfdc      	itt	le
  408516:	ea41 010c 	orrle.w	r1, r1, ip
  40851a:	4090      	lslle	r0, r2
  40851c:	1ae4      	subs	r4, r4, r3
  40851e:	bfa2      	ittt	ge
  408520:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408524:	4329      	orrge	r1, r5
  408526:	bd30      	popge	{r4, r5, pc}
  408528:	ea6f 0404 	mvn.w	r4, r4
  40852c:	3c1f      	subs	r4, #31
  40852e:	da1c      	bge.n	40856a <__adddf3+0x1d2>
  408530:	340c      	adds	r4, #12
  408532:	dc0e      	bgt.n	408552 <__adddf3+0x1ba>
  408534:	f104 0414 	add.w	r4, r4, #20
  408538:	f1c4 0220 	rsb	r2, r4, #32
  40853c:	fa20 f004 	lsr.w	r0, r0, r4
  408540:	fa01 f302 	lsl.w	r3, r1, r2
  408544:	ea40 0003 	orr.w	r0, r0, r3
  408548:	fa21 f304 	lsr.w	r3, r1, r4
  40854c:	ea45 0103 	orr.w	r1, r5, r3
  408550:	bd30      	pop	{r4, r5, pc}
  408552:	f1c4 040c 	rsb	r4, r4, #12
  408556:	f1c4 0220 	rsb	r2, r4, #32
  40855a:	fa20 f002 	lsr.w	r0, r0, r2
  40855e:	fa01 f304 	lsl.w	r3, r1, r4
  408562:	ea40 0003 	orr.w	r0, r0, r3
  408566:	4629      	mov	r1, r5
  408568:	bd30      	pop	{r4, r5, pc}
  40856a:	fa21 f004 	lsr.w	r0, r1, r4
  40856e:	4629      	mov	r1, r5
  408570:	bd30      	pop	{r4, r5, pc}
  408572:	f094 0f00 	teq	r4, #0
  408576:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40857a:	bf06      	itte	eq
  40857c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408580:	3401      	addeq	r4, #1
  408582:	3d01      	subne	r5, #1
  408584:	e74e      	b.n	408424 <__adddf3+0x8c>
  408586:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40858a:	bf18      	it	ne
  40858c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408590:	d029      	beq.n	4085e6 <__adddf3+0x24e>
  408592:	ea94 0f05 	teq	r4, r5
  408596:	bf08      	it	eq
  408598:	ea90 0f02 	teqeq	r0, r2
  40859c:	d005      	beq.n	4085aa <__adddf3+0x212>
  40859e:	ea54 0c00 	orrs.w	ip, r4, r0
  4085a2:	bf04      	itt	eq
  4085a4:	4619      	moveq	r1, r3
  4085a6:	4610      	moveq	r0, r2
  4085a8:	bd30      	pop	{r4, r5, pc}
  4085aa:	ea91 0f03 	teq	r1, r3
  4085ae:	bf1e      	ittt	ne
  4085b0:	2100      	movne	r1, #0
  4085b2:	2000      	movne	r0, #0
  4085b4:	bd30      	popne	{r4, r5, pc}
  4085b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4085ba:	d105      	bne.n	4085c8 <__adddf3+0x230>
  4085bc:	0040      	lsls	r0, r0, #1
  4085be:	4149      	adcs	r1, r1
  4085c0:	bf28      	it	cs
  4085c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4085c6:	bd30      	pop	{r4, r5, pc}
  4085c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4085cc:	bf3c      	itt	cc
  4085ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4085d2:	bd30      	popcc	{r4, r5, pc}
  4085d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4085d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4085dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4085e0:	f04f 0000 	mov.w	r0, #0
  4085e4:	bd30      	pop	{r4, r5, pc}
  4085e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4085ea:	bf1a      	itte	ne
  4085ec:	4619      	movne	r1, r3
  4085ee:	4610      	movne	r0, r2
  4085f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4085f4:	bf1c      	itt	ne
  4085f6:	460b      	movne	r3, r1
  4085f8:	4602      	movne	r2, r0
  4085fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4085fe:	bf06      	itte	eq
  408600:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408604:	ea91 0f03 	teqeq	r1, r3
  408608:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40860c:	bd30      	pop	{r4, r5, pc}
  40860e:	bf00      	nop

00408610 <__aeabi_ui2d>:
  408610:	f090 0f00 	teq	r0, #0
  408614:	bf04      	itt	eq
  408616:	2100      	moveq	r1, #0
  408618:	4770      	bxeq	lr
  40861a:	b530      	push	{r4, r5, lr}
  40861c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408620:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408624:	f04f 0500 	mov.w	r5, #0
  408628:	f04f 0100 	mov.w	r1, #0
  40862c:	e750      	b.n	4084d0 <__adddf3+0x138>
  40862e:	bf00      	nop

00408630 <__aeabi_i2d>:
  408630:	f090 0f00 	teq	r0, #0
  408634:	bf04      	itt	eq
  408636:	2100      	moveq	r1, #0
  408638:	4770      	bxeq	lr
  40863a:	b530      	push	{r4, r5, lr}
  40863c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408640:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408644:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408648:	bf48      	it	mi
  40864a:	4240      	negmi	r0, r0
  40864c:	f04f 0100 	mov.w	r1, #0
  408650:	e73e      	b.n	4084d0 <__adddf3+0x138>
  408652:	bf00      	nop

00408654 <__aeabi_f2d>:
  408654:	0042      	lsls	r2, r0, #1
  408656:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40865a:	ea4f 0131 	mov.w	r1, r1, rrx
  40865e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408662:	bf1f      	itttt	ne
  408664:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408668:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40866c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408670:	4770      	bxne	lr
  408672:	f092 0f00 	teq	r2, #0
  408676:	bf14      	ite	ne
  408678:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40867c:	4770      	bxeq	lr
  40867e:	b530      	push	{r4, r5, lr}
  408680:	f44f 7460 	mov.w	r4, #896	; 0x380
  408684:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408688:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40868c:	e720      	b.n	4084d0 <__adddf3+0x138>
  40868e:	bf00      	nop

00408690 <__aeabi_ul2d>:
  408690:	ea50 0201 	orrs.w	r2, r0, r1
  408694:	bf08      	it	eq
  408696:	4770      	bxeq	lr
  408698:	b530      	push	{r4, r5, lr}
  40869a:	f04f 0500 	mov.w	r5, #0
  40869e:	e00a      	b.n	4086b6 <__aeabi_l2d+0x16>

004086a0 <__aeabi_l2d>:
  4086a0:	ea50 0201 	orrs.w	r2, r0, r1
  4086a4:	bf08      	it	eq
  4086a6:	4770      	bxeq	lr
  4086a8:	b530      	push	{r4, r5, lr}
  4086aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4086ae:	d502      	bpl.n	4086b6 <__aeabi_l2d+0x16>
  4086b0:	4240      	negs	r0, r0
  4086b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4086b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4086ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4086be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4086c2:	f43f aedc 	beq.w	40847e <__adddf3+0xe6>
  4086c6:	f04f 0203 	mov.w	r2, #3
  4086ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4086ce:	bf18      	it	ne
  4086d0:	3203      	addne	r2, #3
  4086d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4086d6:	bf18      	it	ne
  4086d8:	3203      	addne	r2, #3
  4086da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4086de:	f1c2 0320 	rsb	r3, r2, #32
  4086e2:	fa00 fc03 	lsl.w	ip, r0, r3
  4086e6:	fa20 f002 	lsr.w	r0, r0, r2
  4086ea:	fa01 fe03 	lsl.w	lr, r1, r3
  4086ee:	ea40 000e 	orr.w	r0, r0, lr
  4086f2:	fa21 f102 	lsr.w	r1, r1, r2
  4086f6:	4414      	add	r4, r2
  4086f8:	e6c1      	b.n	40847e <__adddf3+0xe6>
  4086fa:	bf00      	nop

004086fc <__aeabi_dmul>:
  4086fc:	b570      	push	{r4, r5, r6, lr}
  4086fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408702:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408706:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40870a:	bf1d      	ittte	ne
  40870c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408710:	ea94 0f0c 	teqne	r4, ip
  408714:	ea95 0f0c 	teqne	r5, ip
  408718:	f000 f8de 	bleq	4088d8 <__aeabi_dmul+0x1dc>
  40871c:	442c      	add	r4, r5
  40871e:	ea81 0603 	eor.w	r6, r1, r3
  408722:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408726:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40872a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40872e:	bf18      	it	ne
  408730:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408738:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40873c:	d038      	beq.n	4087b0 <__aeabi_dmul+0xb4>
  40873e:	fba0 ce02 	umull	ip, lr, r0, r2
  408742:	f04f 0500 	mov.w	r5, #0
  408746:	fbe1 e502 	umlal	lr, r5, r1, r2
  40874a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40874e:	fbe0 e503 	umlal	lr, r5, r0, r3
  408752:	f04f 0600 	mov.w	r6, #0
  408756:	fbe1 5603 	umlal	r5, r6, r1, r3
  40875a:	f09c 0f00 	teq	ip, #0
  40875e:	bf18      	it	ne
  408760:	f04e 0e01 	orrne.w	lr, lr, #1
  408764:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408768:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40876c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408770:	d204      	bcs.n	40877c <__aeabi_dmul+0x80>
  408772:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408776:	416d      	adcs	r5, r5
  408778:	eb46 0606 	adc.w	r6, r6, r6
  40877c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408780:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408784:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408788:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40878c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408790:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408794:	bf88      	it	hi
  408796:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40879a:	d81e      	bhi.n	4087da <__aeabi_dmul+0xde>
  40879c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4087a0:	bf08      	it	eq
  4087a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4087a6:	f150 0000 	adcs.w	r0, r0, #0
  4087aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4087ae:	bd70      	pop	{r4, r5, r6, pc}
  4087b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4087b4:	ea46 0101 	orr.w	r1, r6, r1
  4087b8:	ea40 0002 	orr.w	r0, r0, r2
  4087bc:	ea81 0103 	eor.w	r1, r1, r3
  4087c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4087c4:	bfc2      	ittt	gt
  4087c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4087ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4087ce:	bd70      	popgt	{r4, r5, r6, pc}
  4087d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4087d4:	f04f 0e00 	mov.w	lr, #0
  4087d8:	3c01      	subs	r4, #1
  4087da:	f300 80ab 	bgt.w	408934 <__aeabi_dmul+0x238>
  4087de:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4087e2:	bfde      	ittt	le
  4087e4:	2000      	movle	r0, #0
  4087e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4087ea:	bd70      	pople	{r4, r5, r6, pc}
  4087ec:	f1c4 0400 	rsb	r4, r4, #0
  4087f0:	3c20      	subs	r4, #32
  4087f2:	da35      	bge.n	408860 <__aeabi_dmul+0x164>
  4087f4:	340c      	adds	r4, #12
  4087f6:	dc1b      	bgt.n	408830 <__aeabi_dmul+0x134>
  4087f8:	f104 0414 	add.w	r4, r4, #20
  4087fc:	f1c4 0520 	rsb	r5, r4, #32
  408800:	fa00 f305 	lsl.w	r3, r0, r5
  408804:	fa20 f004 	lsr.w	r0, r0, r4
  408808:	fa01 f205 	lsl.w	r2, r1, r5
  40880c:	ea40 0002 	orr.w	r0, r0, r2
  408810:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408814:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40881c:	fa21 f604 	lsr.w	r6, r1, r4
  408820:	eb42 0106 	adc.w	r1, r2, r6
  408824:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408828:	bf08      	it	eq
  40882a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40882e:	bd70      	pop	{r4, r5, r6, pc}
  408830:	f1c4 040c 	rsb	r4, r4, #12
  408834:	f1c4 0520 	rsb	r5, r4, #32
  408838:	fa00 f304 	lsl.w	r3, r0, r4
  40883c:	fa20 f005 	lsr.w	r0, r0, r5
  408840:	fa01 f204 	lsl.w	r2, r1, r4
  408844:	ea40 0002 	orr.w	r0, r0, r2
  408848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40884c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408850:	f141 0100 	adc.w	r1, r1, #0
  408854:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408858:	bf08      	it	eq
  40885a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40885e:	bd70      	pop	{r4, r5, r6, pc}
  408860:	f1c4 0520 	rsb	r5, r4, #32
  408864:	fa00 f205 	lsl.w	r2, r0, r5
  408868:	ea4e 0e02 	orr.w	lr, lr, r2
  40886c:	fa20 f304 	lsr.w	r3, r0, r4
  408870:	fa01 f205 	lsl.w	r2, r1, r5
  408874:	ea43 0302 	orr.w	r3, r3, r2
  408878:	fa21 f004 	lsr.w	r0, r1, r4
  40887c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408880:	fa21 f204 	lsr.w	r2, r1, r4
  408884:	ea20 0002 	bic.w	r0, r0, r2
  408888:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40888c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408890:	bf08      	it	eq
  408892:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408896:	bd70      	pop	{r4, r5, r6, pc}
  408898:	f094 0f00 	teq	r4, #0
  40889c:	d10f      	bne.n	4088be <__aeabi_dmul+0x1c2>
  40889e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4088a2:	0040      	lsls	r0, r0, #1
  4088a4:	eb41 0101 	adc.w	r1, r1, r1
  4088a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4088ac:	bf08      	it	eq
  4088ae:	3c01      	subeq	r4, #1
  4088b0:	d0f7      	beq.n	4088a2 <__aeabi_dmul+0x1a6>
  4088b2:	ea41 0106 	orr.w	r1, r1, r6
  4088b6:	f095 0f00 	teq	r5, #0
  4088ba:	bf18      	it	ne
  4088bc:	4770      	bxne	lr
  4088be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4088c2:	0052      	lsls	r2, r2, #1
  4088c4:	eb43 0303 	adc.w	r3, r3, r3
  4088c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4088cc:	bf08      	it	eq
  4088ce:	3d01      	subeq	r5, #1
  4088d0:	d0f7      	beq.n	4088c2 <__aeabi_dmul+0x1c6>
  4088d2:	ea43 0306 	orr.w	r3, r3, r6
  4088d6:	4770      	bx	lr
  4088d8:	ea94 0f0c 	teq	r4, ip
  4088dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4088e0:	bf18      	it	ne
  4088e2:	ea95 0f0c 	teqne	r5, ip
  4088e6:	d00c      	beq.n	408902 <__aeabi_dmul+0x206>
  4088e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4088ec:	bf18      	it	ne
  4088ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4088f2:	d1d1      	bne.n	408898 <__aeabi_dmul+0x19c>
  4088f4:	ea81 0103 	eor.w	r1, r1, r3
  4088f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4088fc:	f04f 0000 	mov.w	r0, #0
  408900:	bd70      	pop	{r4, r5, r6, pc}
  408902:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408906:	bf06      	itte	eq
  408908:	4610      	moveq	r0, r2
  40890a:	4619      	moveq	r1, r3
  40890c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408910:	d019      	beq.n	408946 <__aeabi_dmul+0x24a>
  408912:	ea94 0f0c 	teq	r4, ip
  408916:	d102      	bne.n	40891e <__aeabi_dmul+0x222>
  408918:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40891c:	d113      	bne.n	408946 <__aeabi_dmul+0x24a>
  40891e:	ea95 0f0c 	teq	r5, ip
  408922:	d105      	bne.n	408930 <__aeabi_dmul+0x234>
  408924:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408928:	bf1c      	itt	ne
  40892a:	4610      	movne	r0, r2
  40892c:	4619      	movne	r1, r3
  40892e:	d10a      	bne.n	408946 <__aeabi_dmul+0x24a>
  408930:	ea81 0103 	eor.w	r1, r1, r3
  408934:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408938:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40893c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408940:	f04f 0000 	mov.w	r0, #0
  408944:	bd70      	pop	{r4, r5, r6, pc}
  408946:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40894a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40894e:	bd70      	pop	{r4, r5, r6, pc}

00408950 <__aeabi_ddiv>:
  408950:	b570      	push	{r4, r5, r6, lr}
  408952:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408956:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40895a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40895e:	bf1d      	ittte	ne
  408960:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408964:	ea94 0f0c 	teqne	r4, ip
  408968:	ea95 0f0c 	teqne	r5, ip
  40896c:	f000 f8a7 	bleq	408abe <__aeabi_ddiv+0x16e>
  408970:	eba4 0405 	sub.w	r4, r4, r5
  408974:	ea81 0e03 	eor.w	lr, r1, r3
  408978:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40897c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408980:	f000 8088 	beq.w	408a94 <__aeabi_ddiv+0x144>
  408984:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408988:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40898c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408990:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408994:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408998:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40899c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4089a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4089a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4089a8:	429d      	cmp	r5, r3
  4089aa:	bf08      	it	eq
  4089ac:	4296      	cmpeq	r6, r2
  4089ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4089b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4089b6:	d202      	bcs.n	4089be <__aeabi_ddiv+0x6e>
  4089b8:	085b      	lsrs	r3, r3, #1
  4089ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4089be:	1ab6      	subs	r6, r6, r2
  4089c0:	eb65 0503 	sbc.w	r5, r5, r3
  4089c4:	085b      	lsrs	r3, r3, #1
  4089c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4089ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4089ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4089d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4089d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089da:	bf22      	ittt	cs
  4089dc:	1ab6      	subcs	r6, r6, r2
  4089de:	4675      	movcs	r5, lr
  4089e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4089e4:	085b      	lsrs	r3, r3, #1
  4089e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4089ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4089ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4089f2:	bf22      	ittt	cs
  4089f4:	1ab6      	subcs	r6, r6, r2
  4089f6:	4675      	movcs	r5, lr
  4089f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4089fc:	085b      	lsrs	r3, r3, #1
  4089fe:	ea4f 0232 	mov.w	r2, r2, rrx
  408a02:	ebb6 0e02 	subs.w	lr, r6, r2
  408a06:	eb75 0e03 	sbcs.w	lr, r5, r3
  408a0a:	bf22      	ittt	cs
  408a0c:	1ab6      	subcs	r6, r6, r2
  408a0e:	4675      	movcs	r5, lr
  408a10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408a14:	085b      	lsrs	r3, r3, #1
  408a16:	ea4f 0232 	mov.w	r2, r2, rrx
  408a1a:	ebb6 0e02 	subs.w	lr, r6, r2
  408a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408a22:	bf22      	ittt	cs
  408a24:	1ab6      	subcs	r6, r6, r2
  408a26:	4675      	movcs	r5, lr
  408a28:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408a2c:	ea55 0e06 	orrs.w	lr, r5, r6
  408a30:	d018      	beq.n	408a64 <__aeabi_ddiv+0x114>
  408a32:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408a36:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408a3a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408a3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408a42:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408a46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408a4a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408a4e:	d1c0      	bne.n	4089d2 <__aeabi_ddiv+0x82>
  408a50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a54:	d10b      	bne.n	408a6e <__aeabi_ddiv+0x11e>
  408a56:	ea41 0100 	orr.w	r1, r1, r0
  408a5a:	f04f 0000 	mov.w	r0, #0
  408a5e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408a62:	e7b6      	b.n	4089d2 <__aeabi_ddiv+0x82>
  408a64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408a68:	bf04      	itt	eq
  408a6a:	4301      	orreq	r1, r0
  408a6c:	2000      	moveq	r0, #0
  408a6e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408a72:	bf88      	it	hi
  408a74:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408a78:	f63f aeaf 	bhi.w	4087da <__aeabi_dmul+0xde>
  408a7c:	ebb5 0c03 	subs.w	ip, r5, r3
  408a80:	bf04      	itt	eq
  408a82:	ebb6 0c02 	subseq.w	ip, r6, r2
  408a86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408a8a:	f150 0000 	adcs.w	r0, r0, #0
  408a8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408a92:	bd70      	pop	{r4, r5, r6, pc}
  408a94:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408a98:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408a9c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408aa0:	bfc2      	ittt	gt
  408aa2:	ebd4 050c 	rsbsgt	r5, r4, ip
  408aa6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408aaa:	bd70      	popgt	{r4, r5, r6, pc}
  408aac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ab0:	f04f 0e00 	mov.w	lr, #0
  408ab4:	3c01      	subs	r4, #1
  408ab6:	e690      	b.n	4087da <__aeabi_dmul+0xde>
  408ab8:	ea45 0e06 	orr.w	lr, r5, r6
  408abc:	e68d      	b.n	4087da <__aeabi_dmul+0xde>
  408abe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408ac2:	ea94 0f0c 	teq	r4, ip
  408ac6:	bf08      	it	eq
  408ac8:	ea95 0f0c 	teqeq	r5, ip
  408acc:	f43f af3b 	beq.w	408946 <__aeabi_dmul+0x24a>
  408ad0:	ea94 0f0c 	teq	r4, ip
  408ad4:	d10a      	bne.n	408aec <__aeabi_ddiv+0x19c>
  408ad6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408ada:	f47f af34 	bne.w	408946 <__aeabi_dmul+0x24a>
  408ade:	ea95 0f0c 	teq	r5, ip
  408ae2:	f47f af25 	bne.w	408930 <__aeabi_dmul+0x234>
  408ae6:	4610      	mov	r0, r2
  408ae8:	4619      	mov	r1, r3
  408aea:	e72c      	b.n	408946 <__aeabi_dmul+0x24a>
  408aec:	ea95 0f0c 	teq	r5, ip
  408af0:	d106      	bne.n	408b00 <__aeabi_ddiv+0x1b0>
  408af2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408af6:	f43f aefd 	beq.w	4088f4 <__aeabi_dmul+0x1f8>
  408afa:	4610      	mov	r0, r2
  408afc:	4619      	mov	r1, r3
  408afe:	e722      	b.n	408946 <__aeabi_dmul+0x24a>
  408b00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408b04:	bf18      	it	ne
  408b06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408b0a:	f47f aec5 	bne.w	408898 <__aeabi_dmul+0x19c>
  408b0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408b12:	f47f af0d 	bne.w	408930 <__aeabi_dmul+0x234>
  408b16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408b1a:	f47f aeeb 	bne.w	4088f4 <__aeabi_dmul+0x1f8>
  408b1e:	e712      	b.n	408946 <__aeabi_dmul+0x24a>

00408b20 <__gedf2>:
  408b20:	f04f 3cff 	mov.w	ip, #4294967295
  408b24:	e006      	b.n	408b34 <__cmpdf2+0x4>
  408b26:	bf00      	nop

00408b28 <__ledf2>:
  408b28:	f04f 0c01 	mov.w	ip, #1
  408b2c:	e002      	b.n	408b34 <__cmpdf2+0x4>
  408b2e:	bf00      	nop

00408b30 <__cmpdf2>:
  408b30:	f04f 0c01 	mov.w	ip, #1
  408b34:	f84d cd04 	str.w	ip, [sp, #-4]!
  408b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b44:	bf18      	it	ne
  408b46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408b4a:	d01b      	beq.n	408b84 <__cmpdf2+0x54>
  408b4c:	b001      	add	sp, #4
  408b4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408b52:	bf0c      	ite	eq
  408b54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408b58:	ea91 0f03 	teqne	r1, r3
  408b5c:	bf02      	ittt	eq
  408b5e:	ea90 0f02 	teqeq	r0, r2
  408b62:	2000      	moveq	r0, #0
  408b64:	4770      	bxeq	lr
  408b66:	f110 0f00 	cmn.w	r0, #0
  408b6a:	ea91 0f03 	teq	r1, r3
  408b6e:	bf58      	it	pl
  408b70:	4299      	cmppl	r1, r3
  408b72:	bf08      	it	eq
  408b74:	4290      	cmpeq	r0, r2
  408b76:	bf2c      	ite	cs
  408b78:	17d8      	asrcs	r0, r3, #31
  408b7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408b7e:	f040 0001 	orr.w	r0, r0, #1
  408b82:	4770      	bx	lr
  408b84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b8c:	d102      	bne.n	408b94 <__cmpdf2+0x64>
  408b8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408b92:	d107      	bne.n	408ba4 <__cmpdf2+0x74>
  408b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b9c:	d1d6      	bne.n	408b4c <__cmpdf2+0x1c>
  408b9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408ba2:	d0d3      	beq.n	408b4c <__cmpdf2+0x1c>
  408ba4:	f85d 0b04 	ldr.w	r0, [sp], #4
  408ba8:	4770      	bx	lr
  408baa:	bf00      	nop

00408bac <__aeabi_cdrcmple>:
  408bac:	4684      	mov	ip, r0
  408bae:	4610      	mov	r0, r2
  408bb0:	4662      	mov	r2, ip
  408bb2:	468c      	mov	ip, r1
  408bb4:	4619      	mov	r1, r3
  408bb6:	4663      	mov	r3, ip
  408bb8:	e000      	b.n	408bbc <__aeabi_cdcmpeq>
  408bba:	bf00      	nop

00408bbc <__aeabi_cdcmpeq>:
  408bbc:	b501      	push	{r0, lr}
  408bbe:	f7ff ffb7 	bl	408b30 <__cmpdf2>
  408bc2:	2800      	cmp	r0, #0
  408bc4:	bf48      	it	mi
  408bc6:	f110 0f00 	cmnmi.w	r0, #0
  408bca:	bd01      	pop	{r0, pc}

00408bcc <__aeabi_dcmpeq>:
  408bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bd0:	f7ff fff4 	bl	408bbc <__aeabi_cdcmpeq>
  408bd4:	bf0c      	ite	eq
  408bd6:	2001      	moveq	r0, #1
  408bd8:	2000      	movne	r0, #0
  408bda:	f85d fb08 	ldr.w	pc, [sp], #8
  408bde:	bf00      	nop

00408be0 <__aeabi_dcmplt>:
  408be0:	f84d ed08 	str.w	lr, [sp, #-8]!
  408be4:	f7ff ffea 	bl	408bbc <__aeabi_cdcmpeq>
  408be8:	bf34      	ite	cc
  408bea:	2001      	movcc	r0, #1
  408bec:	2000      	movcs	r0, #0
  408bee:	f85d fb08 	ldr.w	pc, [sp], #8
  408bf2:	bf00      	nop

00408bf4 <__aeabi_dcmple>:
  408bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bf8:	f7ff ffe0 	bl	408bbc <__aeabi_cdcmpeq>
  408bfc:	bf94      	ite	ls
  408bfe:	2001      	movls	r0, #1
  408c00:	2000      	movhi	r0, #0
  408c02:	f85d fb08 	ldr.w	pc, [sp], #8
  408c06:	bf00      	nop

00408c08 <__aeabi_dcmpge>:
  408c08:	f84d ed08 	str.w	lr, [sp, #-8]!
  408c0c:	f7ff ffce 	bl	408bac <__aeabi_cdrcmple>
  408c10:	bf94      	ite	ls
  408c12:	2001      	movls	r0, #1
  408c14:	2000      	movhi	r0, #0
  408c16:	f85d fb08 	ldr.w	pc, [sp], #8
  408c1a:	bf00      	nop

00408c1c <__aeabi_dcmpgt>:
  408c1c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408c20:	f7ff ffc4 	bl	408bac <__aeabi_cdrcmple>
  408c24:	bf34      	ite	cc
  408c26:	2001      	movcc	r0, #1
  408c28:	2000      	movcs	r0, #0
  408c2a:	f85d fb08 	ldr.w	pc, [sp], #8
  408c2e:	bf00      	nop

00408c30 <__aeabi_dcmpun>:
  408c30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408c34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408c38:	d102      	bne.n	408c40 <__aeabi_dcmpun+0x10>
  408c3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408c3e:	d10a      	bne.n	408c56 <__aeabi_dcmpun+0x26>
  408c40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408c44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408c48:	d102      	bne.n	408c50 <__aeabi_dcmpun+0x20>
  408c4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408c4e:	d102      	bne.n	408c56 <__aeabi_dcmpun+0x26>
  408c50:	f04f 0000 	mov.w	r0, #0
  408c54:	4770      	bx	lr
  408c56:	f04f 0001 	mov.w	r0, #1
  408c5a:	4770      	bx	lr

00408c5c <__aeabi_d2iz>:
  408c5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408c60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408c64:	d215      	bcs.n	408c92 <__aeabi_d2iz+0x36>
  408c66:	d511      	bpl.n	408c8c <__aeabi_d2iz+0x30>
  408c68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408c6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408c70:	d912      	bls.n	408c98 <__aeabi_d2iz+0x3c>
  408c72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408c76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408c7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408c7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408c82:	fa23 f002 	lsr.w	r0, r3, r2
  408c86:	bf18      	it	ne
  408c88:	4240      	negne	r0, r0
  408c8a:	4770      	bx	lr
  408c8c:	f04f 0000 	mov.w	r0, #0
  408c90:	4770      	bx	lr
  408c92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408c96:	d105      	bne.n	408ca4 <__aeabi_d2iz+0x48>
  408c98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408c9c:	bf08      	it	eq
  408c9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408ca2:	4770      	bx	lr
  408ca4:	f04f 0000 	mov.w	r0, #0
  408ca8:	4770      	bx	lr
  408caa:	bf00      	nop

00408cac <OV2640_JPEG_INIT>:
  408cac:	00ff ff2c df2e 01ff 323c 0311 0209 2804     ..,.....<2.....(
  408cbc:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  408ccc:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  408cdc:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  408cec:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  408cfc:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408d0c:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408d1c:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408d2c:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408d3c:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  408d4c:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  408d5c:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  408d6c:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  408d7c:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  408d8c:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  408d9c:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  408dac:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  408dbc:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  408dcc:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  408ddc:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  408dec:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  408dfc:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408e0c:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408e1c:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408e2c <OV2640_YUV422>:
  408e2c:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408e3c:	0000 ffff                                   ....

00408e40 <OV2640_JPEG>:
  408e40:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  408e50:	ffff 0000                                   ....

00408e54 <OV2640_JPEG_320x240>:
  408e54:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  408e64:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  408e74:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  408e84:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  408e94:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

00408ea4 <OV2640_JPEG_640x480>:
  408ea4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408eb4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408ec4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408ed4:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  408ee4:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  408ef4:	ffff 0000                                   ....

00408ef8 <OV2640_JPEG_800x600>:
  408ef8:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408f08:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408f18:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408f28:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408f38:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  408f48:	ffff 0000                                   ....

00408f4c <OV2640_JPEG_1024x768>:
  408f4c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408f5c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408f6c:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408f7c:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408f8c:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

00408f9c <OV2640_JPEG_1280x1024>:
  408f9c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408fac:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408fbc:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408fcc:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408fdc:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408fec:	ffff 0000                                   ....

00408ff0 <OV2640_JPEG_1600x1200>:
  408ff0:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  409000:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  409010:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  409020:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  409030:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  409040:	ffff 0000                                   ....

00409044 <OV2640_QVGA_YUV422_10FPS>:
  409044:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  409054:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409064:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409074:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409084:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409094:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4090a4:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4090b4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4090c4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4090d4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4090e4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4090f4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  409104:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  409114:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  409124:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00409134 <OV2640_QVGA_YUV422_15FPS>:
  409134:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  409144:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409154:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409164:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409174:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409184:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409194:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4091a4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4091b4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4091c4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4091d4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4091e4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4091f4:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  409204:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  409214:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00409224 <OV2640_QVGA_YUV422_20FPS>:
  409224:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  409234:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409244:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409254:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409264:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409274:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409284:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  409294:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4092a4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4092b4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4092c4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4092d4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4092e4:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4092f4:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  409304:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00409314 <OV2640_QVGA_YUV422_30FPS>:
  409314:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  409324:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409334:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409344:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409354:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409364:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409374:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  409384:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  409394:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4093a4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4093b4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4093c4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4093d4:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4093e4:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  4093f4:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00409404 <OV2640_QVGA_RGB888>:
  409404:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  409414:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  409424:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  409434:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  409444:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  409454:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  409464:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  409474:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  409484:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  409494:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  4094a4:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  4094b4:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  4094c4:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  4094d4:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  4094e4:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  4094f4:	0228 ffff                                   (...

004094f8 <OV2640_QQVGA_YUV422>:
  4094f8:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  409508:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  409518:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  409528:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  409538:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  409548:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  409558:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  409568:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  409578:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  409588:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  409598:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4095a8:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4095b8:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4095c8:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  4095d8:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  4095e8:	00d9 ffff                                   ....

004095ec <OV2640_QQVGA_RGB888>:
  4095ec:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  4095fc:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  40960c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  40961c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  40962c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  40963c:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  40964c:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  40965c:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  40966c:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  40967c:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  40968c:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  40969c:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  4096ac:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  4096bc:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  4096cc:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  4096dc:	0228 ffff                                   (...

004096e0 <OV2640_TEST_PATTERN>:
  4096e0:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4096f0:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409700:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409710:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409720:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409730:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409740:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  409750:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  409760:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  409770:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  409780:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  409790:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  4097a0:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  4097b0:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  4097c0:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  4097d0:	0228 ffff                                   (...

004097d4 <OV2640_VGA_YUV422_20FPS>:
  4097d4:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4097e4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4097f4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409804:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409814:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  409824:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  409834:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  409844:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  409854:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  409864:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  409874:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  409884:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  409894:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4098a4:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  4098b4:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  4098c4:	25a0 0026 00c0 0000 0800 0000 0000 0000     .%&.............
	...
  4098dc:	704f 6e65 6465 203a 0000 0000 6577 7362     Opened: ....webs
  4098ec:	636f 656b 5f74 6c63 6569 746e 2d20 2066     ocket_client -f 
  4098fc:	6962 206e 7377 3a73 2f2f 6962 6267 6f72     bin wss://bigbro
  40990c:	6874 7265 6573 7365 6d2e 2f65 6f73 7275     thersees.me/sour
  40991c:	6563 615f 6475 6f69 735f 636f 656b 0d74     ce_audio_socket.
  40992c:	000a 0000 7553 6363 7365 0073 6c63 736f     ....Success.clos
  40993c:	2065 6c61 0d6c 000a 6425 5720 4245 0043     e all...%d WEBC.
  40994c:	696c 7473 0a0d 0000 7341 6f73 6963 7461     list....Associat
  40995c:	6465 005d 6573 7574 2070 6577 0d62 000a     ed].setup web...
  40996c:	6567 2074 7973 7473 6d65 732e 6661 6d65     get system.safem
  40997c:	646f 2e65 7473 7461 7375 0a0d 0000 0000     ode.status......
  40998c:	6166 6c75 7374 705f 6972 746e 0a0d 0000     faults_print....
  40999c:	6166 6c75 7374 725f 7365 7465 0a0d 0000     faults_reset....
  4099ac:	6572 6f62 746f 0a0d 0000 0000 6553 2074     reboot......Set 
  4099bc:	4b4f 0000 6573 2074 7973 6320 7020 6f20     OK..set sy c p o
  4099cc:	6666 0a0d 0000 0000 6573 2074 7973 6320     ff......set sy c
  4099dc:	6520 6f20 6666 0a0d 0000 0000 7277 7469      e off......writ
  4099ec:	2065 6425 3120 0d30 690a 616d 6567 6420     e %d 10..image d
  4099fc:	6e6f 0065 0a0d 0000 7277 7469 2065 6425     one.....write %d
  409a0c:	2520 0d64 000a 0000 435b 6f6c 6573 3a64      %d.....[Closed:
  409a1c:	0020 0000 6f43 6d6d 6e61 2064 6166 6c69      ...Command fail
  409a2c:	6465 0000                                   ed..

00409a30 <_global_impure_ptr>:
  409a30:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  409a40:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  409a50:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  409a60:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  409a70:	296c 0000 0030 0000                         l)..0...

00409a78 <blanks.7208>:
  409a78:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409a88 <zeroes.7209>:
  409a88:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409a98:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409aa8:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00409ab8 <__mprec_bigtens>:
  409ab8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409ac8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409ad8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409ae0 <__mprec_tens>:
  409ae0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409af0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409b00:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409b10:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409b20:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409b30:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409b40:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409b50:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409b60:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409b70:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409b80:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409b90:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409ba0:	9db4 79d9 7843 44ea                         ...yCx.D

00409ba8 <p05.6040>:
  409ba8:	0005 0000 0019 0000 007d 0000               ........}...

00409bb4 <_ctype_>:
  409bb4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409bc4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409bd4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409be4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409bf4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409c04:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409c14:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409c24:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409c34:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409cb8 <_init>:
  409cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409cba:	bf00      	nop
  409cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409cbe:	bc08      	pop	{r3}
  409cc0:	469e      	mov	lr, r3
  409cc2:	4770      	bx	lr

00409cc4 <__init_array_start>:
  409cc4:	00405c31 	.word	0x00405c31

00409cc8 <__frame_dummy_init_array_entry>:
  409cc8:	004000f1                                ..@.

00409ccc <_fini>:
  409ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409cce:	bf00      	nop
  409cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409cd2:	bc08      	pop	{r3}
  409cd4:	469e      	mov	lr, r3
  409cd6:	4770      	bx	lr

00409cd8 <__fini_array_start>:
  409cd8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr

2000000a <ws_handle>:
2000000a:	000a                                        ..

2000000c <reopen_delay_seconds>:
2000000c:	0005 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	0900 003d                                   ..=.

20000014 <_impure_ptr>:
20000014:	0018 2000                                   ... 

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__global_locale>:
20000440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000520:	826d 0040 73e9 0040 0000 0000 9bb4 0040     m.@..s@.......@.
20000530:	9ab4 0040 9a54 0040 9a54 0040 9a54 0040     ..@.T.@.T.@.T.@.
20000540:	9a54 0040 9a54 0040 9a54 0040 9a54 0040     T.@.T.@.T.@.T.@.
20000550:	9a54 0040 9a54 0040 ffff ffff ffff ffff     T.@.T.@.........
20000560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200005ac <__malloc_av_>:
	...
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 
20000984:	097c 2000 097c 2000 0984 2000 0984 2000     |.. |.. ... ... 
20000994:	098c 2000 098c 2000 0994 2000 0994 2000     ... ... ... ... 
200009a4:	099c 2000 099c 2000 09a4 2000 09a4 2000     ... ... ... ... 

200009b4 <__malloc_sbrk_base>:
200009b4:	ffff ffff                                   ....

200009b8 <__malloc_trim_threshold>:
200009b8:	0000 0002                                   ....
