{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1610244100265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610244100342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610244100386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610244100386 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610244100430 ""}  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610244100430 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610244100430 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610244100430 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610244101093 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610244101101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610244101283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610244101283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610244101283 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610244101283 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23008 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610244101293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23010 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610244101293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23012 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610244101293 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 23014 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610244101293 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610244101293 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610244101295 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 " "The parameters of the PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 and the PLL pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 74 " "The value of the parameter \"M\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 74" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 16258 " "The value of the parameter \"Min Lock Period\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 16258" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 and PLL timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 26455 " "The value of the parameter \"Max Lock Period\" for the PLL atom pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|pll1 is 26455" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1610244102108 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0} { 0 { 0 ""} 0 2018 9662 10382 0}  }  } } { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1610244102108 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 392 -112 128 544 "inst53" "" } } } } { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1610244102129 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610244103419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610244103427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610244103428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610244103454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst54\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~255  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~254  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~253  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~252  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~251  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~250  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~258  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~257  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~256  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]~259  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~260  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[21\]~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[22\]~59  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|StageOut\[23\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~327  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~326  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~325  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~324  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~323  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~322  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~328  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~339  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~343  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~344  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|StageOut\[169\]~345  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Cell: inst99\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~288  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[115\]~289  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[122\]~244  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[123\]~243  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[124\]~242  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[125\]~241  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[126\]~240  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[67\]~276  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[75\]~284  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~285  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[91\]~286  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|StageOut\[99\]~287  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Cell: inst99\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[37\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[42\]~208  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[47\]~209  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[52\]~210  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[57\]~211  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[62\]~212  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[67\]~213  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout " "Cell: inst99\|Mod2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1610244103509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1610244103509 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610244103564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610244103565 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610244103566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[15\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[15\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[14\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[14\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[13\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[13\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[12\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[12\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[11\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[11\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[9\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[9\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[8\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[8\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[7\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[7\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[6\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[6\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mainLogic:inst57\|MOVES_COUNT\[5\] " "Destination node mainLogic:inst57\|MOVES_COUNT\[5\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mainLogic:inst57|MOVES_COUNT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1610244104087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610244104087 ""}  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 280 -320 -144 296 "CLK_50MHz" "" } } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 22994 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixelClkPLL:inst47|altpll:altpll_component|pixelClkPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 77 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timePLL:inst53|altpll:altpll_component|timePLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m0\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 6863 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m2\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7424 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "intTo4SEG:inst99\|byte2Seg7:m3\|Mux7~0  " "Automatically promoted node intTo4SEG:inst99\|byte2Seg7:m3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intTo4SEG:inst99|byte2Seg7:m3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7637 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "render:inst60\|text12_24:move1_ins\|WideOr58~0  " "Automatically promoted node render:inst60\|text12_24:move1_ins\|WideOr58~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGAHandler:inst2\|nowLine~459 " "Destination node VGAHandler:inst2\|nowLine~459" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGAHandler:inst2|nowLine~459 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 9329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGAHandler:inst2\|nowLine~480 " "Destination node VGAHandler:inst2\|nowLine~480" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 8 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGAHandler:inst2|nowLine~480 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 9403 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610244104088 ""}  } { { "text12_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/text12_24.v" 7 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { render:inst60|text12_24:move1_ins|WideOr58~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 0 { 0 ""} 0 7137 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610244104088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610244105582 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610244105592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610244105593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610244105602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610244105615 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610244105626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610244105626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610244105635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610244106059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610244106066 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610244106066 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[0\] " "Node \"RAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[10\] " "Node \"RAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[11\] " "Node \"RAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[1\] " "Node \"RAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[2\] " "Node \"RAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[3\] " "Node \"RAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[4\] " "Node \"RAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[5\] " "Node \"RAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[6\] " "Node \"RAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[7\] " "Node \"RAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[8\] " "Node \"RAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_ADDR\[9\] " "Node \"RAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_BA\[0\] " "Node \"RAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_BA\[1\] " "Node \"RAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CAS " "Node \"RAM_CAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CKE " "Node \"RAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CLK " "Node \"RAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_CS " "Node \"RAM_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[0\] " "Node \"RAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[10\] " "Node \"RAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[11\] " "Node \"RAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[12\] " "Node \"RAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[13\] " "Node \"RAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[14\] " "Node \"RAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[15\] " "Node \"RAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[1\] " "Node \"RAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[2\] " "Node \"RAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[3\] " "Node \"RAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[4\] " "Node \"RAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[5\] " "Node \"RAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[6\] " "Node \"RAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[7\] " "Node \"RAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[8\] " "Node \"RAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_DQ\[9\] " "Node \"RAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_LDQM " "Node \"RAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_RAS " "Node \"RAM_RAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_UDQM " "Node \"RAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAM_WE " "Node \"RAM_WE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAM_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610244106860 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1610244106860 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610244106863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610244108864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610244118234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610244118298 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610244182172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:04 " "Fitter placement operations ending: elapsed time is 00:01:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610244182172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610244184084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.7% " "1e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1610244193942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "68 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610244197423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610244197423 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1610244286409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "general routing congestion " "Fitter routing phase terminated due to predicted failure from general routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "348 " "Routing phase ended with 348 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Quartus II" 0 -1 1610245580963 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Quartus II" 0 -1 1610245580963 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1610245580963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:23:16 " "Fitter routing operations ending: elapsed time is 00:23:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610245581063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "d:/altera/13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/Documents/1091DigitalLogic/FinalProject/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1610245581608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1610245581608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1610245581608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610245581608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610245590346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610245590405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610245855113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:25 " "Fitter placement operations ending: elapsed time is 00:04:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610245855113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610245857033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.6% " "1e+03 ns of routing delay (approximately 3.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1610245865589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "38 " "Router estimated average interconnect usage is 38% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "E:/Documents/1091DigitalLogic/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610245868713 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610245868713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:17 " "Fitter routing operations ending: elapsed time is 00:01:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610245934184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1610245934188 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.73 " "Total time spent on timing analysis during the Fitter is 24.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610245934476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610245934528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610245936391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610245936433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610245938129 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610245939888 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1610245941193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/1091DigitalLogic/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file E:/Documents/1091DigitalLogic/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610245942003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610245944116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 10:32:24 2021 " "Processing ended: Sun Jan 10 10:32:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610245944116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:30:45 " "Elapsed time: 00:30:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610245944116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:30:42 " "Total CPU time (on all processors): 00:30:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610245944116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610245944116 ""}
