#ifndef __CPU_SYS_GLB_H__
#define __CPU_SYS_GLB_H__

#include <ax650_def.h>

// REGISTER : RVBARADDR_LO_CORE1

#define CPU_SYS_GLB_RVBARADDR_LO_CORE1_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x20)

// REGISTER : RVBARADDR_HI_CORE1

#define CPU_SYS_GLB_RVBARADDR_HI_CORE1_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x24)

// REGISTER : RVBARADDR_LO_CORE2

#define CPU_SYS_GLB_RVBARADDR_LO_CORE2_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x28)

// REGISTER : RVBARADDR_HI_CORE2

#define CPU_SYS_GLB_RVBARADDR_HI_CORE2_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x2C)

// REGISTER : RVBARADDR_LO_CORE3

#define CPU_SYS_GLB_RVBARADDR_LO_CORE3_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x30)

// REGISTER : RVBARADDR_HI_CORE3

#define CPU_SYS_GLB_RVBARADDR_HI_CORE3_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x34)

// REGISTER : RVBARADDR_LO_CORE4

#define CPU_SYS_GLB_RVBARADDR_LO_CORE4_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x38)

// REGISTER : RVBARADDR_HI_CORE4

#define CPU_SYS_GLB_RVBARADDR_HI_CORE4_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x3C)

// REGISTER : RVBARADDR_LO_CORE5

#define CPU_SYS_GLB_RVBARADDR_LO_CORE5_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x40)

// REGISTER : RVBARADDR_HI_CORE5

#define CPU_SYS_GLB_RVBARADDR_HI_CORE5_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x44)

// REGISTER : RVBARADDR_LO_CORE6

#define CPU_SYS_GLB_RVBARADDR_LO_CORE6_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x48)

// REGISTER : RVBARADDR_HI_CORE6

#define CPU_SYS_GLB_RVBARADDR_HI_CORE6_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x4C)

// REGISTER : RVBARADDR_LO_CORE7

#define CPU_SYS_GLB_RVBARADDR_LO_CORE7_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x50)

// REGISTER : RVBARADDR_HI_CORE7

#define CPU_SYS_GLB_RVBARADDR_HI_CORE7_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x54)


// REGISTER : CA55_CPU0_PC_LO

#define CPU_SYS_GLB_CA55_CPU0_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x98)

// REGISTER : CA55_CPU0_PC_HI

#define CPU_SYS_GLB_CA55_CPU0_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x9C)

// REGISTER : CA55_CPU1_PC_LO

#define CPU_SYS_GLB_CA55_CPU1_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA0)

// REGISTER : CA55_CPU1_PC_HI

#define CPU_SYS_GLB_CA55_CPU1_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA4)

// REGISTER : CA55_CPU2_PC_LO

#define CPU_SYS_GLB_CA55_CPU2_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA8)

// REGISTER : CA55_CPU2_PC_HI

#define CPU_SYS_GLB_CA55_CPU2_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xAC)

// REGISTER : CA55_CPU3_PC_LO

#define CPU_SYS_GLB_CA55_CPU3_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB0)

// REGISTER : CA55_CPU3_PC_HI

#define CPU_SYS_GLB_CA55_CPU3_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB4)

// REGISTER : CA55_CPU4_PC_LO

#define CPU_SYS_GLB_CA55_CPU4_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB8)

// REGISTER : CA55_CPU4_PC_HI

#define CPU_SYS_GLB_CA55_CPU4_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xBC)

// REGISTER : CA55_CPU5_PC_LO

#define CPU_SYS_GLB_CA55_CPU5_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC0)

// REGISTER : CA55_CPU5_PC_HI

#define CPU_SYS_GLB_CA55_CPU5_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC)

// REGISTER : CA55_CPU6_PC_LO

#define CPU_SYS_GLB_CA55_CPU6_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC8)

// REGISTER : CA55_CPU6_PC_HI

#define CPU_SYS_GLB_CA55_CPU6_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xCC)

// REGISTER : CA55_CPU7_PC_LO

#define CPU_SYS_GLB_CA55_CPU7_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xD0)

// REGISTER : CA55_CPU7_PC_HI

#define CPU_SYS_GLB_CA55_CPU7_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xD4)

//========================below I may delete after==============================

// REGISTER : CORE0_CFG

#define CPU_SYS_GLB_CORE0_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x0
#define CPU_SYS_GLB_CORE0_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_CORE0_CFG_ALL1      0x101
#define CPU_SYS_GLB_CORE0_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE0_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE0_CFG_ALLA5     0x101

// FIELD IN REGISTER : CORE0_CFG

#define CPU_SYS_GLB_CORE0_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE0_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE0_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE0_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE0_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE0_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE0_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE0_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE0_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE0_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE1_CFG

#define CPU_SYS_GLB_CORE1_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x4
#define CPU_SYS_GLB_CORE1_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE1_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE1_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE1_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE1_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE1_CFG

#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE1_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE1_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE1_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE1_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE1_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE1_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE1_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE1_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE1_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE1_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE1_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE1_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE1_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE1_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE1_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE2_CFG

#define CPU_SYS_GLB_CORE2_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x8
#define CPU_SYS_GLB_CORE2_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE2_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE2_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE2_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE2_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE2_CFG

#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE2_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE2_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE2_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE2_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE2_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE2_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE2_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE2_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE2_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE2_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE2_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE2_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE2_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE2_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE2_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE3_CFG

#define CPU_SYS_GLB_CORE3_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xC
#define CPU_SYS_GLB_CORE3_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE3_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE3_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE3_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE3_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE3_CFG

#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE3_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE3_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE3_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE3_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE3_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE3_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE3_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE3_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE3_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE3_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE3_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE3_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE3_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE3_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE3_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE4_CFG

#define CPU_SYS_GLB_CORE4_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10
#define CPU_SYS_GLB_CORE4_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE4_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE4_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE4_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE4_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE4_CFG

#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE4_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE4_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE4_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE4_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE4_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE4_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE4_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE4_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE4_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE4_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE4_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE4_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE4_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE4_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE4_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE5_CFG

#define CPU_SYS_GLB_CORE5_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x14
#define CPU_SYS_GLB_CORE5_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE5_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE5_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE5_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE5_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE5_CFG

#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE5_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE5_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE5_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE5_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE5_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE5_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE5_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE5_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE5_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE5_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE5_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE5_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE5_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE5_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE5_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE6_CFG

#define CPU_SYS_GLB_CORE6_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x18
#define CPU_SYS_GLB_CORE6_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE6_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE6_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE6_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE6_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE6_CFG

#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE6_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE6_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE6_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE6_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE6_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE6_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE6_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE6_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE6_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE6_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE6_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE6_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE6_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE6_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE6_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE7_CFG

#define CPU_SYS_GLB_CORE7_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1C
#define CPU_SYS_GLB_CORE7_CFG_RSTVAL    0x1000000
#define CPU_SYS_GLB_CORE7_CFG_ALL1      0x1010101
#define CPU_SYS_GLB_CORE7_CFG_ALL0      0x0
#define CPU_SYS_GLB_CORE7_CFG_ALL5A     0x0
#define CPU_SYS_GLB_CORE7_CFG_ALLA5     0x1010101

// FIELD IN REGISTER : CORE7_CFG

#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_POS      24
#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_MASK     0x01000000
#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE7_CFG_VINITHI_POS      16
#define CPU_SYS_GLB_CORE7_CFG_VINITHI_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_VINITHI_MASK     0x00010000
#define CPU_SYS_GLB_CORE7_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE7_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE7_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE7_CFG_CFGTE_POS      8
#define CPU_SYS_GLB_CORE7_CFG_CFGTE_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CFGTE_MASK     0x00000100
#define CPU_SYS_GLB_CORE7_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE7_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE7_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE7_CFG_CFGEND_POS      0
#define CPU_SYS_GLB_CORE7_CFG_CFGEND_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CFGEND_MASK     0x00000001
#define CPU_SYS_GLB_CORE7_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE7_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE7_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : AVS_CFG

#define CPU_SYS_GLB_AVS_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x58
#define CPU_SYS_GLB_AVS_CFG_RSTVAL    0x2
#define CPU_SYS_GLB_AVS_CFG_ALL1      0xFFFF0003
#define CPU_SYS_GLB_AVS_CFG_ALL0      0x0
#define CPU_SYS_GLB_AVS_CFG_ALL5A     0x5A5A0002
#define CPU_SYS_GLB_AVS_CFG_ALLA5     0xA5A50001

// FIELD IN REGISTER : AVS_CFG

#define CPU_SYS_GLB_AVS_CFG_AVS_REF_POS      16
#define CPU_SYS_GLB_AVS_CFG_AVS_REF_LEN      16
#define CPU_SYS_GLB_AVS_CFG_AVS_REF_MASK     0xFFFF0000
#define CPU_SYS_GLB_AVS_CFG_AVS_REF_VAL(w)   (((w) & 0xFFFF0000) >> 16)
#define CPU_SYS_GLB_AVS_CFG_AVS_REF_SET(w)   w |= ( 0xFFFF << 16)
#define CPU_SYS_GLB_AVS_CFG_AVS_REF_CLR(w)   w &= ~( 0xFFFF << 16)

#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_POS      1
#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_LEN      1
#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_MASK     0x00000002
#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_POS      0
#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_LEN      1
#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_MASK     0x00000001
#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : AVS_RES

#define CPU_SYS_GLB_AVS_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x5C
#define CPU_SYS_GLB_AVS_RES_RSTVAL    0x0
#define CPU_SYS_GLB_AVS_RES_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_AVS_RES_ALL0      0x0
#define CPU_SYS_GLB_AVS_RES_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_AVS_RES_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : AVS_RES

#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_POS      16
#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_LEN      16
#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_MASK     0xFFFF0000
#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_VAL(w)   (((w) & 0xFFFF0000) >> 16)
#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_SET(w)   w |= ( 0xFFFF << 16)
#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_CLR(w)   w &= ~( 0xFFFF << 16)

#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_POS      0
#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_LEN      16
#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_MASK     0x0000FFFF
#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : ROSC_TYP1_CFG

#define CPU_SYS_GLB_ROSC_TYP1_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x60
#define CPU_SYS_GLB_ROSC_TYP1_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL1      0x3FF0003
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL5A     0x25A0002
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALLA5     0x1A50001

// FIELD IN REGISTER : ROSC_TYP1_CFG

#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_POS      16
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_LEN      10
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_POS      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_POS      0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP1_RES

#define CPU_SYS_GLB_ROSC_TYP1_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x64
#define CPU_SYS_GLB_ROSC_TYP1_RES_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL1      0x3FF0003
#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL5A     0x25A0002
#define CPU_SYS_GLB_ROSC_TYP1_RES_ALLA5     0x1A50001

// FIELD IN REGISTER : ROSC_TYP1_RES

#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_POS      16
#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_LEN      10
#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_POS      1
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_POS      0
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP2_CFG

#define CPU_SYS_GLB_ROSC_TYP2_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x68
#define CPU_SYS_GLB_ROSC_TYP2_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL1      0x3FF0003
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL5A     0x25A0002
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALLA5     0x1A50001

// FIELD IN REGISTER : ROSC_TYP2_CFG

#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_POS      16
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_LEN      10
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_POS      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_POS      0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP2_RES

#define CPU_SYS_GLB_ROSC_TYP2_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x6C
#define CPU_SYS_GLB_ROSC_TYP2_RES_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL1      0x3FF0003
#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL5A     0x25A0002
#define CPU_SYS_GLB_ROSC_TYP2_RES_ALLA5     0x1A50001

// FIELD IN REGISTER : ROSC_TYP2_RES

#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_POS      16
#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_LEN      10
#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_POS      1
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_POS      0
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CA55_RESP_ERR_INT

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x70
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RSTVAL    0x300
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL1      0x3030303
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL0      0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL5A     0x2020202
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALLA5     0x1010101

// FIELD IN REGISTER : CA55_RESP_ERR_INT

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_POS      24
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_MASK     0x03000000
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_VAL(w)   (((w) & 0x03000000) >> 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_SET(w)   w |= ( 0x3 << 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_CLR(w)   w &= ~( 0x3 << 24)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_POS      16
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_MASK     0x00030000
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_VAL(w)   (((w) & 0x00030000) >> 16)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_SET(w)   w |= ( 0x3 << 16)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_CLR(w)   w &= ~( 0x3 << 16)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_POS      8
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_MASK     0x00000300
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_VAL(w)   (((w) & 0x00000300) >> 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_SET(w)   w |= ( 0x3 << 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_CLR(w)   w &= ~( 0x3 << 8)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_POS      0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_MASK     0x00000003
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_VAL(w)   (((w) & 0x00000003) >> 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_SET(w)   w |= ( 0x3 << 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_CLR(w)   w &= ~( 0x3 << 0)

// REGISTER : CA55_QOS

#define CPU_SYS_GLB_CA55_QOS_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x74
#define CPU_SYS_GLB_CA55_QOS_RSTVAL    0x300
#define CPU_SYS_GLB_CA55_QOS_ALL1      0x7FF
#define CPU_SYS_GLB_CA55_QOS_ALL0      0x0
#define CPU_SYS_GLB_CA55_QOS_ALL5A     0x25A
#define CPU_SYS_GLB_CA55_QOS_ALLA5     0x5A5

// FIELD IN REGISTER : CA55_QOS

#define CPU_SYS_GLB_CA55_QOS_UPDATE_POS      10
#define CPU_SYS_GLB_CA55_QOS_UPDATE_LEN      1
#define CPU_SYS_GLB_CA55_QOS_UPDATE_MASK     0x00000400
#define CPU_SYS_GLB_CA55_QOS_UPDATE_VAL(w)   (((w) & 0x00000400) >> 10)
#define CPU_SYS_GLB_CA55_QOS_UPDATE_SET(w)   w |= ( 0x1 << 10)
#define CPU_SYS_GLB_CA55_QOS_UPDATE_CLR(w)   w &= ~( 0x1 << 10)

#define CPU_SYS_GLB_CA55_QOS_AW_FRC_POS      9
#define CPU_SYS_GLB_CA55_QOS_AW_FRC_LEN      1
#define CPU_SYS_GLB_CA55_QOS_AW_FRC_MASK     0x00000200
#define CPU_SYS_GLB_CA55_QOS_AW_FRC_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_CA55_QOS_AW_FRC_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_CA55_QOS_AW_FRC_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_CA55_QOS_AR_FRC_POS      8
#define CPU_SYS_GLB_CA55_QOS_AR_FRC_LEN      1
#define CPU_SYS_GLB_CA55_QOS_AR_FRC_MASK     0x00000100
#define CPU_SYS_GLB_CA55_QOS_AR_FRC_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CA55_QOS_AR_FRC_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CA55_QOS_AR_FRC_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CA55_QOS_AW_POS      4
#define CPU_SYS_GLB_CA55_QOS_AW_LEN      4
#define CPU_SYS_GLB_CA55_QOS_AW_MASK     0x000000F0
#define CPU_SYS_GLB_CA55_QOS_AW_VAL(w)   (((w) & 0x000000F0) >> 4)
#define CPU_SYS_GLB_CA55_QOS_AW_SET(w)   w |= ( 0xF << 4)
#define CPU_SYS_GLB_CA55_QOS_AW_CLR(w)   w &= ~( 0xF << 4)

#define CPU_SYS_GLB_CA55_QOS_AR_POS      0
#define CPU_SYS_GLB_CA55_QOS_AR_LEN      4
#define CPU_SYS_GLB_CA55_QOS_AR_MASK     0x0000000F
#define CPU_SYS_GLB_CA55_QOS_AR_VAL(w)   (((w) & 0x0000000F) >> 0)
#define CPU_SYS_GLB_CA55_QOS_AR_SET(w)   w |= ( 0xF << 0)
#define CPU_SYS_GLB_CA55_QOS_AR_CLR(w)   w &= ~( 0xF << 0)

// REGISTER : AXI_ASYNC_BRIDGE

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x7C
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_RSTVAL    0x1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL1      0x301
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL0      0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL5A     0x200
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALLA5     0x101

// FIELD IN REGISTER : AXI_ASYNC_BRIDGE

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_POS      9
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_MASK     0x00000200
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_POS      8
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_MASK     0x00000100
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_POS      0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_MASK     0x00000001
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CA55_RRESP_ERR_TIME_LO

#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x80
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL0      0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : CA55_RRESP_ERR_TIME_LO

#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_POS      0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_LEN      32
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : CA55_RRESP_ERR_TIME_HI

#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x84
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL0      0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : CA55_RRESP_ERR_TIME_HI

#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_POS      0
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_LEN      32
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : CA55_RRESP_ERR_ID

#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x88
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL1      0x1FF
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL0      0x0
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL5A     0x5A
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALLA5     0x1A5

// FIELD IN REGISTER : CA55_RRESP_ERR_ID

#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_POS      0
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_LEN      9
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_MASK     0x000001FF
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_VAL(w)   (((w) & 0x000001FF) >> 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_SET(w)   w |= ( 0x1FF << 0)
#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_CLR(w)   w &= ~( 0x1FF << 0)

// REGISTER : CA55_BRESP_ERR_TIME_LO

#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x8C
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL0      0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : CA55_BRESP_ERR_TIME_LO

#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_POS      0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_LEN      32
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : CA55_BRESP_ERR_TIME_HI

#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x90
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL0      0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : CA55_BRESP_ERR_TIME_HI

#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_POS      0
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_LEN      32
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : CA55_BRESP_ERR_ID

#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x94
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL1      0x1FF
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL0      0x0
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL5A     0x5A
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALLA5     0x1A5

// FIELD IN REGISTER : CA55_BRESP_ERR_ID

#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_POS      0
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_LEN      9
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_MASK     0x000001FF
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_VAL(w)   (((w) & 0x000001FF) >> 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_SET(w)   w |= ( 0x1FF << 0)
#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_CLR(w)   w &= ~( 0x1FF << 0)

// REGISTER : ATCLK_QCHN_CFG

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xD8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL1      0x7010101
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL0      0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL5A     0x2000000
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALLA5     0x5010101

// FIELD IN REGISTER : ATCLK_QCHN_CFG

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_POS      24
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_LEN      3
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_POS      16
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_POS      8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_POS      0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : GICCLK_QCHN_CFG

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xDC
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL1      0x7010101
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL0      0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL5A     0x2000000
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALLA5     0x5010101

// FIELD IN REGISTER : GICCLK_QCHN_CFG

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_POS      24
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_LEN      3
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_POS      16
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_POS      8
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_POS      0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : PCLK_QCHN_CFG

#define CPU_SYS_GLB_PCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL1      0x7010101
#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL0      0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL5A     0x2000000
#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALLA5     0x5010101

// FIELD IN REGISTER : PCLK_QCHN_CFG

#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_POS      24
#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_LEN      3
#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_POS      16
#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_POS      8
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_POS      0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : SCLK_QCHN_CFG

#define CPU_SYS_GLB_SCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE4
#define CPU_SYS_GLB_SCLK_QCHN_CFG_RSTVAL    0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL1      0x7010101
#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL0      0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL5A     0x2000000
#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALLA5     0x5010101

// FIELD IN REGISTER : SCLK_QCHN_CFG

#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_POS      24
#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_LEN      3
#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_POS      16
#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_POS      8
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_POS      0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : QCHN_TIMEOUT_CFG

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE8
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_RSTVAL    0xFFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL1      0x1FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL5A     0x5A5A
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALLA5     0x1A5A5

// FIELD IN REGISTER : QCHN_TIMEOUT_CFG

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : CLK_BACKDOOR

#define CPU_SYS_GLB_CLK_BACKDOOR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xEC
#define CPU_SYS_GLB_CLK_BACKDOOR_RSTVAL    0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_ALL1      0x1FF
#define CPU_SYS_GLB_CLK_BACKDOOR_ALL0      0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_ALL5A     0x5A
#define CPU_SYS_GLB_CLK_BACKDOOR_ALLA5     0x1A5

// FIELD IN REGISTER : CLK_BACKDOOR

#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_POS      8
#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_LEN      1
#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_MASK     0x00000100
#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_POS      0
#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_LEN      8
#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_MASK     0x000000FF
#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_VAL(w)   (((w) & 0x000000FF) >> 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_SET(w)   w |= ( 0xFF << 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_CLR(w)   w &= ~( 0xFF << 0)

// REGISTER : CORE_STATUS

#define CPU_SYS_GLB_CORE_STATUS_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF0
#define CPU_SYS_GLB_CORE_STATUS_RSTVAL    0x0
#define CPU_SYS_GLB_CORE_STATUS_ALL1      0xFFFF
#define CPU_SYS_GLB_CORE_STATUS_ALL0      0x0
#define CPU_SYS_GLB_CORE_STATUS_ALL5A     0x5A5A
#define CPU_SYS_GLB_CORE_STATUS_ALLA5     0xA5A5

// FIELD IN REGISTER : CORE_STATUS

#define CPU_SYS_GLB_CORE_STATUS_RET_POS      8
#define CPU_SYS_GLB_CORE_STATUS_RET_LEN      8
#define CPU_SYS_GLB_CORE_STATUS_RET_MASK     0x0000FF00
#define CPU_SYS_GLB_CORE_STATUS_RET_VAL(w)   (((w) & 0x0000FF00) >> 8)
#define CPU_SYS_GLB_CORE_STATUS_RET_SET(w)   w |= ( 0xFF << 8)
#define CPU_SYS_GLB_CORE_STATUS_RET_CLR(w)   w &= ~( 0xFF << 8)

#define CPU_SYS_GLB_CORE_STATUS_RUN_POS      0
#define CPU_SYS_GLB_CORE_STATUS_RUN_LEN      8
#define CPU_SYS_GLB_CORE_STATUS_RUN_MASK     0x000000FF
#define CPU_SYS_GLB_CORE_STATUS_RUN_VAL(w)   (((w) & 0x000000FF) >> 0)
#define CPU_SYS_GLB_CORE_STATUS_RUN_SET(w)   w |= ( 0xFF << 0)
#define CPU_SYS_GLB_CORE_STATUS_RUN_CLR(w)   w &= ~( 0xFF << 0)

// REGISTER : DUMMY_SW_0

#define CPU_SYS_GLB_DUMMY_SW_0_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF4
#define CPU_SYS_GLB_DUMMY_SW_0_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SW_0_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_0_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_0_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_DUMMY_SW_0_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : DUMMY_SW_0

#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_POS      0
#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_SW_1

#define CPU_SYS_GLB_DUMMY_SW_1_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF8
#define CPU_SYS_GLB_DUMMY_SW_1_RSTVAL    0xFFFF
#define CPU_SYS_GLB_DUMMY_SW_1_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_1_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_1_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_DUMMY_SW_1_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : DUMMY_SW_1

#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_POS      0
#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_SPARE_IN

#define CPU_SYS_GLB_DUMMY_SPARE_IN_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xFC
#define CPU_SYS_GLB_DUMMY_SPARE_IN_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : DUMMY_SPARE_IN

#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_POS      0
#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_LEN      32
#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_SPARE_OUT

#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x100
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL1      0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL5A     0x5A5A5A5A
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALLA5     0xA5A5A5A5

// FIELD IN REGISTER : DUMMY_SPARE_OUT

#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_POS      0
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_LEN      32
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_EN

#define CPU_SYS_GLB_DUMMY_EN_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x104
#define CPU_SYS_GLB_DUMMY_EN_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_EN_ALL1      0x1
#define CPU_SYS_GLB_DUMMY_EN_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_EN_ALL5A     0x0
#define CPU_SYS_GLB_DUMMY_EN_ALLA5     0x1

// FIELD IN REGISTER : DUMMY_EN

#define CPU_SYS_GLB_DUMMY_EN_VALUE_POS      0
#define CPU_SYS_GLB_DUMMY_EN_VALUE_LEN      1
#define CPU_SYS_GLB_DUMMY_EN_VALUE_MASK     0x00000001
#define CPU_SYS_GLB_DUMMY_EN_VALUE_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_DUMMY_EN_VALUE_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_DUMMY_EN_VALUE_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : QCHN_TIMEOUT_DENY_CFG

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x108
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_RSTVAL    0xFFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL1      0x1FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL5A     0x5A5A
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALLA5     0x1A5A5

// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : CORE0_CFG_SET

#define CPU_SYS_GLB_CORE0_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1000
#define CPU_SYS_GLB_CORE0_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE0_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE0_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE0_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE0_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE0_CFG_SET

#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE1_CFG_SET

#define CPU_SYS_GLB_CORE1_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1004
#define CPU_SYS_GLB_CORE1_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE1_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE1_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE1_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE1_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE1_CFG_SET

#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE2_CFG_SET

#define CPU_SYS_GLB_CORE2_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1008
#define CPU_SYS_GLB_CORE2_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE2_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE2_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE2_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE2_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE2_CFG_SET

#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE3_CFG_SET

#define CPU_SYS_GLB_CORE3_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x100C
#define CPU_SYS_GLB_CORE3_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE3_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE3_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE3_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE3_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE3_CFG_SET

#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE4_CFG_SET

#define CPU_SYS_GLB_CORE4_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1010
#define CPU_SYS_GLB_CORE4_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE4_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE4_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE4_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE4_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE4_CFG_SET

#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE5_CFG_SET

#define CPU_SYS_GLB_CORE5_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1014
#define CPU_SYS_GLB_CORE5_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE5_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE5_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE5_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE5_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE5_CFG_SET

#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE6_CFG_SET

#define CPU_SYS_GLB_CORE6_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1018
#define CPU_SYS_GLB_CORE6_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE6_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE6_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE6_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE6_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE6_CFG_SET

#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE7_CFG_SET

#define CPU_SYS_GLB_CORE7_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x101C
#define CPU_SYS_GLB_CORE7_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CORE7_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_CORE7_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_CORE7_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_CORE7_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : CORE7_CFG_SET

#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_POS      24
#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_MASK     0x01000000
#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_POS      16
#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_MASK     0x00010000
#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_POS      8
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_MASK     0x00000100
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_POS      0
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_MASK     0x00000001
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : AVS_CFG_SET

#define CPU_SYS_GLB_AVS_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1058
#define CPU_SYS_GLB_AVS_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_AVS_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_AVS_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_AVS_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_AVS_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : AVS_CFG_SET

#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_POS      16
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_LEN      16
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_MASK     0xFFFF0000
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_VAL(w)   (((w) & 0xFFFF0000) >> 16)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_SET(w)   w |= ( 0xFFFF << 16)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_CLR(w)   w &= ~( 0xFFFF << 16)

#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_POS      1
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_LEN      1
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_MASK     0x00000002
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_POS      0
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_LEN      1
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_MASK     0x00000001
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP1_CFG_SET

#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1060
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : ROSC_TYP1_CFG_SET

#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_POS      16
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_LEN      10
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_POS      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_POS      0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP2_CFG_SET

#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1068
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : ROSC_TYP2_CFG_SET

#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_POS      16
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_LEN      10
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_POS      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_POS      0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CA55_RESP_ERR_INT_SET

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1070
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL1      0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL0      0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL5A     0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALLA5     0x0

// FIELD IN REGISTER : CA55_RESP_ERR_INT_SET

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_POS      24
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_MASK     0x03000000
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_VAL(w)   (((w) & 0x03000000) >> 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_SET(w)   w |= ( 0x3 << 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_CLR(w)   w &= ~( 0x3 << 24)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_POS      8
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_MASK     0x00000300
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_VAL(w)   (((w) & 0x00000300) >> 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_SET(w)   w |= ( 0x3 << 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_CLR(w)   w &= ~( 0x3 << 8)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_POS      0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_MASK     0x00000003
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_VAL(w)   (((w) & 0x00000003) >> 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_SET(w)   w |= ( 0x3 << 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_CLR(w)   w &= ~( 0x3 << 0)

// REGISTER : CA55_QOS_SET

#define CPU_SYS_GLB_CA55_QOS_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1074
#define CPU_SYS_GLB_CA55_QOS_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_QOS_SET_ALL1      0x0
#define CPU_SYS_GLB_CA55_QOS_SET_ALL0      0x0
#define CPU_SYS_GLB_CA55_QOS_SET_ALL5A     0x0
#define CPU_SYS_GLB_CA55_QOS_SET_ALLA5     0x0

// FIELD IN REGISTER : CA55_QOS_SET

#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_POS      10
#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_LEN      1
#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_MASK     0x00000400
#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_VAL(w)   (((w) & 0x00000400) >> 10)
#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_SET(w)   w |= ( 0x1 << 10)
#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_CLR(w)   w &= ~( 0x1 << 10)

#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_POS      9
#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_LEN      1
#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_MASK     0x00000200
#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_POS      8
#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_LEN      1
#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_MASK     0x00000100
#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_POS      4
#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_LEN      4
#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_MASK     0x000000F0
#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_SET(w)   w |= ( 0xF << 4)
#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_CLR(w)   w &= ~( 0xF << 4)

#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_POS      0
#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_LEN      4
#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_MASK     0x0000000F
#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_SET(w)   w |= ( 0xF << 0)
#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_CLR(w)   w &= ~( 0xF << 0)

// REGISTER : AXI_ASYNC_BRIDGE_SET

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x107C
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_RSTVAL    0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL1      0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL0      0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL5A     0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALLA5     0x0

// FIELD IN REGISTER : AXI_ASYNC_BRIDGE_SET

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_POS      9
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_MASK     0x00000200
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_POS      8
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_MASK     0x00000100
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_POS      0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_MASK     0x00000001
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ATCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10D8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : ATCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : GICCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10DC
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : GICCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : PCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : PCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : SCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E4
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : SCLK_QCHN_CFG_SET

#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : QCHN_TIMEOUT_CFG_SET

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E8
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : QCHN_TIMEOUT_CFG_SET

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : CLK_BACKDOOR_SET

#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10EC
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_RSTVAL    0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL1      0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL0      0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL5A     0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALLA5     0x0

// FIELD IN REGISTER : CLK_BACKDOOR_SET

#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_POS      8
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_LEN      1
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_MASK     0x00000100
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_POS      0
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_LEN      8
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_MASK     0x000000FF
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_SET(w)   w |= ( 0xFF << 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_CLR(w)   w &= ~( 0xFF << 0)

// REGISTER : DUMMY_SW_0_SET

#define CPU_SYS_GLB_DUMMY_SW_0_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10F4
#define CPU_SYS_GLB_DUMMY_SW_0_SET_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL1      0x0
#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL5A     0x0
#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALLA5     0x0

// FIELD IN REGISTER : DUMMY_SW_0_SET

#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_POS      0
#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_SW_1_SET

#define CPU_SYS_GLB_DUMMY_SW_1_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10F8
#define CPU_SYS_GLB_DUMMY_SW_1_SET_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL1      0x0
#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL5A     0x0
#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALLA5     0x0

// FIELD IN REGISTER : DUMMY_SW_1_SET

#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_POS      0
#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : QCHN_TIMEOUT_DENY_CFG_SET

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1108
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_RSTVAL    0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL1      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL5A     0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALLA5     0x0

// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG_SET

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : CORE0_CFG_CLR

#define CPU_SYS_GLB_CORE0_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2000
#define CPU_SYS_GLB_CORE0_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE0_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE0_CFG_CLR

#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE1_CFG_CLR

#define CPU_SYS_GLB_CORE1_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2004
#define CPU_SYS_GLB_CORE1_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE1_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE1_CFG_CLR

#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE2_CFG_CLR

#define CPU_SYS_GLB_CORE2_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2008
#define CPU_SYS_GLB_CORE2_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE2_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE2_CFG_CLR

#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE3_CFG_CLR

#define CPU_SYS_GLB_CORE3_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x200C
#define CPU_SYS_GLB_CORE3_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE3_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE3_CFG_CLR

#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE4_CFG_CLR

#define CPU_SYS_GLB_CORE4_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2010
#define CPU_SYS_GLB_CORE4_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE4_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE4_CFG_CLR

#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE5_CFG_CLR

#define CPU_SYS_GLB_CORE5_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2014
#define CPU_SYS_GLB_CORE5_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE5_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE5_CFG_CLR

#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE6_CFG_CLR

#define CPU_SYS_GLB_CORE6_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2018
#define CPU_SYS_GLB_CORE6_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE6_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE6_CFG_CLR

#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CORE7_CFG_CLR

#define CPU_SYS_GLB_CORE7_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x201C
#define CPU_SYS_GLB_CORE7_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CORE7_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : CORE7_CFG_CLR

#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_POS      24
#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)

#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_POS      16
#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_MASK     0x00010000
#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_POS      8
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_POS      0
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_LEN      1
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_MASK     0x00000001
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : AVS_CFG_CLR

#define CPU_SYS_GLB_AVS_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2058
#define CPU_SYS_GLB_AVS_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_AVS_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_AVS_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_AVS_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_AVS_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : AVS_CFG_CLR

#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_POS      16
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_LEN      16
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_MASK     0xFFFF0000
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_VAL(w)   (((w) & 0xFFFF0000) >> 16)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_SET(w)   w |= ( 0xFFFF << 16)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_CLR(w)   w &= ~( 0xFFFF << 16)

#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_POS      1
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_LEN      1
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_MASK     0x00000002
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_POS      0
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_LEN      1
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_MASK     0x00000001
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP1_CFG_CLR

#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2060
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : ROSC_TYP1_CFG_CLR

#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_POS      16
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_LEN      10
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_POS      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_POS      0
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_LEN      1
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ROSC_TYP2_CFG_CLR

#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2068
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : ROSC_TYP2_CFG_CLR

#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_POS      16
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_LEN      10
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_MASK     0x03FF0000
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_VAL(w)   (((w) & 0x03FF0000) >> 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_SET(w)   w |= ( 0x3FF << 16)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_CLR(w)   w &= ~( 0x3FF << 16)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_POS      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_MASK     0x00000002
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_SET(w)   w |= ( 0x1 << 1)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_CLR(w)   w &= ~( 0x1 << 1)

#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_POS      0
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_LEN      1
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_MASK     0x00000001
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : CA55_RESP_ERR_INT_CLR

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2070
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL1      0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL0      0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALLA5     0x0

// FIELD IN REGISTER : CA55_RESP_ERR_INT_CLR

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_POS      24
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_MASK     0x03000000
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_VAL(w)   (((w) & 0x03000000) >> 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_SET(w)   w |= ( 0x3 << 24)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_CLR(w)   w &= ~( 0x3 << 24)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_POS      8
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_MASK     0x00000300
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_VAL(w)   (((w) & 0x00000300) >> 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_SET(w)   w |= ( 0x3 << 8)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_CLR(w)   w &= ~( 0x3 << 8)

#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_POS      0
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_LEN      2
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_MASK     0x00000003
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_VAL(w)   (((w) & 0x00000003) >> 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_SET(w)   w |= ( 0x3 << 0)
#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_CLR(w)   w &= ~( 0x3 << 0)

// REGISTER : CA55_QOS_CLR

#define CPU_SYS_GLB_CA55_QOS_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2074
#define CPU_SYS_GLB_CA55_QOS_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CA55_QOS_CLR_ALL1      0x0
#define CPU_SYS_GLB_CA55_QOS_CLR_ALL0      0x0
#define CPU_SYS_GLB_CA55_QOS_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CA55_QOS_CLR_ALLA5     0x0

// FIELD IN REGISTER : CA55_QOS_CLR

#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_POS      10
#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_LEN      1
#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_MASK     0x00000400
#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_SET(w)   w |= ( 0x1 << 10)
#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_CLR(w)   w &= ~( 0x1 << 10)

#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_POS      9
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_LEN      1
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_MASK     0x00000200
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_POS      8
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_LEN      1
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_POS      4
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_LEN      4
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_MASK     0x000000F0
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_SET(w)   w |= ( 0xF << 4)
#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_CLR(w)   w &= ~( 0xF << 4)

#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_POS      0
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_LEN      4
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_MASK     0x0000000F
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_SET(w)   w |= ( 0xF << 0)
#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_CLR(w)   w &= ~( 0xF << 0)

// REGISTER : AXI_ASYNC_BRIDGE_CLR

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x207C
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL1      0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL0      0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL5A     0x0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALLA5     0x0

// FIELD IN REGISTER : AXI_ASYNC_BRIDGE_CLR

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_POS      9
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_MASK     0x00000200
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 9)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 9)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_POS      8
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_MASK     0x00000100
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_POS      0
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_LEN      1
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_MASK     0x00000001
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : ATCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20D8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : ATCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : GICCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20DC
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : GICCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : PCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : PCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : SCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E4
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : SCLK_QCHN_CFG_CLR

#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)

// REGISTER : QCHN_TIMEOUT_CFG_CLR

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E8
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : QCHN_TIMEOUT_CFG_CLR

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFF << 0)

// REGISTER : CLK_BACKDOOR_CLR

#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20EC
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL1      0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL0      0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL5A     0x0
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALLA5     0x0

// FIELD IN REGISTER : CLK_BACKDOOR_CLR

#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_POS      8
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_LEN      1
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_MASK     0x00000100
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_SET(w)   w |= ( 0x1 << 8)
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_CLR(w)   w &= ~( 0x1 << 8)

#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_POS      0
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_LEN      8
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_MASK     0x000000FF
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_SET(w)   w |= ( 0xFF << 0)
#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_CLR(w)   w &= ~( 0xFF << 0)

// REGISTER : DUMMY_SW_0_CLR

#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20F4
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL1      0x0
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL5A     0x0
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALLA5     0x0

// FIELD IN REGISTER : DUMMY_SW_0_CLR

#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_POS      0
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : DUMMY_SW_1_CLR

#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20F8
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL1      0x0
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL0      0x0
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL5A     0x0
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALLA5     0x0

// FIELD IN REGISTER : DUMMY_SW_1_CLR

#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_POS      0
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_LEN      32
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_MASK     0xFFFFFFFF
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)

// REGISTER : QCHN_TIMEOUT_DENY_CFG_CLR

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2108
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_RSTVAL    0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL1      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL0      0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL5A     0x0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALLA5     0x0

// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG_CLR

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_POS      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_LEN      1
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_MASK     0x00010000
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 16)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)

#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_POS      0
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_LEN      16
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_MASK     0x0000FFFF
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_VAL(w)   (((w) & 0x0000FFFF) >> 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFF << 0)
#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFF << 0)

#endif
