#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  5 22:06:04 2022
# Process ID: 13948
# Current directory: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4192 C:\Abdullah Data\Final Implemented Design\RSI_Implementation\Vivado_Result\Vivado_Result.xpr
# Log file: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/vivado.log
# Journal file: C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Final Implemented Design/RSI_Implementation/Vivado_Result/Vivado_Result.xpr}
update_compile_order -fileset sources_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
launch_simulation
source top_tb.tcl
relaunch_sim
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/Seperate_Modules/RSI_modify/top_tb_behav1.wcfg}
restart
run 24 us
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
save_constraints
launch_simulation
source top_tb.tcl
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/Seperate_Modules/RSI_modify/top_tb_behav1.wcfg}
restart
run 24 us
run 24 us
close_sim
