Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 10 23:39:15 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_colorbar_control_sets_placed.rpt
| Design       : hdmi_colorbar
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           19 |
| No           | No                    | Yes                    |              32 |           16 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+
|               Clock Signal              |             Enable Signal             |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+
|  clk_gen_inst/clk_wiz_0_inst/inst/c0_1x |                                       | hdmi_ctrl_inst/encode_inst1/h_cnt_reg[7] |                2 |              7 |
|  clk_gen_inst/clk_wiz_0_inst/inst/c1_5x |                                       | hdmi_ctrl_inst/par2ser_inst4/p_4_in      |                2 |              8 |
|  clk_gen_inst/clk_wiz_0_inst/inst/c0_1x | vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0 | clk_gen_inst/sys_rst_n                   |                4 |             10 |
|  clk_gen_inst/clk_wiz_0_inst/inst/c1_5x |                                       |                                          |                8 |             42 |
|  clk_gen_inst/clk_wiz_0_inst/inst/c0_1x |                                       |                                          |               11 |             47 |
|  clk_gen_inst/clk_wiz_0_inst/inst/c0_1x |                                       | clk_gen_inst/sys_rst_n                   |               21 |             49 |
+-----------------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+


