<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 21 11:15:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 10.000000 -name clk1 [get_nets clk_debug]
            1040 items scored, 42 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (from clk_debug +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (to clk_debug +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 0.379ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 (from clk_debug)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i6_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n14
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7_4_lut
Route        11   e 1.632                                  n15
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i1_2_lut_rep_133
Route        12   e 1.657                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n8579
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i16_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n5
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i3017_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_7__N_1739[1]
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.


Error:  The following path violates requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (from clk_debug +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i2  (to clk_debug +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i2 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 0.379ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 (from clk_debug)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i6_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n14
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7_4_lut
Route        11   e 1.632                                  n15
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i730_3_lut_rep_134
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n8580
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i1_4_lut_4_lut
Route         6   e 1.457                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n800
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/mux_363_i3_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_7__N_1739[2]
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.


Error:  The following path violates requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (from clk_debug +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i3  (to clk_debug +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i3 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 0.379ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1 (from clk_debug)
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i6_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n14
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7_4_lut
Route        11   e 1.632                                  n15
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i730_3_lut_rep_134
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n8580
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i1_4_lut_4_lut
Route         6   e 1.457                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n800
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/mux_363_i4_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_7__N_1739[3]
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.

Warning: 10.379 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 10.000000 -name clk0 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            1438 items scored, 1255 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.055ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.895ns  (29.9% logic, 70.1% route), 12 logic levels.

 Constraint Details:

     17.895ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 8.055ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i25 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        27   e 2.087                                  addr[8]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/i7253_2_lut_rep_175
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8621
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/i6995_3_lut_rep_124_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8570
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6996_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7979
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_483_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_894
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6997
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_892
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_124_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7103_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8086
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7104
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_852
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_217
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7454
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4408_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_754[0]
                  --------
                   17.895  (29.9% logic, 70.1% route), 12 logic levels.


Error:  The following path violates requirements by 8.053ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.893ns  (29.9% logic, 70.1% route), 12 logic levels.

 Constraint Details:

     17.893ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 8.053ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        26   e 2.085                                  addr[9]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/i7253_2_lut_rep_175
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8621
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/i6995_3_lut_rep_124_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8570
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6996_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7979
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_483_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_894
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6997
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_892
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_124_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7103_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8086
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7104
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_852
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_217
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7454
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4408_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_754[0]
                  --------
                   17.893  (29.9% logic, 70.1% route), 12 logic levels.


Error:  The following path violates requirements by 7.527ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.367ns  (30.8% logic, 69.2% route), 12 logic levels.

 Constraint Details:

     17.367ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 violates
     10.000ns delay constraint less
      0.160ns L_S requirement (totaling 9.840ns) by 7.527ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        48   e 2.120                                  addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_rep_144_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n8590
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/i6995_3_lut_rep_124_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8570
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6996_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7979
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/mux_483_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_894
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6997
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_892
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_I_124_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtdo_first_bit_N_891
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7103_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8086
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7104
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_852
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_217
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n7454
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4408_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_754[0]
                  --------
                   17.367  (30.8% logic, 69.2% route), 12 logic levels.

Warning: 18.055 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk1 [get_nets clk_debug]               |    10.000 ns|    10.379 ns|     6 *
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |    10.000 ns|    18.055 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/n56                 |       4|     895|     69.01%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/n15      |      99|     888|     68.47%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/n14      |       1|     540|     41.63%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/tm_u/n54_adj_1853   |       8|     442|     34.08%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtck_N_504_enable_21|        |        |
9                                       |      50|     300|     23.13%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/n10_adj_1|        |        |
844                                     |       1|     270|     20.82%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/tm_u/n7343          |       1|     238|     18.35%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtck_N_504_enable_25|        |        |
8                                       |      39|     234|     18.04%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/tm_u/n7344          |       1|     216|     16.65%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/tm_u/n7342          |       1|     166|     12.80%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/tm_u/n6360          |       1|     140|     10.79%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[1]                               |       2|     135|     10.41%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[2]                               |       2|     135|     10.41%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[3]                               |       2|     135|     10.41%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[4]                               |       2|     135|     10.41%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[5]                               |       2|     135|     10.41%
                                        |        |        |
\TinyFPGA_A2_reveal_coretop_instance/tin|        |        |
yfpga_a2_la0_inst_0/jtag_int_u/tr_dout_b|        |        |
it_cnt[7]                               |       2|     135|     10.41%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1297  Score: 1639138

Constraints cover  7659 paths, 1192 nets, and 3527 connections (67.8% coverage)


Peak memory: 80003072 bytes, TRCE: 5169152 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
