// Seed: 1498956585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_8 = 0;
  wire id_12;
  ;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wor id_15,
    input uwire id_16,
    input wand id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  logic id_20 = -1;
  id_21 :
  assert property (@(posedge id_13) 1)
  else $unsigned(52);
  ;
endmodule
