// Seed: 4065803783
module module_0 #(
    parameter id_5 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire _id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  output wire id_1;
  logic [id_5 : 1] id_31 = 1'h0;
  always @(1 or posedge (-1) == id_19) begin : LABEL_0
    wait (id_27 & id_24);
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input wire id_3
    , id_14,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input supply0 id_8
    , id_15,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12
);
  assign id_14 = id_11 == id_7;
  assign #id_16 id_1 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_14,
      id_16,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_15,
      id_14
  );
endmodule
