Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 12 18:17:43 2018
| Host         : LAPTOP-OG4VTB3M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+-----------------------------------------+------------------+----------------+
|             Clock Signal             | Enable Signal |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------+-----------------------------------------+------------------+----------------+
|  displayModule/displaySeg/my_clk/CLK |               |                                         |                1 |              4 |
| ~myClock/CLK_BUFG                    |               |                                         |                2 |             16 |
|  CLOCK_IBUF_BUFG                     |               |                                         |                4 |             24 |
|  myClock/CLK_BUFG                    |               |                                         |                5 |             48 |
|  CLOCK_IBUF_BUFG                     |               | myClock/tmp_clk                         |                8 |             62 |
|  CLOCK_IBUF_BUFG                     |               | displayModule/displaySeg/my_clk/tmp_clk |                8 |             62 |
+--------------------------------------+---------------+-----------------------------------------+------------------+----------------+


