{
	"route__net": 454,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 128,
	"route__wirelength__iter:1": 7079,
	"route__drc_errors__iter:2": 103,
	"route__wirelength__iter:2": 7040,
	"route__drc_errors__iter:3": 42,
	"route__wirelength__iter:3": 7003,
	"route__drc_errors__iter:4": 4,
	"route__wirelength__iter:4": 7008,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 7005,
	"route__drc_errors": 0,
	"route__wirelength": 7005,
	"route__vias": 2764,
	"route__vias__singlecut": 2764,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 10952.2,
	"design__core__area": 7687.37,
	"design__instance__count": 541,
	"design__instance__area": 3584.69,
	"design__instance__count__stdcell": 541,
	"design__instance__area__stdcell": 3584.69,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.466309,
	"design__instance__utilization__stdcell": 0.466309,
	"design__instance__count__class:fill_cell": 64,
	"design__instance__count__class:tap_cell": 102,
	"design__instance__count__class:clock_buffer": 5,
	"design__instance__count__class:timing_repair_buffer": 62,
	"design__instance__count__class:inverter": 37,
	"design__instance__count__class:clock_inverter": 3,
	"design__instance__count__class:sequential_cell": 32,
	"design__instance__count__class:multi_input_combinational_cell": 300,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}