logic__56: 
logic__116: 
muxpart__12: 
reg__9: 
muxpart__15: 
datapath__3: 
pla__1: 
reg__28: 
case__11: 
logic__11: 
reg__27: 
case__69: 
datapath__1: 
case__19: 
case__64: 
muxpart__3: 
case__76: 
reg__29: 
case__6: 
case__81: 
logic__187: 
reg__16: 
logic__132: 
case__50: 
reg__39: 
rom: 
timer: 
logic__157: 
logic__75: 
case__48: 
logic__32: 
logic__173: 
logic__122: 
reg__6: 
reg__4: 
reg__2: 
case__46: 
reg__14: 
main: 
case__16: 
logic__118: 
logic__174: 
case__59: 
reg__40: 
datapath__4: 
case__18: 
case__10: 
reg: 
logic__131: 
reg__11: 
case__7: 
case__58: 
case__26: 
logic__133: 
case__65: 
reg__15: 
logic__182: 
reg__34: 
case__5: 
case__52: 
case__21: 
case__53: 
reg__10: 
muxpart__2: 
dff: 
logic__138: 
case__68: 
reg__22: 
logic__53: 
reg__3: 
muxpart__13: 
reg__1: 
reg__33: 
pla: 
case__73: 
logic__142: 
logic__196: 
reg__8: 
case: 
case__8: 
case__24: 
logic__129: 
reg__38: 
logic__155: 
muxpart__5: 
case__54: 
case__13: 
logic__120: 
clk_mcmm_clk_wiz: 
reg__13: 
case__79: 
debouncer: 
i2c_m: 
case__66: 
counter__2: 
muxpart__4: 
logic__123: 
reg__35: 
case__2: 
logic__64: 
logic__191: 
datapath__7: 
case__74: 
muxpart: 
case__25: 
reg__37: 
logic__20: 
muxpart__11: 
muxpart__16: 
logic__117: 
case__49: 
case__61: 
datapath__12: 
muxpart__9: 
reg__7: 
logic__172: 
logic__162: 
datapath__5: 
counter: 
reg__25: 
case__56: 
case__3: 
logic__80: 
reg__12: 
muxpart__6: 
rom__1: 
reg__30: 
datapath__13: 
datapath__9: 
case__23: 
case__57: 
case__51: 
case__15: 
logic__7: 
datapath__10: 
counter__1: 
case__17: 
logic__16: 
logic__44: 
case__20: 
ov7670: 
case__67: 
logic__130: 
logic__137: 
vga_ctrl: 
clk_mcmm: 
case__28: 
case__63: 
logic__167: 
reg__26: 
case__22: 
muxpart__7: 
muxpart__10: 
datapath__8: 
case__12: 
datapath__6: 
case__1: 
logic__33: 
reg__24: 
case__77: 
case__72: 
case__27: 
case__14: 
logic__59: 
logic: 
datapath: 
case__62: 
logic__163: 
datapath__11: 
case__55: 
logic__188: 
case__70: 
reg__23: 
case__75: 
reg__36: 
case__71: 
rom__parameterized0: 
case__9: 
logic__39: 
muxpart__14: 
logic__119: 
reg__20: 
case__80: 
logic__3: 
muxpart__1: 
logic__25: 
reg__21: 
reg__5: 
logic__178: 
logic__49: 
datapath__2: 
logic__161: 
logic__121: 
case__47: 
muxpart__17: 
reg__32: 
reg__31: 
muxpart__8: 
reg__19: 
dsp48e1: 
