Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 19 15:07:53 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.810        0.000                      0                  119        0.140        0.000                      0                  119        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.810        0.000                      0                  119        0.140        0.000                      0                  119        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.828ns (13.477%)  route 5.316ns (86.523%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          2.134    11.162    u_control_tower/r_10ms_counter1
    SLICE_X59Y64         LUT5 (Prop_lut5_I2_O)        0.124    11.286 r  u_control_tower/r_10ms_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.286    u_control_tower/r_10ms_counter0_in[0]
    SLICE_X59Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    14.844    u_control_tower/CLK
    SLICE_X59Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)        0.029    15.096    u_control_tower/r_10ms_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.828ns (14.474%)  route 4.893ns (85.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.711    10.739    u_control_tower/r_10ms_counter1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.863 r  u_control_tower/r_10ms_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.863    u_control_tower/r_10ms_counter0_in[9]
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[9]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.031    15.138    u_control_tower/r_10ms_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.828ns (14.487%)  route 4.887ns (85.513%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.705    10.733    u_control_tower/r_10ms_counter1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.857 r  u_control_tower/r_10ms_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.857    u_control_tower/r_10ms_counter0_in[10]
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.032    15.139    u_control_tower/r_10ms_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.828ns (14.651%)  route 4.823ns (85.349%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.641    10.669    u_control_tower/r_10ms_counter1
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.124    10.793 r  u_control_tower/r_10ms_counter[13]_i_2/O
                         net (fo=1, routed)           0.000    10.793    u_control_tower/r_10ms_counter0_in[13]
    SLICE_X62Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    u_control_tower/CLK
    SLICE_X62Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y64         FDCE (Setup_fdce_C_D)        0.029    15.111    u_control_tower/r_10ms_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.828ns (15.336%)  route 4.571ns (84.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 r  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.389    10.417    u_control_tower/r_10ms_counter1
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.541 r  u_control_tower/r_10ms_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    10.541    u_control_tower/r_10ms_counter0_in[8]
    SLICE_X62Y62         FDCE                                         r  u_control_tower/r_10ms_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.846    u_control_tower/CLK
    SLICE_X62Y62         FDCE                                         r  u_control_tower/r_10ms_counter_reg[8]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y62         FDCE (Setup_fdce_C_D)        0.031    15.114    u_control_tower/r_10ms_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.828ns (15.970%)  route 4.357ns (84.030%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 f  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.174    10.202    u_control_tower/r_10ms_counter1
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.326 r  u_control_tower/r_10ms_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    10.326    u_control_tower/r_10ms_counter0_in[7]
    SLICE_X62Y62         FDCE                                         r  u_control_tower/r_10ms_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.846    u_control_tower/CLK
    SLICE_X62Y62         FDCE                                         r  u_control_tower/r_10ms_counter_reg[7]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y62         FDCE (Setup_fdce_C_D)        0.029    15.112    u_control_tower/r_10ms_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.828ns (15.990%)  route 4.350ns (84.010%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 f  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.168    10.196    u_control_tower/r_10ms_counter1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.320 r  u_control_tower/r_10ms_counter[12]_i_1/O
                         net (fo=1, routed)           0.000    10.320    u_control_tower/r_10ms_counter0_in[12]
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[12]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.031    15.138    u_control_tower/r_10ms_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.828ns (16.002%)  route 4.346ns (83.998%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.855     8.453    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.577 f  u_control_tower/r_10ms_counter[13]_i_13/O
                         net (fo=1, routed)           0.327     8.904    u_control_tower/r_10ms_counter[13]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.028 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=14, routed)          1.164    10.192    u_control_tower/r_10ms_counter1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.316 r  u_control_tower/r_10ms_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.316    u_control_tower/r_10ms_counter0_in[11]
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    14.845    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[11]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.029    15.136    u_control_tower/r_10ms_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.828ns (16.797%)  route 4.102ns (83.203%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.862     8.459    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.583 f  u_control_tower/r_10ms_counter[13]_i_14/O
                         net (fo=1, routed)           0.388     8.972    u_control_tower/r_10ms_counter[13]_i_14_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.096 r  u_control_tower/r_10ms_counter[13]_i_8/O
                         net (fo=14, routed)          0.852     9.947    u_control_tower/r_10ms_counter[13]_i_8_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  u_control_tower/r_10ms_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.071    u_control_tower/r_10ms_counter0_in[2]
    SLICE_X59Y61         FDCE                                         r  u_control_tower/r_10ms_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.846    u_control_tower/CLK
    SLICE_X59Y61         FDCE                                         r  u_control_tower/r_10ms_counter_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y61         FDCE (Setup_fdce_C_D)        0.029    15.098    u_control_tower/r_10ms_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 u_control_tower/r_10ms_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.828ns (16.800%)  route 4.101ns (83.200%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.621     5.142    u_control_tower/CLK
    SLICE_X62Y63         FDCE                                         r  u_control_tower/r_10ms_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  u_control_tower/r_10ms_counter_reg[10]/Q
                         net (fo=39, routed)          2.862     8.459    u_control_tower/r_10ms_counter_reg_n_0_[10]
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.583 f  u_control_tower/r_10ms_counter[13]_i_14/O
                         net (fo=1, routed)           0.388     8.972    u_control_tower/r_10ms_counter[13]_i_14_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.096 r  u_control_tower/r_10ms_counter[13]_i_8/O
                         net (fo=14, routed)          0.851     9.946    u_control_tower/r_10ms_counter[13]_i_8_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  u_control_tower/r_10ms_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.070    u_control_tower/r_10ms_counter0_in[3]
    SLICE_X59Y61         FDCE                                         r  u_control_tower/r_10ms_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.846    u_control_tower/CLK
    SLICE_X59Y61         FDCE                                         r  u_control_tower/r_10ms_counter_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y61         FDCE (Setup_fdce_C_D)        0.031    15.100    u_control_tower/r_10ms_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.474    u_control_tower/CLK
    SLICE_X61Y57         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=2, routed)           0.087     1.702    u_control_tower/r_prev_btnL
    SLICE_X60Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.747 r  u_control_tower/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    u_control_tower/r_mode[0]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  u_control_tower/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     1.988    u_control_tower/CLK
    SLICE_X60Y57         FDCE                                         r  u_control_tower/r_mode_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X60Y57         FDCE (Hold_fdce_C_D)         0.120     1.607    u_control_tower/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.134     1.750    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.048     1.798 r  u_btn_debounce/U_debounce_btnL/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_btn_debounce/U_debounce_btnL/p_0_in[9]
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[9]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.131     1.619    u_btn_debounce/U_debounce_btnL/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.138     1.754    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.048     1.802 r  u_btn_debounce/U_debounce_btnL/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_btn_debounce/U_debounce_btnL/p_0_in[8]
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[8]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.131     1.619    u_btn_debounce/U_debounce_btnL/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.134     1.750    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  u_btn_debounce/U_debounce_btnL/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.795    u_btn_debounce/U_debounce_btnL/p_0_in[6]
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.120     1.608    u_btn_debounce/U_debounce_btnL/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.138     1.754    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  u_btn_debounce/U_debounce_btnL/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.799    u_btn_debounce/U_debounce_btnL/p_0_in[7]
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.121     1.609    u_btn_debounce/U_debounce_btnL/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.189ns (47.187%)  route 0.212ns (52.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.212     1.828    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I3_O)        0.048     1.876 r  u_btn_debounce/U_debounce_btnL/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_btn_debounce/U_debounce_btnL/p_0_in[12]
    SLICE_X60Y55         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y55         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[12]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y55         FDCE (Hold_fdce_C_D)         0.131     1.622    u_btn_debounce/U_debounce_btnL/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.789%)  route 0.212ns (53.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X61Y54         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.212     1.828    u_btn_debounce/U_debounce_btnL/btn_state_reg_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  u_btn_debounce/U_debounce_btnL/count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_btn_debounce/U_debounce_btnL/p_0_in[11]
    SLICE_X60Y55         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y55         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[11]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y55         FDCE (Hold_fdce_C_D)         0.121     1.612    u_btn_debounce/U_debounce_btnL/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.885%)  route 0.186ns (47.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.475    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y53         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164     1.639 f  u_btn_debounce/U_debounce_btnL/count_reg[0]/Q
                         net (fo=3, routed)           0.186     1.825    u_btn_debounce/U_debounce_btnL/count[0]
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.870 r  u_btn_debounce/U_debounce_btnL/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_btn_debounce/U_debounce_btnL/p_0_in[0]
    SLICE_X60Y53         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     1.989    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y53         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.120     1.595    u_btn_debounce/U_debounce_btnL/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.588     1.471    u_control_tower/CLK
    SLICE_X59Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  u_control_tower/r_10ms_counter_reg[0]/Q
                         net (fo=11, routed)          0.180     1.793    u_control_tower/r_10ms_counter_reg_n_0_[0]
    SLICE_X59Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  u_control_tower/r_10ms_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_control_tower/r_10ms_counter0_in[0]
    SLICE_X59Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.856     1.984    u_control_tower/CLK
    SLICE_X59Y64         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X59Y64         FDCE (Hold_fdce_C_D)         0.091     1.562    u_control_tower/r_10ms_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_tick_gen/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.595     1.478    u_tick_gen/CLK
    SLICE_X2Y3           FDCE                                         r  u_tick_gen/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.164     1.642 f  u_tick_gen/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.190     1.832    u_tick_gen/r_counter_reg_n_0_[0]
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  u_tick_gen/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    u_tick_gen/r_counter[0]
    SLICE_X2Y3           FDCE                                         r  u_tick_gen/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.866     1.993    u_tick_gen/CLK
    SLICE_X2Y3           FDCE                                         r  u_tick_gen/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.120     1.598    u_tick_gen/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   u_btn_debounce/U_debounce_btnL/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   u_btn_debounce/U_debounce_btnL/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   u_btn_debounce/U_debounce_btnL/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   u_btn_debounce/U_debounce_btnL/count_reg[12]/C



