# Cold Sparing and Hot Swap

This section describes cold sparing and hot swapping capabilities of the user<br /> I/Os. For more information about cold sparing and hot socketing, see respective [PolarFire FPGA Board Design User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_Board_Design_UG0726_V11.pdf), [PolarFire SoC FPGA Board Design Guidelines User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_SoC_FPGA_Board_Design_Guidelines_User_Guide_VB.pdf), [RT PolarFire FPGA Board Design User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/RT_PolarFire_Board_Design_User_Guide_VA.pdf), or *RT PolarFire SoC Board Design Guidelines User Guide* \(to be available in a<br /> future release\).

-   **[Cold Sparing](GUID-C45F90FC-840C-4B6D-B32B-CCA91A453DFF.md)**  


**Parent topic:**[I/O Implementation Considerations](GUID-984E4773-788B-43B2-8E99-D0C476AC29DD.md)

