# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=3
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=
SSH_CLIENT=100.34.231.189 50070 22
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.1/tps/lnx64
HDK_SHELL_DIR=/home/centos/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
SSH_TTY=/dev/pts/0
RDI_JAVA_VERSION=9.0.4
LC_ALL=C
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.1/bin
RDI_OPT_EXT=.o
USER=centos
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.1/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o
RELEASE_VER=2020.1
PATH=/opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/home/centos/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vivado/2020.1/bin:/usr/local/bin:/usr/bin:/srv/git/centos-git-common:/opt/xilinx/xrt/bin
MAIL=/var/mail/centos
XILINX_VITIS=/opt/Xilinx/Vitis/2020.1
HDK_DIR=/home/centos/aws-fpga/hdk
SDK_DIR=/home/centos/aws-fpga/sdk
PWD=/home/centos/FPGA_accelerated_CNN
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
SDACCEL_DIR=/home/centos/aws-fpga/SDAccel
LANG=C.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/aws-fpga/hdk/common
HDI_APPROOT=/opt/Xilinx/Vitis/2020.1
LOADEDMODULES=vitis
AWS_PLATFORM_201920_2=/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
VITIS_DIR=/home/centos/aws-fpga/Vitis
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
XILINX_SDK=/opt/Xilinx/Vitis/2020.1
CXX=g++
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.1/tps/isl
HOME=/home/centos
SHLVL=3
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_APPROOT=/opt/Xilinx/Vitis/2020.1
TARGET=hw
LOGNAME=centos
PYTHONPATH=/home/centos/aws-fpga/shared/lib:/home/centos/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vivado/2020.1/bin:/usr/local/bin:/usr/bin:/srv/git/centos-git-common
RDI_JAVA_PLATFORM=
SSH_CONNECTION=100.34.231.189 50070 172.31.15.41 22
RDI_BINROOT=/opt/Xilinx/Vitis/2020.1/bin
VIVADO_TOOL_VER=2020.1
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.1
AWS_FPGA_REPO_DIR=/home/centos/aws-fpga
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2020.1
RDI_DATADIR=/opt/Xilinx/Vitis/2020.1/data
RDI_INSTALLROOT=/opt/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45964
XILINX_CD_SESSION=08c68451-6485-4282-9816-3cc6c0212f97
XILINX_RS_PORT=45291
XILINX_RS_SESSION=6cad7337-2fb7-488f-a6d2-9e4b1acaa66e


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ -t hw --config ./configs/design.cfg --log_dir ./logs --report_dir ./reports --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --link -o build/vdot.hw.xclbin build/vdot.hw.xo 

FINAL PROGRAM OPTIONS
--config ./configs/design.cfg
--connectivity.nk vdot:2:vdot_1.vdot_2
--connectivity.sp vdot_1.input1:DDR[0]
--connectivity.sp vdot_1.input2:DDR[1]
--connectivity.sp vdot_1.output:DDR[2]
--connectivity.sp vdot_2.input1:DDR[2]
--connectivity.sp vdot_2.input2:DDR[3]
--connectivity.sp vdot_2.output:DDR[1]
--debug
--input_files build/vdot.hw.xo
--link
--log_dir ./logs
--optimize 0
--output build/vdot.hw.xclbin
--platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel data:all:all:all
--report_dir ./reports
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
-t hw 
--config ./configs/design.cfg 
--log_dir ./logs 
--report_dir ./reports 
--platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
--link 
-o build/vdot.hw.xclbin 
build/vdot.hw.xo 

PARSED CONFIG FILE (1) OPTIONS
file: ./configs/design.cfg
debug 1 
profile_kernel data:all:all:all 
connectivity.nk vdot:2:vdot_1.vdot_2 
connectivity.sp vdot_1.input1:DDR[0] 
connectivity.sp vdot_1.input2:DDR[1] 
connectivity.sp vdot_1.output:DDR[2] 
connectivity.sp vdot_2.input1:DDR[2] 
connectivity.sp vdot_2.input2:DDR[3] 
connectivity.sp vdot_2.output:DDR[1] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"

HARDWARE PLATFORM PARAMETERS
--xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 

FINAL PLATFORM PATH
/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 May 2021 09:02:32
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 12 May 2021 09:02:32
output: /home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml
------------------------------------------
step: running system_link
timestamp: 12 May 2021 09:02:34
cmd: /opt/Xilinx/Vitis/2020.1/bin/system_link --xo /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xo --config /home/centos/FPGA_accelerated_CNN/_x/link/int/syslinkConfig.ini --xpfm /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target hw --output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int --temp_dir /home/centos/FPGA_accelerated_CNN/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 12 May 2021 09:02:48
cmd: /opt/Xilinx/Vitis/2020.1/bin/cf2sw -sdsl /home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat -rtd /home/centos/FPGA_accelerated_CNN/_x/link/int/cf2sw.rtd -xclbin /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml -o /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 12 May 2021 09:02:50
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 12 May 2021 09:02:51
cmd: /opt/Xilinx/Vitis/2020.1/bin/vpl -t hw -f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --profile_kernel data:all:all:all --remote_ip_cache /home/centos/FPGA_accelerated_CNN/.ipcache --output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int --log_dir /home/centos/FPGA_accelerated_CNN/logs/link --report_dir /home/centos/FPGA_accelerated_CNN/reports/link --config /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini -k /home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/FPGA_accelerated_CNN/_x/link --no-info --iprepo /home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0 --messageDb /home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb /home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
param=compiler.lockFlowCritSlackThreshold=0
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=compiler.vppCurrentWorkingDir=/home/centos/FPGA_accelerated_CNN
misc=BinaryName=vdot.hw
[connectivity]
nk=vdot:2:vdot_1.vdot_2
[vivado]
param=hd.routingContainmentAreaExpansion=true
param=hd.supportClockNetCrossDiffReconfigurablePartitions=1
param=bitstream.enablePR=4123
param=physynth.ultraRAMOptOutput=false
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
param=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=vdot.hw
--advanced.param compiler.lockFlowCritSlackThreshold=0
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param compiler.vppCurrentWorkingDir=/home/centos/FPGA_accelerated_CNN
--config /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini
--connectivity.nk vdot:2:vdot_1.vdot_2
--debug
--input_file /home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl
--iprepo /home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0
--kernels /home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat
--log_dir /home/centos/FPGA_accelerated_CNN/logs/link
--messageDb /home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int
--platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel data:all:all:all
--remote_ip_cache /home/centos/FPGA_accelerated_CNN/.ipcache
--report_dir /home/centos/FPGA_accelerated_CNN/reports/link
--target hw
--temp_dir /home/centos/FPGA_accelerated_CNN/_x/link
--vivado.param hd.routingContainmentAreaExpansion=true
--vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1
--vivado.param bitstream.enablePR=4123
--vivado.param physynth.ultraRAMOptOutput=false
--vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
-g 
--profile_kernel data:all:all:all 
--remote_ip_cache /home/centos/FPGA_accelerated_CNN/.ipcache 
--output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int 
--log_dir /home/centos/FPGA_accelerated_CNN/logs/link 
--report_dir /home/centos/FPGA_accelerated_CNN/reports/link 
--config /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini 
-k /home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/centos/FPGA_accelerated_CNN/_x/link 
--no-info 
--iprepo /home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0 
--messageDb /home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb 
/home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini
advanced.param compiler.lockFlowCritSlackThreshold=0 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param compiler.vppCurrentWorkingDir=/home/centos/FPGA_accelerated_CNN 
advanced.misc BinaryName=vdot.hw 
connectivity.nk vdot:2:vdot_1.vdot_2 
vivado.param hd.routingContainmentAreaExpansion=true 
vivado.param hd.supportClockNetCrossDiffReconfigurablePartitions=1 
vivado.param bitstream.enablePR=4123 
vivado.param physynth.ultraRAMOptOutput=false 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} 
vivado.param synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 12 May 2021 09:02:57
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 12 May 2021 09:05:04
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 12 May 2021 09:05:04
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:333
   timestamp: 12 May 2021 09:05:04
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:503
   timestamp: 12 May 2021 09:05:04
   -----------------------
   VPL internal step: create_project -part xcvu9p-flgb2104-2-i -force prj prj
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:566
   timestamp: 12 May 2021 09:05:04
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2_bb_locked.dcp
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:599
   timestamp: 12 May 2021 09:05:18
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module cl
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:605
   timestamp: 12 May 2021 09:05:18
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top cl
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:607
   timestamp: 12 May 2021 09:05:18
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list WRAPPER_INST/CL:my_rm]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:618
   timestamp: 12 May 2021 09:05:18
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1349
   timestamp: 12 May 2021 09:05:18
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/centos/FPGA_accelerated_CNN/.ipcache
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1359
   timestamp: 12 May 2021 09:06:09
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/cl.bd -of_objects my_rm
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 12 May 2021 09:06:09
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files cl.bd]
   File: vpl.tcl:190
   timestamp: 12 May 2021 09:06:32
   -----------------------
   VPL internal step: report locked IPs
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1935
   timestamp: 12 May 2021 09:07:51
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 12 May 2021 09:07:51
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:226
   timestamp: 12 May 2021 09:07:52
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/slr_floorplan.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 12 May 2021 09:07:52
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_synth_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 12 May 2021 09:07:52
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_clocks_aws.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 12 May 2021 09:07:52
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/cl_ddr.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 12 May 2021 09:07:52
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:276
   timestamp: 12 May 2021 09:07:52
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:288
   timestamp: 12 May 2021 09:07:57
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/profile_postlink.tcl
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1162
   timestamp: 12 May 2021 09:07:57
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:298
   timestamp: 12 May 2021 09:07:57
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:302
   timestamp: 12 May 2021 09:07:57
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files cl.bd]
   File: vpl.tcl:327
   timestamp: 12 May 2021 09:07:57
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files cl.bd]]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1224
   timestamp: 12 May 2021 09:11:30
   -----------------------
   VPL internal step: writing user synth clock constraints in output/cl_ooc_copy.xdc
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1402
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: add_files output/cl_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1406
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/slr_floorplan_parent_assignment.xdc -fileset [current_fileset -constrset]
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:2988
   timestamp: 12 May 2021 09:13:01
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:2456
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:362
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:374
   timestamp: 12 May 2021 09:13:01
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:417
   timestamp: 12 May 2021 09:13:10
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 4  
   File: vpl.tcl:465
   timestamp: 12 May 2021 09:13:10
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:3703
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1749
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_debug_bridge_0_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_feature_rom_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_feature_rom_ctrl_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_regslice_profile_pipe_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_downsize_profile_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_regslice_profile_null_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_HIP_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_axi_clk_metadata_ocl_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_axi_clk_metadata_pcis_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_fifo_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_feature_rom_mmu_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_ii_level0_wire_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_aws_0_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_reg_slice2_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_reg_slice_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_mon3_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_mon2_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_mon1_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_mon0_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_hub_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_dpa_cdc_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_xbar_5_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_clk_extra_a1_125Mhz_reset_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_clk_extra_b0_250Mhz_reset_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_clk_extra_c0_500Mhz_reset_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_clk_main_a0_250Mhz_reset_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_util_vector_logic_0_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_util_vector_logic_1_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_regslice_h2c_dw512_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_xbar_2_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_ddr4_mem01_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_ddr4_mem02_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_psr_aclk_SLR2_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_psr_aclk1_SLR1_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_psr_aclk1_SLR2_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_s00_axi_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_2_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_xbar_3_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_vdot_2_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_vdot_1_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_5847_lut_buffer_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_5847_xsdbm_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_ddr4_mem00_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_s02_axi_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_psr_aclk_SLR1_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_3_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_psr_aclk_SLR0_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m03_regslice_2_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_s00_regslice_2_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_1_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_pc_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m02_regslice_2_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_s01_axi_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_interconnect_ddr4_mem03_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_S00_AXI_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_S01_AXI_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_S02_AXI_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_aws_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_calib_reduce_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_DDR4_MEM00_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_DDR4_MEM01_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_DDR4_MEM02_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run bd_3329_vip_DDR4_MEM03_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_s00_regslice_3_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m00_regslice_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_4_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m01_regslice_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_5_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m02_regslice_3_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_6_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m03_regslice_3_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_7_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m04_regslice_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_8_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_m05_regslice_0_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: launched run cl_auto_cc_9_synth_1
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 12 May 2021 10:12:39
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1    
   File: vpl.tcl:533
   timestamp: 12 May 2021 10:12:39
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:688
   timestamp: 12 May 2021 12:56:23
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/.local/ocl_util.tcl:802
   timestamp: 12 May 2021 12:56:26
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 12 May 2021 12:56:28
cmd: /opt/Xilinx/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 12 May 2021 12:56:28
cmd: cf2sw -a /home/centos/FPGA_accelerated_CNN/_x/link/int/address_map.xml -sdsl /home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat -xclbin /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml -rtd /home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd -o /home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 12 May 2021 12:56:29
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 12 May 2021 12:56:29
cmd: /opt/Xilinx/Vitis/2020.1/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/routed.dcp --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd --append-section :JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml --add-section SYSTEM_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2 --output /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 12 May 2021 12:56:30
cmd: /opt/Xilinx/Vitis/2020.1/bin/xclbinutil --quiet --force --info /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin.info --input /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 12 May 2021 12:56:32
cmd: /opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 12 May 2021 12:56:32
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 12 May 2021 12:56:32
output: /home/centos/FPGA_accelerated_CNN/reports/link/system_estimate_vdot.hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 12 May 2021 12:56:32
