/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [15:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_7z ? celloutsig_1_16z[3] : celloutsig_1_7z;
  assign celloutsig_0_1z = ~((in_data[68] | celloutsig_0_0z[1]) & (celloutsig_0_0z[13] | in_data[68]));
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_1z) & (celloutsig_1_3z[2] | celloutsig_1_4z));
  assign celloutsig_1_8z = celloutsig_1_0z[0] | in_data[121];
  assign celloutsig_1_17z = in_data[147] | celloutsig_1_7z;
  assign celloutsig_1_4z = ~(celloutsig_1_3z[7] ^ celloutsig_1_2z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z ^ celloutsig_1_8z);
  assign celloutsig_1_3z = celloutsig_1_0z[9:0] + { in_data[133:127], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[139:138], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z } + { in_data[149:144], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_12z[7:3], celloutsig_1_14z } / { 1'h1, celloutsig_1_0z[9:5], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_7z[5:0] >= celloutsig_0_2z[5:0];
  assign celloutsig_0_10z = celloutsig_0_2z[7:1] > celloutsig_0_5z;
  assign celloutsig_1_7z = { celloutsig_1_0z[8:0], celloutsig_1_4z } > { celloutsig_1_3z[9:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = ! { in_data[158:141], celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[34:32] || in_data[86:84];
  assign celloutsig_1_2z = celloutsig_1_0z[11:5] || in_data[150:144];
  assign celloutsig_0_7z = celloutsig_0_6z[18:6] % { 1'h1, celloutsig_0_0z[7:4], celloutsig_0_4z };
  assign celloutsig_1_19z = ~ { celloutsig_1_12z[7:1], celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_4z = ~ celloutsig_0_2z[10:3];
  assign celloutsig_1_1z = in_data[138] & in_data[99];
  assign celloutsig_1_5z = celloutsig_1_2z & celloutsig_1_0z[0];
  assign celloutsig_0_0z = in_data[26:12] >> in_data[65:51];
  assign celloutsig_0_3z = { celloutsig_0_0z[14:4], celloutsig_0_1z } >> { celloutsig_0_0z[11:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_10z[5:4], celloutsig_1_8z, celloutsig_1_6z } >> { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_13z = in_data[67:61] - { celloutsig_0_7z[7:5], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_5z = in_data[48:42] ~^ celloutsig_0_2z[14:8];
  assign celloutsig_0_6z = { celloutsig_0_0z[12:0], celloutsig_0_0z } ~^ { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_3z[5:4], celloutsig_0_1z } ~^ { celloutsig_0_3z[4], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[183:172] ~^ in_data[163:152];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } ~^ { in_data[185:180], celloutsig_1_3z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[27:12];
  assign { out_data[128], out_data[104:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
