<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="ov5640_pip">
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_7bo1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_7bo1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|clock_pll:u_clock_pll|altpll:altpll_component" CBX_FILE_NAME="clock_pll_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_7bo1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" CBX_FILE_NAME="dcfifo_7bo1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ov5640_pip|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" CBX_FILE_NAME="Sdram_PLL_altpll.v"/>
	</PROJECT>
</LOG_ROOT>
