# TempestCache




TempestCache: Adaptive Cache Intelligence for the Modern Data Storm

##### A Lightweight, Pattern-Aware Cache Framework with Coordinated Hot Data Management
**TempestCache** is a lightweight, pattern-aware cache optimization framework for modern multi-core systems. It integrates frequency decay, pattern detection, and prefetch-LRU coordination for adaptive memory management.

![logo](assets/logo.png)

## ğŸ” Key Features

- **Time-decayed frequency tracking** using Q4.4 fixed-point arithmetic
- **Access pattern classification** (Hot / Periodic / Normal) with just 4â€“8 history entries
- **Temporary-Hot (T-H) tagging** for coordinated prefetch and replacement
- **Multi-bank memory support** for scalable cache partitioning

## ğŸ— Code Structure

```bash
TempestCache/
â”œâ”€â”€ rtl/                    # Verilog/SystemVerilog modules
â”‚   â”œâ”€â”€ cache_core.sv
â”‚   â”œâ”€â”€ freq_tracker.sv
â”‚   â”œâ”€â”€ pattern_detector.sv
â”‚   â””â”€â”€ th_tag_logic.sv
â”œâ”€â”€ sim/                    # Simulation & testbench (Verilog)
â”‚   â”œâ”€â”€ testbench.sv
â”‚   â””â”€â”€ mem_trace.vmh
â”œâ”€â”€ scripts/                # Helper scripts for synthesis or automation
â”‚   â”œâ”€â”€ run_sim.sh
â”‚   â””â”€â”€ analyze.vcs.tcl
â”œâ”€â”€ py_model/               # Python reference model
â”‚   â”œâ”€â”€ cache_model.py
â”‚   â”œâ”€â”€ pattern_tracker.py
â”‚   â””â”€â”€ visualize.py
â”œâ”€â”€ benchmarks/             # Benchmark traces
â”‚   â”œâ”€â”€ spec06/
â”‚   â”œâ”€â”€ mibench/
â”‚   â””â”€â”€ polybench/
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ README.md
â”‚   â””â”€â”€ TempestCache_whitepaper.pdf
â””â”€â”€ LICENSE
