#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 11 22:36:15 2019
# Process ID: 13084
# Current directory: D:/3-Ee/2018/statem/changed_/Top_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6064 D:\3-Ee\2018\statem\changed_\Top_Final\Top_Final.xpr
# Log file: D:/3-Ee/2018/statem/changed_/Top_Final/vivado.log
# Journal file: D:/3-Ee/2018/statem/changed_/Top_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 858.418 ; gain = 207.098
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Wed Dec 11 23:51:56 2019] Launched synth_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/synth_1/runme.log
[Wed Dec 11 23:51:56 2019] Launched impl_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Wed Dec 11 23:52:47 2019] Launched synth_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/synth_1/runme.log
[Wed Dec 11 23:52:47 2019] Launched impl_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 947.785 ; gain = 16.914
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3A86A
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Thu Dec 12 01:16:24 2019] Launched synth_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/synth_1/runme.log
[Thu Dec 12 01:16:24 2019] Launched impl_1...
Run output will be captured here: D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 689 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U9/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.752 . Memory (MB): peak = 3012.609 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 3012.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3012.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 3155.254 ; gain = 1071.355
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.runs/impl_1/CPU_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB3A86A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 02:48:24 2019...
