ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB123:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              		.cfi_def_cfa_offset 40
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0493     		str	r3, [sp, #16]
  42 0008 0593     		str	r3, [sp, #20]
  43 000a 0693     		str	r3, [sp, #24]
  44 000c 0793     		str	r3, [sp, #28]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0193     		str	r3, [sp, #4]
  48 0010 0293     		str	r3, [sp, #8]
  49 0012 0393     		str	r3, [sp, #12]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50              		.loc 1 44 3 is_stmt 1 view .LVU5
  51              		.loc 1 44 18 is_stmt 0 view .LVU6
  52 0014 1548     		ldr	r0, .L9
  53 0016 164A     		ldr	r2, .L9+4
  54 0018 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  55              		.loc 1 45 3 is_stmt 1 view .LVU7
  56              		.loc 1 45 24 is_stmt 0 view .LVU8
  57 001a 4360     		str	r3, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 001c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.Period = 10000;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 001e 42F21072 		movw	r2, #10000
  64 0022 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0024 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 3


  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 0026 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 32 is_stmt 0 view .LVU18
  73 0028 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 51 3 is_stmt 1 view .LVU19
  75              		.loc 1 51 7 is_stmt 0 view .LVU20
  76 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 51 6 view .LVU21
  79 002e 98B9     		cbnz	r0, .L6
  80              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 55 3 is_stmt 1 view .LVU22
  82              		.loc 1 55 34 is_stmt 0 view .LVU23
  83 0030 4FF48053 		mov	r3, #4096
  84 0034 0493     		str	r3, [sp, #16]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 56 3 is_stmt 1 view .LVU24
  86              		.loc 1 56 7 is_stmt 0 view .LVU25
  87 0036 04A9     		add	r1, sp, #16
  88 0038 0C48     		ldr	r0, .L9
  89 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 56 6 view .LVU26
  92 003e 70B9     		cbnz	r0, .L7
  93              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 60 3 is_stmt 1 view .LVU27
  95              		.loc 1 60 37 is_stmt 0 view .LVU28
  96 0040 0023     		movs	r3, #0
  97 0042 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  98              		.loc 1 61 3 is_stmt 1 view .LVU29
  99              		.loc 1 61 38 is_stmt 0 view .LVU30
 100 0044 0293     		str	r3, [sp, #8]
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 101              		.loc 1 62 3 is_stmt 1 view .LVU31
 102              		.loc 1 62 33 is_stmt 0 view .LVU32
 103 0046 0393     		str	r3, [sp, #12]
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 104              		.loc 1 63 3 is_stmt 1 view .LVU33
 105              		.loc 1 63 7 is_stmt 0 view .LVU34
 106 0048 01A9     		add	r1, sp, #4
 107 004a 0848     		ldr	r0, .L9
 108 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 109              	.LVL2:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 4


 110              		.loc 1 63 6 view .LVU35
 111 0050 40B9     		cbnz	r0, .L8
 112              	.L1:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** }
 113              		.loc 1 71 1 view .LVU36
 114 0052 09B0     		add	sp, sp, #36
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 0054 5DF804FB 		ldr	pc, [sp], #4
 119              	.L6:
 120              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 121              		.loc 1 53 5 is_stmt 1 view .LVU37
 122 0058 FFF7FEFF 		bl	Error_Handler
 123              	.LVL3:
 124 005c E8E7     		b	.L2
 125              	.L7:
  58:Core/Src/tim.c ****   }
 126              		.loc 1 58 5 view .LVU38
 127 005e FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0062 EDE7     		b	.L3
 130              	.L8:
  65:Core/Src/tim.c ****   }
 131              		.loc 1 65 5 view .LVU39
 132 0064 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134              		.loc 1 71 1 is_stmt 0 view .LVU40
 135 0068 F3E7     		b	.L1
 136              	.L10:
 137 006a 00BF     		.align	2
 138              	.L9:
 139 006c 00000000 		.word	htim1
 140 0070 002C0140 		.word	1073818624
 141              		.cfi_endproc
 142              	.LFE123:
 144              		.section	.text.MX_TIM2_Init,"ax",%progbits
 145              		.align	1
 146              		.global	MX_TIM2_Init
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	MX_TIM2_Init:
 152              	.LFB124:
  72:Core/Src/tim.c **** /* TIM2 init function */
  73:Core/Src/tim.c **** void MX_TIM2_Init(void)
  74:Core/Src/tim.c **** {
 153              		.loc 1 74 1 is_stmt 1 view -0
 154              		.cfi_startproc
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 5


 155              		@ args = 0, pretend = 0, frame = 32
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 89B0     		sub	sp, sp, #36
 161              		.cfi_def_cfa_offset 40
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 162              		.loc 1 80 3 view .LVU42
 163              		.loc 1 80 26 is_stmt 0 view .LVU43
 164 0004 0023     		movs	r3, #0
 165 0006 0493     		str	r3, [sp, #16]
 166 0008 0593     		str	r3, [sp, #20]
 167 000a 0693     		str	r3, [sp, #24]
 168 000c 0793     		str	r3, [sp, #28]
  81:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169              		.loc 1 81 3 is_stmt 1 view .LVU44
 170              		.loc 1 81 27 is_stmt 0 view .LVU45
 171 000e 0193     		str	r3, [sp, #4]
 172 0010 0293     		str	r3, [sp, #8]
 173 0012 0393     		str	r3, [sp, #12]
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  86:Core/Src/tim.c ****   htim2.Instance = TIM2;
 174              		.loc 1 86 3 is_stmt 1 view .LVU46
 175              		.loc 1 86 18 is_stmt 0 view .LVU47
 176 0014 1448     		ldr	r0, .L19
 177 0016 4FF08042 		mov	r2, #1073741824
 178 001a 0260     		str	r2, [r0]
  87:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 179              		.loc 1 87 3 is_stmt 1 view .LVU48
 180              		.loc 1 87 24 is_stmt 0 view .LVU49
 181 001c 4360     		str	r3, [r0, #4]
  88:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 88 3 is_stmt 1 view .LVU50
 183              		.loc 1 88 26 is_stmt 0 view .LVU51
 184 001e 8360     		str	r3, [r0, #8]
  89:Core/Src/tim.c ****   htim2.Init.Period = 720;
 185              		.loc 1 89 3 is_stmt 1 view .LVU52
 186              		.loc 1 89 21 is_stmt 0 view .LVU53
 187 0020 4FF43472 		mov	r2, #720
 188 0024 C260     		str	r2, [r0, #12]
  90:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 90 3 is_stmt 1 view .LVU54
 190              		.loc 1 90 28 is_stmt 0 view .LVU55
 191 0026 0361     		str	r3, [r0, #16]
  91:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 192              		.loc 1 91 3 is_stmt 1 view .LVU56
 193              		.loc 1 91 32 is_stmt 0 view .LVU57
 194 0028 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 6


  92:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 195              		.loc 1 92 3 is_stmt 1 view .LVU58
 196              		.loc 1 92 7 is_stmt 0 view .LVU59
 197 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 198              	.LVL6:
 199              		.loc 1 92 6 view .LVU60
 200 002e 90B9     		cbnz	r0, .L16
 201              	.L12:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 202              		.loc 1 96 3 is_stmt 1 view .LVU61
 203              		.loc 1 96 34 is_stmt 0 view .LVU62
 204 0030 4FF48053 		mov	r3, #4096
 205 0034 0493     		str	r3, [sp, #16]
  97:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 206              		.loc 1 97 3 is_stmt 1 view .LVU63
 207              		.loc 1 97 7 is_stmt 0 view .LVU64
 208 0036 04A9     		add	r1, sp, #16
 209 0038 0B48     		ldr	r0, .L19
 210 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 211              	.LVL7:
 212              		.loc 1 97 6 view .LVU65
 213 003e 68B9     		cbnz	r0, .L17
 214              	.L13:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 215              		.loc 1 101 3 is_stmt 1 view .LVU66
 216              		.loc 1 101 37 is_stmt 0 view .LVU67
 217 0040 0023     		movs	r3, #0
 218 0042 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 219              		.loc 1 102 3 is_stmt 1 view .LVU68
 220              		.loc 1 102 33 is_stmt 0 view .LVU69
 221 0044 0393     		str	r3, [sp, #12]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 222              		.loc 1 103 3 is_stmt 1 view .LVU70
 223              		.loc 1 103 7 is_stmt 0 view .LVU71
 224 0046 01A9     		add	r1, sp, #4
 225 0048 0748     		ldr	r0, .L19
 226 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 227              	.LVL8:
 228              		.loc 1 103 6 view .LVU72
 229 004e 40B9     		cbnz	r0, .L18
 230              	.L11:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 231              		.loc 1 111 1 view .LVU73
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 7


 232 0050 09B0     		add	sp, sp, #36
 233              		.cfi_remember_state
 234              		.cfi_def_cfa_offset 4
 235              		@ sp needed
 236 0052 5DF804FB 		ldr	pc, [sp], #4
 237              	.L16:
 238              		.cfi_restore_state
  94:Core/Src/tim.c ****   }
 239              		.loc 1 94 5 is_stmt 1 view .LVU74
 240 0056 FFF7FEFF 		bl	Error_Handler
 241              	.LVL9:
 242 005a E9E7     		b	.L12
 243              	.L17:
  99:Core/Src/tim.c ****   }
 244              		.loc 1 99 5 view .LVU75
 245 005c FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247 0060 EEE7     		b	.L13
 248              	.L18:
 105:Core/Src/tim.c ****   }
 249              		.loc 1 105 5 view .LVU76
 250 0062 FFF7FEFF 		bl	Error_Handler
 251              	.LVL11:
 252              		.loc 1 111 1 is_stmt 0 view .LVU77
 253 0066 F3E7     		b	.L11
 254              	.L20:
 255              		.align	2
 256              	.L19:
 257 0068 00000000 		.word	htim2
 258              		.cfi_endproc
 259              	.LFE124:
 261              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 262              		.align	1
 263              		.global	HAL_TIM_Base_MspInit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	HAL_TIM_Base_MspInit:
 269              	.LVL12:
 270              	.LFB125:
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 114:Core/Src/tim.c **** {
 271              		.loc 1 114 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 8
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 114 1 is_stmt 0 view .LVU79
 276 0000 00B5     		push	{lr}
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 14, -4
 279 0002 83B0     		sub	sp, sp, #12
 280              		.cfi_def_cfa_offset 16
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 281              		.loc 1 116 3 is_stmt 1 view .LVU80
 282              		.loc 1 116 20 is_stmt 0 view .LVU81
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 8


 283 0004 0368     		ldr	r3, [r0]
 284              		.loc 1 116 5 view .LVU82
 285 0006 244A     		ldr	r2, .L27
 286 0008 9342     		cmp	r3, r2
 287 000a 05D0     		beq	.L25
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 121:Core/Src/tim.c ****     /* TIM1 clock enable */
 122:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 125:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 126:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 127:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 128:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 129:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 130:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 131:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 132:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 288              		.loc 1 137 8 is_stmt 1 view .LVU83
 289              		.loc 1 137 10 is_stmt 0 view .LVU84
 290 000c B3F1804F 		cmp	r3, #1073741824
 291 0010 2DD0     		beq	.L26
 292              	.LVL13:
 293              	.L21:
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 142:Core/Src/tim.c ****     /* TIM2 clock enable */
 143:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 146:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 147:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c **** }
 294              		.loc 1 152 1 view .LVU85
 295 0012 03B0     		add	sp, sp, #12
 296              		.cfi_remember_state
 297              		.cfi_def_cfa_offset 4
 298              		@ sp needed
 299 0014 5DF804FB 		ldr	pc, [sp], #4
 300              	.LVL14:
 301              	.L25:
 302              		.cfi_restore_state
 122:Core/Src/tim.c **** 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 9


 303              		.loc 1 122 5 is_stmt 1 view .LVU86
 304              	.LBB2:
 122:Core/Src/tim.c **** 
 305              		.loc 1 122 5 view .LVU87
 122:Core/Src/tim.c **** 
 306              		.loc 1 122 5 view .LVU88
 307 0018 204B     		ldr	r3, .L27+4
 308 001a 9A69     		ldr	r2, [r3, #24]
 309 001c 42F40062 		orr	r2, r2, #2048
 310 0020 9A61     		str	r2, [r3, #24]
 122:Core/Src/tim.c **** 
 311              		.loc 1 122 5 view .LVU89
 312 0022 9B69     		ldr	r3, [r3, #24]
 313 0024 03F40063 		and	r3, r3, #2048
 314 0028 0093     		str	r3, [sp]
 122:Core/Src/tim.c **** 
 315              		.loc 1 122 5 view .LVU90
 316 002a 009B     		ldr	r3, [sp]
 317              	.LBE2:
 122:Core/Src/tim.c **** 
 318              		.loc 1 122 5 view .LVU91
 125:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 319              		.loc 1 125 5 view .LVU92
 320 002c 0022     		movs	r2, #0
 321 002e 1146     		mov	r1, r2
 322 0030 1820     		movs	r0, #24
 323              	.LVL15:
 125:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 324              		.loc 1 125 5 is_stmt 0 view .LVU93
 325 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 326              	.LVL16:
 126:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 327              		.loc 1 126 5 is_stmt 1 view .LVU94
 328 0036 1820     		movs	r0, #24
 329 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 330              	.LVL17:
 127:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 331              		.loc 1 127 5 view .LVU95
 332 003c 0022     		movs	r2, #0
 333 003e 1146     		mov	r1, r2
 334 0040 1920     		movs	r0, #25
 335 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 336              	.LVL18:
 128:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 337              		.loc 1 128 5 view .LVU96
 338 0046 1920     		movs	r0, #25
 339 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 340              	.LVL19:
 129:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 341              		.loc 1 129 5 view .LVU97
 342 004c 0022     		movs	r2, #0
 343 004e 1146     		mov	r1, r2
 344 0050 1A20     		movs	r0, #26
 345 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 346              	.LVL20:
 130:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 347              		.loc 1 130 5 view .LVU98
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 10


 348 0056 1A20     		movs	r0, #26
 349 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 350              	.LVL21:
 131:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 351              		.loc 1 131 5 view .LVU99
 352 005c 0022     		movs	r2, #0
 353 005e 1146     		mov	r1, r2
 354 0060 1B20     		movs	r0, #27
 355 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 356              	.LVL22:
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 357              		.loc 1 132 5 view .LVU100
 358 0066 1B20     		movs	r0, #27
 359 0068 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.LVL23:
 361 006c D1E7     		b	.L21
 362              	.LVL24:
 363              	.L26:
 143:Core/Src/tim.c **** 
 364              		.loc 1 143 5 view .LVU101
 365              	.LBB3:
 143:Core/Src/tim.c **** 
 366              		.loc 1 143 5 view .LVU102
 143:Core/Src/tim.c **** 
 367              		.loc 1 143 5 view .LVU103
 368 006e 03F50433 		add	r3, r3, #135168
 369 0072 DA69     		ldr	r2, [r3, #28]
 370 0074 42F00102 		orr	r2, r2, #1
 371 0078 DA61     		str	r2, [r3, #28]
 143:Core/Src/tim.c **** 
 372              		.loc 1 143 5 view .LVU104
 373 007a DB69     		ldr	r3, [r3, #28]
 374 007c 03F00103 		and	r3, r3, #1
 375 0080 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c **** 
 376              		.loc 1 143 5 view .LVU105
 377 0082 019B     		ldr	r3, [sp, #4]
 378              	.LBE3:
 143:Core/Src/tim.c **** 
 379              		.loc 1 143 5 view .LVU106
 146:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 380              		.loc 1 146 5 view .LVU107
 381 0084 0022     		movs	r2, #0
 382 0086 1146     		mov	r1, r2
 383 0088 1C20     		movs	r0, #28
 384              	.LVL25:
 146:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 385              		.loc 1 146 5 is_stmt 0 view .LVU108
 386 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 387              	.LVL26:
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 388              		.loc 1 147 5 is_stmt 1 view .LVU109
 389 008e 1C20     		movs	r0, #28
 390 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 391              	.LVL27:
 392              		.loc 1 152 1 is_stmt 0 view .LVU110
 393 0094 BDE7     		b	.L21
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 11


 394              	.L28:
 395 0096 00BF     		.align	2
 396              	.L27:
 397 0098 002C0140 		.word	1073818624
 398 009c 00100240 		.word	1073876992
 399              		.cfi_endproc
 400              	.LFE125:
 402              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 403              		.align	1
 404              		.global	HAL_TIM_Base_MspDeInit
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	HAL_TIM_Base_MspDeInit:
 410              	.LVL28:
 411              	.LFB126:
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 155:Core/Src/tim.c **** {
 412              		.loc 1 155 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		.loc 1 155 1 is_stmt 0 view .LVU112
 417 0000 08B5     		push	{r3, lr}
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 3, -8
 420              		.cfi_offset 14, -4
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 421              		.loc 1 157 3 is_stmt 1 view .LVU113
 422              		.loc 1 157 20 is_stmt 0 view .LVU114
 423 0002 0368     		ldr	r3, [r0]
 424              		.loc 1 157 5 view .LVU115
 425 0004 114A     		ldr	r2, .L35
 426 0006 9342     		cmp	r3, r2
 427 0008 03D0     		beq	.L33
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 162:Core/Src/tim.c ****     /* Peripheral clock disable */
 163:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 166:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn);
 167:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 168:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 169:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 428              		.loc 1 174 8 is_stmt 1 view .LVU116
 429              		.loc 1 174 10 is_stmt 0 view .LVU117
 430 000a B3F1804F 		cmp	r3, #1073741824
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 12


 431 000e 13D0     		beq	.L34
 432              	.LVL29:
 433              	.L29:
 175:Core/Src/tim.c ****   {
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 179:Core/Src/tim.c ****     /* Peripheral clock disable */
 180:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 183:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c **** }
 434              		.loc 1 188 1 view .LVU118
 435 0010 08BD     		pop	{r3, pc}
 436              	.LVL30:
 437              	.L33:
 163:Core/Src/tim.c **** 
 438              		.loc 1 163 5 is_stmt 1 view .LVU119
 439 0012 02F56442 		add	r2, r2, #58368
 440 0016 9369     		ldr	r3, [r2, #24]
 441 0018 23F40063 		bic	r3, r3, #2048
 442 001c 9361     		str	r3, [r2, #24]
 166:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 443              		.loc 1 166 5 view .LVU120
 444 001e 1820     		movs	r0, #24
 445              	.LVL31:
 166:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 446              		.loc 1 166 5 is_stmt 0 view .LVU121
 447 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 448              	.LVL32:
 167:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 449              		.loc 1 167 5 is_stmt 1 view .LVU122
 450 0024 1920     		movs	r0, #25
 451 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 452              	.LVL33:
 168:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 453              		.loc 1 168 5 view .LVU123
 454 002a 1A20     		movs	r0, #26
 455 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 456              	.LVL34:
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 457              		.loc 1 169 5 view .LVU124
 458 0030 1B20     		movs	r0, #27
 459 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 460              	.LVL35:
 461 0036 EBE7     		b	.L29
 462              	.LVL36:
 463              	.L34:
 180:Core/Src/tim.c **** 
 464              		.loc 1 180 5 view .LVU125
 465 0038 054A     		ldr	r2, .L35+4
 466 003a D369     		ldr	r3, [r2, #28]
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 13


 467 003c 23F00103 		bic	r3, r3, #1
 468 0040 D361     		str	r3, [r2, #28]
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 469              		.loc 1 183 5 view .LVU126
 470 0042 1C20     		movs	r0, #28
 471              	.LVL37:
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 472              		.loc 1 183 5 is_stmt 0 view .LVU127
 473 0044 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 474              	.LVL38:
 475              		.loc 1 188 1 view .LVU128
 476 0048 E2E7     		b	.L29
 477              	.L36:
 478 004a 00BF     		.align	2
 479              	.L35:
 480 004c 002C0140 		.word	1073818624
 481 0050 00100240 		.word	1073876992
 482              		.cfi_endproc
 483              	.LFE126:
 485              		.global	htim2
 486              		.section	.bss.htim2,"aw",%nobits
 487              		.align	2
 490              	htim2:
 491 0000 00000000 		.space	76
 491      00000000 
 491      00000000 
 491      00000000 
 491      00000000 
 492              		.global	htim1
 493              		.section	.bss.htim1,"aw",%nobits
 494              		.align	2
 497              	htim1:
 498 0000 00000000 		.space	76
 498      00000000 
 498      00000000 
 498      00000000 
 498      00000000 
 499              		.text
 500              	.Letext0:
 501              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h"
 502              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\arm-none-eab
 503              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\arm-none-eab
 504              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 505              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 506              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 507              		.file 8 "Core/Inc/tim.h"
 508              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 509              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 510              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:21     .text.MX_TIM1_Init:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:139    .text.MX_TIM1_Init:0000006c $d
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:497    .bss.htim1:00000000 htim1
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:145    .text.MX_TIM2_Init:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:151    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:257    .text.MX_TIM2_Init:00000068 $d
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:490    .bss.htim2:00000000 htim2
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:262    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:268    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:397    .text.HAL_TIM_Base_MspInit:00000098 $d
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:403    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:409    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:480    .text.HAL_TIM_Base_MspDeInit:0000004c $d
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:487    .bss.htim2:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccMoz9BV.s:494    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
