# A more detailed description of the manifest format `Bender.yml` can be found here:
# https://github.com/pulp-platform/bender#manifest-format-benderyml

package:
  name: zeroHETI
  authors:
    - "Antti Nurmi <antti.nurmi@tuni.fi>"

dependencies:
  rt-ibex: { git: "https://github.com/soc-hub-fi/rt-ibex.git", rev: "8763d58e15cf3f92c2fe6e8745631f6fdb04361f" }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", rev: "9afda9abb565971649c2aa0985639c096f351171" }
  riscv-dbg: { git: "https://github.com/pulp-platform/riscv-dbg.git", version: 0.8.1 }
  apb_uart: { git: "https://github.com/pulp-platform/apb_uart.git", version: 0.2.1 }
  obi: { git: "https://github.com/pulp-platform/obi.git", version: 0.1.7 }
  vbench: { git: "https://github.com/ANurmi/vbench", rev: "main" }

sources:
  - target: rtl
    files:
      - rtl/vendor/pulp_i2c/i2c_master_bit_ctrl.sv
      - rtl/vendor/pulp_i2c/i2c_master_byte_ctrl.sv
      - rtl/vendor/pulp_i2c/apb_i2c.sv
      - rtl/zeroheti_pkg.sv
      - rtl/mock_uart.sv
      - rtl/apb_mtimer.sv
      - rtl/obi_hetic.sv
      - rtl/obi_sram_intf.sv
      - rtl/obi_cut_intf.sv
      - rtl/obi_to_apb_intf.sv
      - rtl/irq_arbiter.sv
      - rtl/irq_gateway.sv
      - rtl/zeroheti_dbg_wrapper.sv
      - rtl/zeroheti_core.sv
      - rtl/zeroheti_top.sv
  - target: fpga
    files:
      - fpga/rtl/prim_clock_gating.sv
      - fpga/rtl/zeroheti_pynq.sv

vendor_package:
  - name: pulp_i2c
    target_dir: rtl/vendor/pulp_i2c
    upstream: { git: "https://github.com/pulp-platform/apb_i2c.git", rev: "84855413cc2c8e70209ee7f168a0225d3c5914a1"}
    include_from_upstream:
      - i2c_master_bit_ctrl.sv
      - i2c_master_byte_ctrl.sv
      - apb_i2c.sv


