Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 29 19:33:22 2021
| Host         : LAPTOP-V98SO6BT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: c1/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.094        0.000                      0                  150        0.261        0.000                      0                  150        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.094        0.000                      0                  150        0.261        0.000                      0                  150        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.812%)  route 2.429ns (73.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.664     8.419    db2/p_0_in
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.428    14.799    db2/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[0]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.524    14.513    db2/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.812%)  route 2.429ns (73.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.664     8.419    db2/p_0_in
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.428    14.799    db2/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[1]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.524    14.513    db2/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.812%)  route 2.429ns (73.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.664     8.419    db2/p_0_in
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.428    14.799    db2/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[2]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.524    14.513    db2/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.890ns (26.812%)  route 2.429ns (73.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.664     8.419    db2/p_0_in
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.428    14.799    db2/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  db2/r_Count_reg[3]/C
                         clock pessimism              0.273    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.524    14.513    db2/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.890ns (27.052%)  route 2.400ns (72.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.635     8.389    db2/p_0_in
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.432    14.803    db2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[12]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.524    14.517    db2/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.890ns (27.052%)  route 2.400ns (72.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.635     8.389    db2/p_0_in
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.432    14.803    db2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[13]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.524    14.517    db2/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.890ns (27.052%)  route 2.400ns (72.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.635     8.389    db2/p_0_in
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.432    14.803    db2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[14]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.524    14.517    db2/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 db2/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.890ns (27.052%)  route 2.400ns (72.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.548     5.099    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.617 r  db2/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.301    db2/r_Count_reg[8]
    SLICE_X55Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.425 f  db2/r_State_i_4__0/O
                         net (fo=2, routed)           0.676     7.101    db2/r_State_i_4__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.225 f  db2/r_Count[0]_i_3__0/O
                         net (fo=1, routed)           0.406     7.631    db2/r_Count[0]_i_3__0_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.755 r  db2/r_Count[0]_i_1__0/O
                         net (fo=18, routed)          0.635     8.389    db2/p_0_in
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.432    14.803    db2/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  db2/r_Count_reg[15]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.524    14.517    db2/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 db3/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.890ns (27.289%)  route 2.371ns (72.711%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.609     5.160    db3/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  db3/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.518     5.678 r  db3/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.362    db3/r_Count_reg[8]
    SLICE_X61Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.486 f  db3/r_State_i_4__1/O
                         net (fo=2, routed)           0.554     7.039    db3/r_State_i_4__1_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  db3/r_Count[0]_i_3__1/O
                         net (fo=1, routed)           0.406     7.570    db3/r_Count[0]_i_3__1_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.694 r  db3/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.728     8.422    db3/p_0_in
    SLICE_X60Y80         FDRE                                         r  db3/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.494    14.865    db3/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  db3/r_Count_reg[16]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y80         FDRE (Setup_fdre_C_R)       -0.524    14.579    db3/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 db3/r_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.890ns (27.289%)  route 2.371ns (72.711%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.609     5.160    db3/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  db3/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.518     5.678 r  db3/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.683     6.362    db3/r_Count_reg[8]
    SLICE_X61Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.486 f  db3/r_State_i_4__1/O
                         net (fo=2, routed)           0.554     7.039    db3/r_State_i_4__1_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.163 f  db3/r_Count[0]_i_3__1/O
                         net (fo=1, routed)           0.406     7.570    db3/r_Count[0]_i_3__1_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.694 r  db3/r_Count[0]_i_1__1/O
                         net (fo=18, routed)          0.728     8.422    db3/p_0_in
    SLICE_X60Y80         FDRE                                         r  db3/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.494    14.865    db3/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  db3/r_Count_reg[17]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y80         FDRE (Setup_fdre_C_R)       -0.524    14.579    db3/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.552     1.465    db1/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  db1/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db1/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.724    db1/r_Count_reg[3]
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  db1/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.832    db1/r_Count_reg[0]_i_2_n_4
    SLICE_X55Y77         FDRE                                         r  db1/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.819     1.978    db1/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  db1/r_Count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.105     1.570    db1/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db4/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.580     1.493    db4/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  db4/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  db4/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.752    db4/r_Count_reg[3]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  db4/r_Count_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.860    db4/r_Count_reg[0]_i_2__2_n_4
    SLICE_X59Y77         FDRE                                         r  db4/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.847     2.005    db4/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  db4/r_Count_reg[3]/C
                         clock pessimism             -0.511     1.493    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.105     1.598    db4/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.553     1.466    db1/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  db1/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db1/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.727    db1/r_Count_reg[11]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  db1/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    db1/r_Count_reg[8]_i_1_n_4
    SLICE_X55Y79         FDRE                                         r  db1/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.822     1.980    db1/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  db1/r_Count_reg[11]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    db1/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db4/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.581     1.494    db4/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  db4/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  db4/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.755    db4/r_Count_reg[11]
    SLICE_X59Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  db4/r_Count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.863    db4/r_Count_reg[8]_i_1__2_n_4
    SLICE_X59Y79         FDRE                                         r  db4/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.849     2.007    db4/clk_IBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  db4/r_Count_reg[11]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.105     1.599    db4/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db4/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.582     1.495    db4/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  db4/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  db4/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.757    db4/r_Count_reg[15]
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  db4/r_Count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.865    db4/r_Count_reg[12]_i_1__2_n_4
    SLICE_X59Y80         FDRE                                         r  db4/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     2.008    db4/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  db4/r_Count_reg[15]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.105     1.600    db4/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db1/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.554     1.467    db1/clk_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  db1/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db1/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.729    db1/r_Count_reg[15]
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  db1/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    db1/r_Count_reg[12]_i_1_n_4
    SLICE_X55Y80         FDRE                                         r  db1/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.822     1.981    db1/clk_IBUF_BUFG
    SLICE_X55Y80         FDRE                                         r  db1/r_Count_reg[15]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X55Y80         FDRE (Hold_fdre_C_D)         0.105     1.572    db1/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 db2/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.556     1.469    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  db2/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.759    db2/r_Count_reg[10]
    SLICE_X54Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  db2/r_Count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.869    db2/r_Count_reg[8]_i_1__0_n_5
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.824     1.983    db2/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  db2/r_Count_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.134     1.603    db2/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 db3/r_Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/r_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.580     1.493    db3/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  db3/r_Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  db3/r_Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.783    db3/r_Count_reg[10]
    SLICE_X60Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  db3/r_Count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.893    db3/r_Count_reg[8]_i_1__1_n_5
    SLICE_X60Y78         FDRE                                         r  db3/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.848     2.006    db3/clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  db3/r_Count_reg[10]/C
                         clock pessimism             -0.512     1.493    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.134     1.627    db3/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 db3/r_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/r_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.578     1.491    db3/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  db3/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  db3/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.781    db3/r_Count_reg[2]
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  db3/r_Count_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.891    db3/r_Count_reg[0]_i_2__1_n_5
    SLICE_X60Y76         FDRE                                         r  db3/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.845     2.003    db3/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  db3/r_Count_reg[2]/C
                         clock pessimism             -0.511     1.491    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.134     1.625    db3/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 db2/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/r_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.555     1.468    db2/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  db2/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  db2/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.759    db2/r_Count_reg[6]
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  db2/r_Count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.869    db2/r_Count_reg[4]_i_1__0_n_5
    SLICE_X54Y81         FDRE                                         r  db2/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.823     1.982    db2/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  db2/r_Count_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.134     1.602    db2/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    c1/clk_track_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    c1/r_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y77    db1/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79    db1/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79    db1/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y80    db1/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78    db1/r_Count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78    db1/r_Count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78    db1/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    db2/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    db2/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84    db2/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y81    db2/r_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y81    db2/r_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y81    db2/r_Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    db2/r_Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    db2/r_Count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y81    db4/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y81    db1/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79    db1/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79    db1/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80    db1/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78    db1/r_Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78    db1/r_Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78    db1/r_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79    db1/r_Count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79    db1/r_Count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79    db1/r_State_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y80    db2/r_Count_reg[0]/C



