// SPDX-License-Identifier: GPL-2.0-only
/*
 * Fixed-target TH1520 DSI0 / TL060FVXS07 terminal DRM bridge for bring-up.
 * Reuses the board-verified DSI diagnostic; VPG is always disabled here.
 * Register definitions and D-PHY test sequence derived from RevyOS
 * drivers/gpu/drm/verisilicon/dw_mipi_dsi.c (VeriSilicon, 2020, GPL-2.0)
 * and drivers/phy/synopsys/phy-dw-mipi-dphy.c (GPL-2.0+).
 * Uses the existing VO clock provider. The CRTC owns the DPU pixel clock;
 * this bridge owns only DSI clocks/gates. Backlight remains independent.
 */
#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/iopoll.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <drm/drm_mipi_dsi.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_bridge.h>
#include <drm/drm_connector.h>
#include <drm/drm_modes.h>
#include <drm/drm_probe_helper.h>
#include <uapi/linux/media-bus-format.h>
#include "vs_th1520_dsi0.h"

#define DSI_BASE 0xffef500000ULL
#define DSI_SIZE 0x10000
#define VO_BASE  0xffef528000ULL
#define DSI_VERSION 0x00
#define DSI_PWR_UP 0x04
#define DSI_CLKMGR_CFG 0x08
#define DSI_PCKHDL_CFG 0x2c
#define DSI_GEN_VCID 0x30
#define DSI_MODE_CFG 0x34
#define DSI_CMD_MODE_CFG 0x68
#define DSI_GEN_HDR 0x6c
#define DSI_GEN_PLD_DATA 0x70
#define DSI_CMD_PKT_STATUS 0x74
#define DSI_TO_CNT_CFG 0x78
#define DSI_BTA_TO_CNT 0x8c
#define DSI_LPCLK_CTRL 0x94
#define DSI_PHY_TMR_LPCLK_CFG 0x98
#define DSI_PHY_TMR_CFG 0x9c
#define DSI_PHY_RSTZ 0xa0
#define DSI_PHY_IF_CFG 0xa4
#define DSI_PHY_STATUS 0xb0
#define DSI_PHY_TST_CTRL0 0xb4
#define DSI_PHY_TST_CTRL1 0xb8
#define DSI_INT_ST0 0xbc
#define DSI_INT_ST1 0xc0
#define DSI_INT_MSK0 0xc4
#define DSI_INT_MSK1 0xc8
#define DSI_PHY_TMR_RD_CFG 0xf4
#define GEN_RD_BUSY BIT(6)
#define GEN_RX_EMPTY BIT(4)
#define GEN_TX_FULL BIT(3)
#define GEN_TX_EMPTY BIT(2)
#define GEN_CMD_FULL BIT(1)
#define GEN_CMD_EMPTY BIT(0)
#define PHY_LOCK BIT(0)
#define PHY_CLK_STOP BIT(2)
#define PHY_LANE0_STOP BIT(4)
#define PHY_LANE1_STOP BIT(7)
#define PHY_LANE2_STOP BIT(9)
#define PHY_LANE3_STOP BIT(11)
#define PHY_STOP_ALL (PHY_CLK_STOP | PHY_LANE0_STOP | PHY_LANE1_STOP | \
                      PHY_LANE2_STOP | PHY_LANE3_STOP)
#define VO_DSI0_RESET 0x08
#define VO_DSI0_PHY_CFG 0x74
#define VO_PHY_FREQ_MASK GENMASK(15, 3)

static struct {
    void __iomem *base, *vo;
    struct clk *clks[3];
    unsigned int enabled;
    struct device *dev;
    struct mipi_dsi_host host;
    struct mipi_dsi_device *panel;
    bool region, host_registered, attached, modified, reset_touched, awake;
    u32 saved_reset, saved_phy_cfg;
    struct clk *pixel_gate;
    unsigned long pixel_rate;
    bool pixel_gate_enabled, streaming;
    struct drm_display_mode mode;
} diag;

/* Source clock binding: VO PCLK=12, CFG=14, REFCLK=16. The gates' CCF
 * parent metadata is not the PHY's physical reference frequency; RevyOS
 * explicitly supplies separate 24 MHz oscillator references for that purpose.
 */
static const unsigned int clock_ids[] = {12, 14, 16};
static const char * const clock_names[] = {"pclk", "cfg", "ref"};
static const u32 saved_offsets[] = {
    DSI_CLKMGR_CFG, DSI_PCKHDL_CFG, DSI_GEN_VCID, DSI_MODE_CFG,
    DSI_CMD_MODE_CFG, DSI_TO_CNT_CFG, DSI_BTA_TO_CNT, DSI_LPCLK_CTRL,
    DSI_PHY_TMR_LPCLK_CFG, DSI_PHY_TMR_CFG, DSI_PHY_IF_CFG,
    DSI_PHY_TST_CTRL0, DSI_PHY_TST_CTRL1, DSI_INT_MSK0, DSI_INT_MSK1,
    DSI_PHY_TMR_RD_CFG,
    0x0c, 0x10, 0x14, 0x18, 0x38, 0x3c, 0x40, 0x44,
    0x48, 0x4c, 0x50, 0x54, 0x58, 0x5c, 0x60,
};
static u32 saved_regs[ARRAY_SIZE(saved_offsets)];
static u32 rd(u32 off) { return readl(diag.base + off); }
static void wr(u32 off, u32 val) { writel(val, diag.base + off); }
static void update(u32 off, u32 mask, u32 val)
{
    wr(off, (rd(off) & ~mask) | (val & mask));
}

static void dump_status(const char *stage)
{
    pr_info("th1520-dsi-diag: %s version=%08x power=%x phy=%08x fifo=%08x irq0=%08x irq1=%08x\n",
            stage, rd(DSI_VERSION), rd(DSI_PWR_UP), rd(DSI_PHY_STATUS),
            rd(DSI_CMD_PKT_STATUS), rd(DSI_INT_ST0), rd(DSI_INT_ST1));
}

static void phy_test_write(u8 code, u8 data)
{
    /* Falling edge latches address; subsequent pulse latches data. */
    update(DSI_PHY_TST_CTRL0, BIT(1), BIT(1));
    update(DSI_PHY_TST_CTRL1, GENMASK(7, 0), code);
    update(DSI_PHY_TST_CTRL1, BIT(16), BIT(16));
    update(DSI_PHY_TST_CTRL0, BIT(1), 0);
    update(DSI_PHY_TST_CTRL1, BIT(16), 0);
    update(DSI_PHY_TST_CTRL1, GENMASK(7, 0), data);
    update(DSI_PHY_TST_CTRL0, BIT(1), BIT(1));
    update(DSI_PHY_TST_CTRL0, BIT(1), 0);
}

static int host_attach(struct mipi_dsi_host *host, struct mipi_dsi_device *dsi)
{
    return dsi->channel == 0 && dsi->lanes == 4 &&
           dsi->format == MIPI_DSI_FMT_RGB888 ? 0 : -EINVAL;
}
static int host_detach(struct mipi_dsi_host *host, struct mipi_dsi_device *dsi)
{
    return 0;
}
static ssize_t host_transfer(struct mipi_dsi_host *host,
                             const struct mipi_dsi_msg *msg)
{
    struct mipi_dsi_packet packet;
    u32 val;
    size_t i;
    int ret;

    if (msg->channel || msg->tx_len > 64 || msg->rx_len > 16)
        return -EINVAL;
    ret = mipi_dsi_create_packet(&packet, msg);
    if (ret) return ret;
    for (i = 0; i < packet.payload_length; i += sizeof(val)) {
        ret = readl_poll_timeout(diag.base + DSI_CMD_PKT_STATUS, val,
                                  !(val & GEN_TX_FULL), 10, 50000);
        if (ret) goto timeout;
        val = 0;
        memcpy(&val, packet.payload + i,
               min_t(size_t, sizeof(val), packet.payload_length - i));
        wr(DSI_GEN_PLD_DATA, le32_to_cpu((__force __le32)val));
    }
    ret = readl_poll_timeout(diag.base + DSI_CMD_PKT_STATUS, val,
                              !(val & GEN_CMD_FULL), 10, 50000);
    if (ret) goto timeout;
    wr(DSI_GEN_HDR, packet.header[0] | ((u32)packet.header[1] << 8) |
                    ((u32)packet.header[2] << 16));
    if (msg->rx_len) {
        ret = readl_poll_timeout(diag.base + DSI_CMD_PKT_STATUS, val,
                                  !(val & GEN_RD_BUSY), 10, 50000);
        if (ret) goto timeout;
        for (i = 0; i < msg->rx_len; i += sizeof(val)) {
            ret = readl_poll_timeout(diag.base + DSI_CMD_PKT_STATUS, val,
                                      !(val & GEN_RX_EMPTY), 10, 50000);
            if (ret) goto timeout;
            val = (__force u32)cpu_to_le32(rd(DSI_GEN_PLD_DATA));
            memcpy((u8 *)msg->rx_buf + i, &val,
                   min_t(size_t, sizeof(val), msg->rx_len - i));
        }
        return msg->rx_len;
    }
    ret = readl_poll_timeout(diag.base + DSI_CMD_PKT_STATUS, val,
                             (val & (GEN_CMD_EMPTY | GEN_TX_EMPTY)) ==
                              (GEN_CMD_EMPTY | GEN_TX_EMPTY), 10, 50000);
    if (ret) goto timeout;
    return msg->tx_len;
timeout:
    pr_warn("th1520-dsi-diag: packet type=%02x tx=%zu rx=%zu timed out\n",
            msg->type, msg->tx_len, msg->rx_len);
    dump_status("transfer-timeout");
    return ret;
}
static const struct mipi_dsi_host_ops host_ops = {
    .attach = host_attach, .detach = host_detach, .transfer = host_transfer,
};

static void panel_read(u8 command, size_t count)
{
    u8 data[16] = {0};
    ssize_t ret;

    ret = mipi_dsi_set_maximum_return_packet_size(diag.panel, count);
    if (ret) {
        pr_warn("th1520-dsi-diag: set RX size failed %zd\n", ret);
        return;
    }
    ret = mipi_dsi_dcs_read(diag.panel, command, data, count);
    if (ret > 0)
        pr_info("th1520-dsi-diag: DCS %02x read=%zd data=%*ph\n",
                command, ret, (int)min_t(size_t, ret, sizeof(data)), data);
    else
        pr_warn("th1520-dsi-diag: DCS %02x read failed %zd\n", command, ret);
}

static u32 horizontal_cycles(unsigned int pixels)
{
    return DIV_ROUND_UP_ULL((u64)pixels * 950000000ULL,
                            (u64)diag.pixel_rate * 8);
}

static int start_stream(void)
{
    const struct drm_display_mode *m = &diag.mode;
    int ret;

    if (diag.streaming) return 0;
    diag.pixel_rate = (unsigned long)m->crtc_clock * 1000;
    if (diag.pixel_rate != 148500000) return -EINVAL;
    if (!diag.awake) {
        ret = mipi_dsi_dcs_exit_sleep_mode(diag.panel);
        if (ret < 0) return ret;
        diag.awake = true;
        msleep(120);
        ret = mipi_dsi_dcs_set_display_on(diag.panel);
        if (ret < 0) return ret;
        msleep(30);
    }
    ret = clk_prepare_enable(diag.pixel_gate);
    if (ret) return ret;
    diag.pixel_gate_enabled = true;

    wr(DSI_PWR_UP, 0);
    wr(0x0c, 0); // DPI VC0.
    wr(0x10, 5); // RGB888.
    wr(0x14, BIT(1) | BIT(2)); // Negative VSYNC/HSYNC.
    wr(0x18, (4 << 16) | 4);
    wr(0x3c, m->hdisplay); // VID_PKT_SIZE.
    wr(0x40, 0); wr(0x44, 0); // Burst mode, no null chunks.
    wr(0x48, horizontal_cycles(m->hsync_end - m->hsync_start));
    wr(0x4c, horizontal_cycles(m->htotal - m->hsync_end));
    wr(0x50, horizontal_cycles(m->htotal));
    wr(0x54, m->vsync_end - m->vsync_start);
    wr(0x58, m->vtotal - m->vsync_end);
    wr(0x5c, m->vsync_start - m->vdisplay);
    wr(0x60, m->vdisplay);
    wr(0x38, GENMASK(13, 8) | 2); // Real DPI input, burst video; VPG OFF.
    wr(DSI_LPCLK_CTRL, BIT(0));
    wr(DSI_MODE_CFG, 0);
    wr(DSI_PWR_UP, 1);
    diag.streaming = true;
    pr_info("vs-dsi0: real DPI input enabled, %dx%d pixel=%lu HLINE=%u VPG=OFF\n",
            m->hdisplay, m->vdisplay, diag.pixel_rate, horizontal_cycles(m->htotal));
    dump_status("DRM-stream-start");
    return 0;
}

static void cleanup(void)
{
    unsigned int i;
    if (diag.streaming) {
        wr(DSI_PWR_UP, 0);
        wr(DSI_MODE_CFG, 1);
        wr(DSI_LPCLK_CTRL, 0);
        wr(DSI_PWR_UP, 1);
    }
    if (diag.awake && diag.panel) {
        mipi_dsi_dcs_set_display_off(diag.panel);
        mipi_dsi_dcs_enter_sleep_mode(diag.panel);
        msleep(120);
    }
    if (diag.attached) mipi_dsi_detach(diag.panel);
    if (diag.panel) mipi_dsi_device_unregister(diag.panel);
    if (diag.host_registered) mipi_dsi_host_unregister(&diag.host);
    if (diag.dev) root_device_unregister(diag.dev);
    if (diag.modified) {
        wr(DSI_PWR_UP, 0);
        wr(DSI_PHY_RSTZ, 0);
        for (i = 0; i < ARRAY_SIZE(saved_offsets); ++i)
            wr(saved_offsets[i], saved_regs[i]);
        writel((readl(diag.vo + VO_DSI0_PHY_CFG) & ~VO_PHY_FREQ_MASK) |
               (diag.saved_phy_cfg & VO_PHY_FREQ_MASK), diag.vo + VO_DSI0_PHY_CFG);
    }
    if (diag.reset_touched)
        writel((readl(diag.vo + VO_DSI0_RESET) & ~BIT(0)) |
               (diag.saved_reset & BIT(0)), diag.vo + VO_DSI0_RESET);
    if (diag.pixel_gate_enabled) clk_disable_unprepare(diag.pixel_gate);
    if (!IS_ERR_OR_NULL(diag.pixel_gate)) clk_put(diag.pixel_gate);
    while (diag.enabled) clk_disable_unprepare(diag.clks[--diag.enabled]);
    for (i = 0; i < ARRAY_SIZE(diag.clks); ++i)
        if (!IS_ERR_OR_NULL(diag.clks[i])) clk_put(diag.clks[i]);
    if (diag.base) iounmap(diag.base);
    if (diag.vo) iounmap(diag.vo);
    if (diag.region) release_mem_region(DSI_BASE, DSI_SIZE);
    memset(&diag, 0, sizeof(diag));
}

static int init_hw(void)
{
    struct device_node *vo;
    struct of_phandle_args args = {.args_count = 1};
    struct mipi_dsi_device_info info = {.type = "tl060fvxs07-drm", .channel = 0};
    u32 version, val;
    unsigned int i;
    int ret;

    if (!of_machine_is_compatible("thead,th1520")) return -ENODEV;
    if (!request_mem_region(DSI_BASE, DSI_SIZE, "th1520-dsi-diag")) return -EBUSY;
    diag.region = true;
    diag.base = ioremap(DSI_BASE, DSI_SIZE);
    diag.vo = ioremap(VO_BASE, 0x80);
    if (!diag.base || !diag.vo) { ret = -ENOMEM; goto fail; }
    vo = of_find_compatible_node(NULL, NULL, "thead,th1520-clk-vo");
    if (!vo) { ret = -ENODEV; goto fail; }
    args.np = vo;
    for (i = 0; i < ARRAY_SIZE(clock_ids); ++i) {
        args.args[0] = clock_ids[i];
        diag.clks[i] = of_clk_get_from_provider(&args);
        if (IS_ERR(diag.clks[i])) {
            ret = PTR_ERR(diag.clks[i]); of_node_put(vo); goto fail;
        }
        ret = clk_prepare_enable(diag.clks[i]);
        if (ret) { of_node_put(vo); goto fail; }
        ++diag.enabled;
        pr_info("th1520-dsi-diag: clock %s enabled, CCF rate=%lu\n",
                clock_names[i], clk_get_rate(diag.clks[i]));
    }
    args.args[0] = 28; // DSI0 DPI pixel gate; DPU0 clock remains CRTC-owned.
    diag.pixel_gate = of_clk_get_from_provider(&args);
    of_node_put(vo);
    if (IS_ERR(diag.pixel_gate)) { ret = PTR_ERR(diag.pixel_gate); goto fail; }
    diag.saved_reset = readl(diag.vo + VO_DSI0_RESET);
    writel(diag.saved_reset | BIT(0), diag.vo + VO_DSI0_RESET);
    diag.reset_touched = true;
    usleep_range(10, 20);
    version = rd(DSI_VERSION);
    pr_info("th1520-dsi-diag: DSI0 identification=%08x\n", version);
    if ((version & 0xff000000) != 0x31000000) { ret = -ENODEV; goto fail; }
    /* Reject an already powered or enabled PHY instance. */
    if ((rd(DSI_PWR_UP) & BIT(0)) || (rd(DSI_PHY_RSTZ) & GENMASK(3, 0))) {
        ret = -EBUSY; goto fail;
    }
    diag.saved_phy_cfg = readl(diag.vo + VO_DSI0_PHY_CFG);
    for (i = 0; i < ARRAY_SIZE(saved_offsets); ++i) saved_regs[i] = rd(saved_offsets[i]);
    diag.modified = true;
    wr(DSI_PWR_UP, 0);
    wr(DSI_PHY_RSTZ, 0);
    wr(DSI_INT_MSK0, ~0U); wr(DSI_INT_MSK1, ~0U);
    update(DSI_PHY_TST_CTRL0, BIT(0), BIT(0));
    update(DSI_PHY_TST_CTRL0, BIT(0), 0);
    /* RevyOS 205-Mbit/s table entry: HSFREQ=0x03; config oscillator=24 MHz
     * gives CFGCLKFREQRANGE=(24-17)*4=28. Only DSI0's register is changed. */
    val = FIELD_PREP(GENMASK(9, 3), 0x3a) |
          FIELD_PREP(GENMASK(15, 10), 28);
    writel((diag.saved_phy_cfg & ~VO_PHY_FREQ_MASK) | val, diag.vo + VO_DSI0_PHY_CFG);
    phy_test_write(0xa3, 0x00); // Disable slew-rate calibration, vendor sequence.
    phy_test_write(0xa0, 0x01);
    phy_test_write(0x4a, 0x40); // Enable lane-0 LP bias.
    phy_test_write(0x0e, 0x08); // Proportional charge pump, <1150 Mbps.
    phy_test_write(0x1c, 0x10); // Charge-pump bias.
    wr(DSI_PHY_IF_CFG, (2 << 8) | 3);
    wr(DSI_PHY_TMR_LPCLK_CFG, (62 << 16) | 120);
    wr(DSI_PHY_TMR_CFG, (36 << 16) | 93);
    wr(DSI_PHY_TMR_RD_CFG, 10000);
    wr(DSI_CLKMGR_CFG, (10 << 8) | 6);
    wr(DSI_TO_CNT_CFG, (1000 << 16) | 1000);
    wr(DSI_BTA_TO_CNT, 0xd00);
    wr(DSI_PCKHDL_CFG, BIT(5) | BIT(4) | BIT(3) | BIT(2) | BIT(0));
    wr(DSI_GEN_VCID, 0);
    wr(DSI_CMD_MODE_CFG, BIT(24) | GENMASK(19, 16) | GENMASK(14, 8));
    wr(DSI_MODE_CFG, 1);
    wr(DSI_LPCLK_CTRL, 0);
    wr(DSI_PHY_RSTZ, BIT(2));
    update(DSI_PHY_RSTZ, BIT(0), BIT(0));
    update(DSI_PHY_RSTZ, BIT(1), BIT(1));
    ret = readl_poll_timeout(diag.base + DSI_PHY_STATUS, val,
                              val & PHY_LOCK, 10, 100000);
    if (ret) { dump_status("PLL-unlocked"); goto fail; }
    ret = readl_poll_timeout(diag.base + DSI_PHY_STATUS, val,
                              (val & PHY_STOP_ALL) == PHY_STOP_ALL, 10, 100000);
    if (ret) pr_warn("th1520-dsi-diag: not all lanes in LP11: %08x\n", val);
    wr(DSI_PWR_UP, 1);
    dump_status("command-ready");
    diag.dev = root_device_register("th1520-dsi0-bridge");
    if (IS_ERR(diag.dev)) { ret = PTR_ERR(diag.dev); diag.dev = NULL; goto fail; }
    diag.host.dev = diag.dev;
    diag.host.ops = &host_ops;
    ret = mipi_dsi_host_register(&diag.host);
    if (ret) goto fail;
    diag.host_registered = true;
    diag.panel = mipi_dsi_device_register_full(&diag.host, &info);
    if (IS_ERR(diag.panel)) { ret = PTR_ERR(diag.panel); diag.panel = NULL; goto fail; }
    diag.panel->lanes = 4;
    diag.panel->format = MIPI_DSI_FMT_RGB888;
    diag.panel->mode_flags = MIPI_DSI_MODE_LPM;
    ret = mipi_dsi_attach(diag.panel);
    if (ret) goto fail;
    diag.attached = true;
    pr_info("th1520-dsi-diag: no hardware reset applied; relying on panel power-on reset\n");
    panel_read(0x04, 3);
    panel_read(0x0a, 1);
    ret = mipi_dsi_dcs_exit_sleep_mode(diag.panel);
    pr_info("th1520-dsi-diag: sleep-out write=%d (FIFO completion is not panel acknowledgement)\n", ret);
    if (ret < 0) goto fail;
    diag.awake = true;
    msleep(120);
    panel_read(0x04, 3);
    panel_read(0x0a, 1);
    panel_read(0x0c, 1);
    panel_read(0xda, 1); panel_read(0xdb, 1); panel_read(0xdc, 1);
    {
        ret = mipi_dsi_dcs_set_display_on(diag.panel);
        pr_info("th1520-dsi-diag: display-on write=%d\n", ret);
        if (ret < 0) goto fail;
        msleep(30);
        panel_read(0x0a, 1);
    }
    dump_status("probe-finished-backlight-off");
    return 0;
fail:
    pr_err("th1520-dsi-diag: probe failed: %d\n", ret);
    cleanup();
    return ret;
}

static const struct drm_display_mode panel_mode = {
    .clock = 148500,
    .hdisplay = 1080, .hsync_start = 1195, .hsync_end = 1198, .htotal = 1211,
    .vdisplay = 2160, .vsync_start = 2170, .vsync_end = 2172, .vtotal = 2182,
    .flags = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
    .type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,
};

static int panel_get_modes(struct drm_bridge *bridge, struct drm_connector *connector)
{
    struct drm_display_mode *mode = drm_mode_duplicate(connector->dev, &panel_mode);
    static const u32 format = MEDIA_BUS_FMT_RGB888_1X24;
    int ret;

    if (!mode) return -ENOMEM;
    ret = drm_display_info_set_bus_formats(&connector->display_info, &format, 1);
    if (ret) { drm_mode_destroy(connector->dev, mode); return ret; }
    connector->display_info.bpc = 8;
    connector->display_info.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_DRIVE_POSEDGE;
    drm_mode_set_name(mode);
    drm_mode_probed_add(connector, mode);
    return 1;
}

static enum drm_connector_status panel_detect(struct drm_bridge *bridge,
                                              struct drm_connector *connector)
{
    return connector_status_connected;
}

static enum drm_mode_status panel_mode_valid(struct drm_bridge *bridge,
        const struct drm_display_info *info, const struct drm_display_mode *mode)
{
    return drm_mode_equal(mode, &panel_mode) ? MODE_OK : MODE_BAD;
}

static void panel_mode_set(struct drm_bridge *bridge,
        const struct drm_display_mode *mode, const struct drm_display_mode *adjusted)
{
    diag.mode = *adjusted;
}

static void panel_pre_enable(struct drm_bridge *bridge, struct drm_atomic_commit *state)
{
    int ret = start_stream();
    if (ret) pr_err("vs-dsi0: stream start failed %d\n", ret);
}

static void panel_disable(struct drm_bridge *bridge, struct drm_atomic_commit *state)
{
    if (diag.streaming) {
        wr(DSI_PWR_UP, 0);
        wr(DSI_MODE_CFG, 1);
        wr(DSI_LPCLK_CTRL, 0);
        wr(DSI_PWR_UP, 1);
        diag.streaming = false;
    }
    if (diag.awake) {
        mipi_dsi_dcs_set_display_off(diag.panel);
        mipi_dsi_dcs_enter_sleep_mode(diag.panel);
        msleep(120);
        diag.awake = false;
    }
    if (diag.pixel_gate_enabled) {
        clk_disable_unprepare(diag.pixel_gate);
        diag.pixel_gate_enabled = false;
    }
    pr_info("vs-dsi0: DRM stream disabled; HDMI and backlight untouched\n");
}

static u32 *panel_input_formats(struct drm_bridge *bridge,
        struct drm_bridge_state *bridge_state, struct drm_crtc_state *crtc_state,
        struct drm_connector_state *conn_state, u32 output_fmt, unsigned int *count)
{
    return drm_atomic_helper_bridge_propagate_bus_fmt(bridge, bridge_state,
            crtc_state, conn_state, MEDIA_BUS_FMT_RGB888_1X24, count);
}

static const struct drm_bridge_funcs panel_funcs = {
    .get_modes = panel_get_modes,
    .detect = panel_detect,
    .mode_valid = panel_mode_valid,
    .mode_set = panel_mode_set,
    .atomic_pre_enable = panel_pre_enable,
    .atomic_disable = panel_disable,
    .atomic_get_input_bus_fmts = panel_input_formats,
    .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state,
    .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state,
    .atomic_reset = drm_atomic_helper_bridge_reset,
};

struct vs_dsi0_bridge { struct drm_bridge base; };
static void cleanup_action(void *unused) { cleanup(); }

struct drm_bridge *vs_th1520_dsi0_create(struct device *dev)
{
    struct vs_dsi0_bridge *bridge;
    int ret;

    if (diag.dev) return ERR_PTR(-EBUSY);
    bridge = devm_drm_bridge_alloc(dev, struct vs_dsi0_bridge, base, &panel_funcs);
    if (IS_ERR(bridge)) return ERR_CAST(bridge);
    ret = init_hw();
    if (ret) return ERR_PTR(ret);
    diag.mode = panel_mode;
    drm_mode_set_crtcinfo(&diag.mode, 0);
    ret = devm_add_action_or_reset(dev, cleanup_action, NULL);
    if (ret) return ERR_PTR(ret);
    bridge->base.type = DRM_MODE_CONNECTOR_DSI;
    bridge->base.ops = DRM_BRIDGE_OP_MODES | DRM_BRIDGE_OP_DETECT;
    ret = devm_drm_bridge_add(dev, &bridge->base);
    if (ret) return ERR_PTR(ret);
    return &bridge->base;
}
