/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2010 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 



/*-----------------------------------------------------------------------------
	0xc001e000 HDMI_PHY_CR00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_pdb                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cr_pll_resetb                   : 1;	//     4
} HDMI_PHY_CR00;

/*-----------------------------------------------------------------------------
	0xc001e004 HDMI_PHY_CR01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_mode_sel_resetb              : 1;	//     0
} HDMI_PHY_CR01;

/*-----------------------------------------------------------------------------
	0xc001e008 HDMI_PHY_CR02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_tmr_scale                    : 2;	//  0: 1
} HDMI_PHY_CR02;

/*-----------------------------------------------------------------------------
	0xc001e00c HDMI_PHY_CR03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_icp_adj                      : 3;	//  0: 2
} HDMI_PHY_CR03;

/*-----------------------------------------------------------------------------
	0xc001e010 HDMI_PHY_CR04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_test                         : 1;	//     0
} HDMI_PHY_CR04;

/*-----------------------------------------------------------------------------
	0xc001e014 HDMI_PHY_CR05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_kvco_offset                  : 4;	//  0: 3
} HDMI_PHY_CR05;

/*-----------------------------------------------------------------------------
	0xc001e018 HDMI_PHY_CR06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_man_mode                 : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cr_i2c_pll_mode                 : 1;	//     4
} HDMI_PHY_CR06;

/*-----------------------------------------------------------------------------
	0xc001e01c HDMI_PHY_CR07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_i2c_offset                   : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	cr_i2c_offset_mode              : 1;	//     4
} HDMI_PHY_CR07;

/*-----------------------------------------------------------------------------
	0xc001e020 HDMI_PHY_CR08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_man_run                      : 1;	//     0
} HDMI_PHY_CR08;

/*-----------------------------------------------------------------------------
	0xc001e024 HDMI_PHY_CR09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ref_clk_mode_13_8            : 6;	//  0: 5
} HDMI_PHY_CR09;

/*-----------------------------------------------------------------------------
	0xc001e028 HDMI_PHY_CR10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ref_clk_mode_7_0             : 8;	//  0: 7
} HDMI_PHY_CR10;

/*-----------------------------------------------------------------------------
	0xc001e02c HDMI_PHY_CR11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ldo_pdb                      : 1;	//     0
} HDMI_PHY_CR11;

/*-----------------------------------------------------------------------------
	0xc001e030 HDMI_PHY_CR12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_dig_ldo_pdb                  : 1;	//     0
} HDMI_PHY_CR12;

/*-----------------------------------------------------------------------------
	0xc001e034 HDMI_PHY_CR13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_vbgr_ctrl                    : 3;	//  0: 2
} HDMI_PHY_CR13;

/*-----------------------------------------------------------------------------
	0xc001e038 HDMI_PHY_CR14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_dig_vbgr_ctrl                : 3;	//  0: 2
} HDMI_PHY_CR14;

/*-----------------------------------------------------------------------------
	0xc001e040 HDMI_PHY_EQ00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_pdb                          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_resetb                       : 1;	//     4
} HDMI_PHY_EQ00;

/*-----------------------------------------------------------------------------
	0xc001e044 HDMI_PHY_EQ01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_pt_sel                       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_out_pdb                      : 1,	//     4
	eq_dat_sel                      : 1;	//     5
} HDMI_PHY_EQ01;

/*-----------------------------------------------------------------------------
	0xc001e048 HDMI_PHY_EQ02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_rs_sel                       : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_cs_sel                       : 1;	//     4
} HDMI_PHY_EQ02;

/*-----------------------------------------------------------------------------
	0xc001e04c HDMI_PHY_EQ03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_freeze_l                     : 1,	//     0
	eq_freeze_h                     : 1,	//     1
	_rsvd_00                        : 2,	//  2: 3
	eq_ref_sel                      : 1;	//     4
} HDMI_PHY_EQ03;

/*-----------------------------------------------------------------------------
	0xc001e050 HDMI_PHY_EQ04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_rs                           : 5;	//  0: 4
} HDMI_PHY_EQ04;

/*-----------------------------------------------------------------------------
	0xc001e054 HDMI_PHY_EQ05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_cs                           : 5;	//  0: 4
} HDMI_PHY_EQ05;

/*-----------------------------------------------------------------------------
	0xc001e058 HDMI_PHY_EQ06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_thr_h                        : 8;	//  0: 7
} HDMI_PHY_EQ06;

/*-----------------------------------------------------------------------------
	0xc001e05c HDMI_PHY_EQ07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_thr_l                        : 8;	//  0: 7
} HDMI_PHY_EQ07;

/*-----------------------------------------------------------------------------
	0xc001e060 HDMI_PHY_EQ08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_tot_h                        : 8;	//  0: 7
} HDMI_PHY_EQ08;

/*-----------------------------------------------------------------------------
	0xc001e064 HDMI_PHY_EQ09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_tot_l                        : 8;	//  0: 7
} HDMI_PHY_EQ09;

/*-----------------------------------------------------------------------------
	0xc001e068 HDMI_PHY_EQ10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_ictrl                        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_igmc                         : 2;	//  4: 5
} HDMI_PHY_EQ10;

/*-----------------------------------------------------------------------------
	0xc001e06c HDMI_PHY_EQ11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_cidiv                        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_hldiv                        : 2;	//  4: 5
} HDMI_PHY_EQ11;

/*-----------------------------------------------------------------------------
	0xc001e070 HDMI_PHY_EQ12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_start_frz                    : 8;	//  0: 7
} HDMI_PHY_EQ12;

/*-----------------------------------------------------------------------------
	0xc001e074 HDMI_PHY_EQ13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_avg_width                    : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_af_en                        : 1;	//     4
} HDMI_PHY_EQ13;

/*-----------------------------------------------------------------------------
	0xc001e078 HDMI_PHY_EQ14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_offset_h                     : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	eq_offset_l                     : 3;	//  4: 6
} HDMI_PHY_EQ14;

/*-----------------------------------------------------------------------------
	0xc001e07c HDMI_PHY_EQ15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_out_gm                       : 2;	//  0: 1
} HDMI_PHY_EQ15;

/*-----------------------------------------------------------------------------
	0xc001e080 HDMI_PHY_DR00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_pdb                          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	dr_resetb                       : 1;	//     4
} HDMI_PHY_DR00;

/*-----------------------------------------------------------------------------
	0xc001e084 HDMI_PHY_DR01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_clk_inv_ch0                  : 1,	//     0
	dr_clk_inv_ch1                  : 1,	//     1
	dr_clk_inv_ch2                  : 1;	//     2
} HDMI_PHY_DR01;

/*-----------------------------------------------------------------------------
	0xc001e088 HDMI_PHY_DR02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_man_mode                     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	dr_man_mod_sel                  : 1;	//     4
} HDMI_PHY_DR02;

/*-----------------------------------------------------------------------------
	0xc001e08c HDMI_PHY_DR03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_mode                         : 1;	//     0
} HDMI_PHY_DR03;

/*-----------------------------------------------------------------------------
	0xc001e090 HDMI_PHY_DR04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ictrl                        : 2;	//  0: 1
} HDMI_PHY_DR04;

/*-----------------------------------------------------------------------------
	0xc001e094 HDMI_PHY_DR05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_n1                           : 3;	//  0: 2
} HDMI_PHY_DR05;

/*-----------------------------------------------------------------------------
	0xc001e098 HDMI_PHY_DR06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch0                   : 6;	//  0: 5
} HDMI_PHY_DR06;

/*-----------------------------------------------------------------------------
	0xc001e09c HDMI_PHY_DR07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch1                   : 6;	//  0: 5
} HDMI_PHY_DR07;

/*-----------------------------------------------------------------------------
	0xc001e0a0 HDMI_PHY_DR08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch2                   : 6;	//  0: 5
} HDMI_PHY_DR08;

/*-----------------------------------------------------------------------------
	0xc001e0a4 HDMI_PHY_DR09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_ch0                    : 8;	//  0: 7
} HDMI_PHY_DR09;

/*-----------------------------------------------------------------------------
	0xc001e0a8 HDMI_PHY_DR10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_ch1                    : 8;	//  0: 7
} HDMI_PHY_DR10;

/*-----------------------------------------------------------------------------
	0xc001e0ac HDMI_PHY_DR11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_ch2                    : 8;	//  0: 7
} HDMI_PHY_DR11;

/*-----------------------------------------------------------------------------
	0xc001e0b0 HDMI_PHY_DR12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch0                 : 2;	//  0: 1
} HDMI_PHY_DR12;

/*-----------------------------------------------------------------------------
	0xc001e0b4 HDMI_PHY_DR13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch1                 : 2;	//  0: 1
} HDMI_PHY_DR13;

/*-----------------------------------------------------------------------------
	0xc001e0b8 HDMI_PHY_DR14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch2                 : 2;	//  0: 1
} HDMI_PHY_DR14;

/*-----------------------------------------------------------------------------
	0xc001e0c0 HDMI_PHY_PLL00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_pdb                         : 1,	//     0
	pi_resetb                      : 1;	//     1
} HDMI_PHY_PLL00;

/*-----------------------------------------------------------------------------
	0xc001e0c4 HDMI_PHY_PLL01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_cp_i                        : 2;	//  0: 1
} HDMI_PHY_PLL01;

/*-----------------------------------------------------------------------------
	0xc001e0c8 HDMI_PHY_PLL02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_vco_offset                  : 2;	//  0: 1
} HDMI_PHY_PLL02;

/*-----------------------------------------------------------------------------
	0xc001e0cc HDMI_PHY_PLL03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_pclk_div2                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	pi_pclk_div4                   : 1;	//     4
} HDMI_PHY_PLL03;

/*-----------------------------------------------------------------------------
	0xc001e0d0 HDMI_PHY_PLL04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_div                         : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	pi_pll_dat_sel                 : 1;	//     4
} HDMI_PHY_PLL04;

/*-----------------------------------------------------------------------------
	0xc001e0d4 HDMI_PHY_PLL05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_pdb                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	aud_resetb                      : 1;	//     4
} HDMI_PHY_PLL05;

/*-----------------------------------------------------------------------------
	0xc001e0d8 HDMI_PHY_PLL06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cp_i                        : 2;	//  0: 1
} HDMI_PHY_PLL06;

/*-----------------------------------------------------------------------------
	0xc001e0dc HDMI_PHY_PLL07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_vco_offset                  : 2;	//  0: 1
} HDMI_PHY_PLL07;

/*-----------------------------------------------------------------------------
	0xc001e0e0 HDMI_PHY_PLL08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_dsm_off                     : 1,	//     0
	aud_reg_e_t_mode_en             : 1,	//     1
	aud_reg_e_t_run                 : 1;	//     2
} HDMI_PHY_PLL08;

/*-----------------------------------------------------------------------------
	0xc001e0e4 HDMI_PHY_PLL09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_19_16                   : 4,	//  0: 3
	aud_pll_dat_sel                 : 1;	//     4
} HDMI_PHY_PLL09;

/*-----------------------------------------------------------------------------
	0xc001e0e8 HDMI_PHY_PLL10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_15_8                    : 8;	//  0: 7
} HDMI_PHY_PLL10;

/*-----------------------------------------------------------------------------
	0xc001e0ec HDMI_PHY_PLL11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_7_0                     : 8;	//  0: 7
} HDMI_PHY_PLL11;

/*-----------------------------------------------------------------------------
	0xc001e0f0 HDMI_PHY_PLL12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_19_16                     : 4;	//  0: 3
} HDMI_PHY_PLL12;

/*-----------------------------------------------------------------------------
	0xc001e0f4 HDMI_PHY_PLL13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_15_8                      : 8;	//  0: 7
} HDMI_PHY_PLL13;

/*-----------------------------------------------------------------------------
	0xc001e0f8 HDMI_PHY_PLL14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_7_0                       : 8;	//  0: 7
} HDMI_PHY_PLL14;

/*-----------------------------------------------------------------------------
	0xc001e0fc HDMI_PHY_PLL15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_fs                          : 4,	//  0: 3
	aud_mp                          : 3,	//  4: 6
	aud_wr_en                       : 1;	//     7
} HDMI_PHY_PLL15;

/*-----------------------------------------------------------------------------
	0xc001e100 HDMI_PHY_DBT00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dtb_resetb                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	bert_resetb                     : 1;	//     4
} HDMI_PHY_DBT00;

/*-----------------------------------------------------------------------------
	0xc001e104 HDMI_PHY_DBT01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_run_ch0                    : 1,	//     0
	bert_run_ch1                    : 1,	//     1
	bert_run_ch2                    : 1;	//     2
} HDMI_PHY_DBT01;

/*-----------------------------------------------------------------------------
	0xc001e108 HDMI_PHY_DBT02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_ch_sel                     : 2;	//  0: 1
} HDMI_PHY_DBT02;

/*-----------------------------------------------------------------------------
	0xc001e10c HDMI_PHY_DBT03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_e_run                     : 1;	//     0
} HDMI_PHY_DBT03;

/*-----------------------------------------------------------------------------
	0xc001e110 HDMI_PHY_DBT04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_de_recover                 : 1;	//     0
} HDMI_PHY_DBT04;

/*-----------------------------------------------------------------------------
	0xc001e114 HDMI_PHY_DBT05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_clk_inv                    : 1;	//     0
} HDMI_PHY_DBT05;

/*-----------------------------------------------------------------------------
	0xc001e118 HDMI_PHY_DBT06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_bypass                     : 1;	//     0
} HDMI_PHY_DBT06;

/*-----------------------------------------------------------------------------
	0xc001e11c HDMI_PHY_DBT07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	err_thres                       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	bit_thres                       : 2;	//  4: 5
} HDMI_PHY_DBT07;

/*-----------------------------------------------------------------------------
	0xc001e140 HDMI_PHY_RSV00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pdb_all                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	resetb_all                      : 1;	//     4
} HDMI_PHY_RSV00;

/*-----------------------------------------------------------------------------
	0xc001e144 HDMI_PHY_RSV01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pdb_sel                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	resetb_sel                      : 1;	//     4
} HDMI_PHY_RSV01;

/*-----------------------------------------------------------------------------
	0xc001e148 HDMI_PHY_RSV02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_r_crc                      : 8;	//  0: 7
} HDMI_PHY_RSV02;

/*-----------------------------------------------------------------------------
	0xc001e160 HDMI_PHY_RO00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_mode                     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cr_pll_offset                   : 3;	//  4: 6
} HDMI_PHY_RO00;

/*-----------------------------------------------------------------------------
	0xc001e164 HDMI_PHY_RO01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_lt                           : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cr_ht                           : 1;	//     4
} HDMI_PHY_RO01;

/*-----------------------------------------------------------------------------
	0xc001e168 HDMI_PHY_RO02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_lock                         : 1;	//     0
} HDMI_PHY_RO02;

/*-----------------------------------------------------------------------------
	0xc001e16c HDMI_PHY_RO03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_done                         : 1;	//     0
} HDMI_PHY_RO03;

/*-----------------------------------------------------------------------------
	0xc001e170 HDMI_PHY_RO04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	mode_sel_st                     : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	measure_done_s4                 : 1,	//     4
	tmr_done                        : 1;	//     5
} HDMI_PHY_RO04;

/*-----------------------------------------------------------------------------
	0xc001e174 HDMI_PHY_RO05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_freq_15_8                  : 8;	//  0: 7
} HDMI_PHY_RO05;

/*-----------------------------------------------------------------------------
	0xc001e178 HDMI_PHY_RO06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_freq_7_0                   : 8;	//  0: 7
} HDMI_PHY_RO06;

/*-----------------------------------------------------------------------------
	0xc001e17c HDMI_PHY_RO07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO07;

/*-----------------------------------------------------------------------------
	0xc001e180 HDMI_PHY_RO08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_m_cs                         : 5;	//  0: 4
} HDMI_PHY_RO08;

/*-----------------------------------------------------------------------------
	0xc001e184 HDMI_PHY_RO09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_m_rs                         : 5;	//  0: 4
} HDMI_PHY_RO09;

/*-----------------------------------------------------------------------------
	0xc001e188 HDMI_PHY_RO10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_freeze_flag                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_freeze_fl                    : 1,	//     4
	eq_freeze_fh                    : 1;	//     5
} HDMI_PHY_RO10;

/*-----------------------------------------------------------------------------
	0xc001e18c HDMI_PHY_RO11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO11;

/*-----------------------------------------------------------------------------
	0xc001e190 HDMI_PHY_RO12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO12;

/*-----------------------------------------------------------------------------
	0xc001e194 HDMI_PHY_RO13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO13;

/*-----------------------------------------------------------------------------
	0xc001e198 HDMI_PHY_RO14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO14;

/*-----------------------------------------------------------------------------
	0xc001e19c HDMI_PHY_RO15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO15;

/*-----------------------------------------------------------------------------
	0xc001e1a0 HDMI_PHY_RO16 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_ch0                       : 8;	//  0: 7
} HDMI_PHY_RO16;

/*-----------------------------------------------------------------------------
	0xc001e1a4 HDMI_PHY_RO17 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_ch1                       : 8;	//  0: 7
} HDMI_PHY_RO17;

/*-----------------------------------------------------------------------------
	0xc001e1a8 HDMI_PHY_RO18 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_ch2                       : 8;	//  0: 7
} HDMI_PHY_RO18;

/*-----------------------------------------------------------------------------
	0xc001e1ac HDMI_PHY_RO19 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO19;

/*-----------------------------------------------------------------------------
	0xc001e1b0 HDMI_PHY_RO20 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO20;

/*-----------------------------------------------------------------------------
	0xc001e1b4 HDMI_PHY_RO21 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO21;

/*-----------------------------------------------------------------------------
	0xc001e1b8 HDMI_PHY_RO22 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO22;

/*-----------------------------------------------------------------------------
	0xc001e1bc HDMI_PHY_RO23 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO23;

/*-----------------------------------------------------------------------------
	0xc001e1c0 HDMI_PHY_RO24 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_stat_reg_asf0               : 1;	//     0
} HDMI_PHY_RO24;

/*-----------------------------------------------------------------------------
	0xc001e1c4 HDMI_PHY_RO25 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_19_16              : 4;	//  0: 3
} HDMI_PHY_RO25;

/*-----------------------------------------------------------------------------
	0xc001e1c8 HDMI_PHY_RO26 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_15_8               : 8;	//  0: 7
} HDMI_PHY_RO26;

/*-----------------------------------------------------------------------------
	0xc001e1cc HDMI_PHY_RO27 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_7_0                : 8;	//  0: 7
} HDMI_PHY_RO27;

/*-----------------------------------------------------------------------------
	0xc001e1d0 HDMI_PHY_RO28 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_19_16              : 4;	//  0: 3
} HDMI_PHY_RO28;

/*-----------------------------------------------------------------------------
	0xc001e1d4 HDMI_PHY_RO29 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_15_8               : 8;	//  0: 7
} HDMI_PHY_RO29;

/*-----------------------------------------------------------------------------
	0xc001e1d8 HDMI_PHY_RO30 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_7_0                : 8;	//  0: 7
} HDMI_PHY_RO30;

/*-----------------------------------------------------------------------------
	0xc001e1dc HDMI_PHY_RO31 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        : 4,	//  0: 3
	link_eq_pt_sel                  : 2;	//  4: 5
} HDMI_PHY_RO31;

/*-----------------------------------------------------------------------------
	0xc001e1e0 HDMI_PHY_RO32 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_pi_div                    : 2;	//  0: 1
} HDMI_PHY_RO32;

/*-----------------------------------------------------------------------------
	0xc001e1e4 HDMI_PHY_RO33 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO33;

/*-----------------------------------------------------------------------------
	0xc001e1e8 HDMI_PHY_RO34 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO34;

/*-----------------------------------------------------------------------------
	0xc001e1ec HDMI_PHY_RO35 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO35;

/*-----------------------------------------------------------------------------
	0xc001e1f0 HDMI_PHY_RO36 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_sync_done                  : 1;	//     0
} HDMI_PHY_RO36;

/*-----------------------------------------------------------------------------
	0xc001e1f4 HDMI_PHY_RO37 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_test_res                   : 2;	//  0: 1
} HDMI_PHY_RO37;

/*-----------------------------------------------------------------------------
	0xc001e1f8 HDMI_PHY_RO38 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_num_err_15_8               : 8;	//  0: 7
} HDMI_PHY_RO38;

/*-----------------------------------------------------------------------------
	0xc001e1fc HDMI_PHY_RO39 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_num_err_7_0                : 8;	//  0: 7
} HDMI_PHY_RO39;
#if 0
/*-----------------------------------------------------------------------------
	0xc001e200 HDMI_PHY_CR00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_pdb                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cr_pll_resetb                   : 1;	//     4
} HDMI_PHY_CR00;

/*-----------------------------------------------------------------------------
	0xc001e204 HDMI_PHY_CR01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_mode_sel_resetb              : 1;	//     0
} HDMI_PHY_CR01;

/*-----------------------------------------------------------------------------
	0xc001e208 HDMI_PHY_CR02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_tmr_scale                    : 2;	//  0: 1
} HDMI_PHY_CR02;

/*-----------------------------------------------------------------------------
	0xc001e20c HDMI_PHY_CR03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_icp_adj                      : 3;	//  0: 2
} HDMI_PHY_CR03;

/*-----------------------------------------------------------------------------
	0xc001e210 HDMI_PHY_CR04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_test                         : 1;	//     0
} HDMI_PHY_CR04;

/*-----------------------------------------------------------------------------
	0xc001e214 HDMI_PHY_CR05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_kvco_offset                  : 4;	//  0: 3
} HDMI_PHY_CR05;

/*-----------------------------------------------------------------------------
	0xc001e218 HDMI_PHY_CR06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_man_mode                 : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cr_i2c_pll_mode                 : 1;	//     4
} HDMI_PHY_CR06;

/*-----------------------------------------------------------------------------
	0xc001e21c HDMI_PHY_CR07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_i2c_offset                   : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	cr_i2c_offset_mode              : 1;	//     4
} HDMI_PHY_CR07;

/*-----------------------------------------------------------------------------
	0xc001e220 HDMI_PHY_CR08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_man_run                      : 1;	//     0
} HDMI_PHY_CR08;

/*-----------------------------------------------------------------------------
	0xc001e224 HDMI_PHY_CR09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ref_clk_mode_13_8            : 6;	//  0: 5
} HDMI_PHY_CR09;

/*-----------------------------------------------------------------------------
	0xc001e228 HDMI_PHY_CR10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ref_clk_mode_7_0             : 8;	//  0: 7
} HDMI_PHY_CR10;

/*-----------------------------------------------------------------------------
	0xc001e22c HDMI_PHY_CR11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_ldo_pdb                      : 1;	//     0
} HDMI_PHY_CR11;

/*-----------------------------------------------------------------------------
	0xc001e230 HDMI_PHY_CR12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_dig_ldo_pdb                  : 1;	//     0
} HDMI_PHY_CR12;

/*-----------------------------------------------------------------------------
	0xc001e234 HDMI_PHY_CR13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_vbgr_ctrl                    : 3;	//  0: 2
} HDMI_PHY_CR13;

/*-----------------------------------------------------------------------------
	0xc001e238 HDMI_PHY_CR14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_dig_vbgr_ctrl                : 3;	//  0: 2
} HDMI_PHY_CR14;

/*-----------------------------------------------------------------------------
	0xc001e240 HDMI_PHY_EQ00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_pdb                          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_resetb                       : 1;	//     4
} HDMI_PHY_EQ00;

/*-----------------------------------------------------------------------------
	0xc001e244 HDMI_PHY_EQ01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_pt_sel                       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_out_pdb                      : 1,	//     4
	eq_dat_sel                      : 1;	//     5
} HDMI_PHY_EQ01;

/*-----------------------------------------------------------------------------
	0xc001e248 HDMI_PHY_EQ02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_rs_sel                       : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_cs_sel                       : 1;	//     4
} HDMI_PHY_EQ02;

/*-----------------------------------------------------------------------------
	0xc001e24c HDMI_PHY_EQ03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_freeze_l                     : 1,	//     0
	eq_freeze_h                     : 1,	//     1
	_rsvd_00                        : 2,	//  2: 3
	eq_ref_sel                      : 1;	//     4
} HDMI_PHY_EQ03;

/*-----------------------------------------------------------------------------
	0xc001e250 HDMI_PHY_EQ04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_rs                           : 5;	//  0: 4
} HDMI_PHY_EQ04;

/*-----------------------------------------------------------------------------
	0xc001e254 HDMI_PHY_EQ05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_cs                           : 5;	//  0: 4
} HDMI_PHY_EQ05;

/*-----------------------------------------------------------------------------
	0xc001e258 HDMI_PHY_EQ06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_thr_h                        : 8;	//  0: 7
} HDMI_PHY_EQ06;

/*-----------------------------------------------------------------------------
	0xc001e25c HDMI_PHY_EQ07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_thr_l                        : 8;	//  0: 7
} HDMI_PHY_EQ07;

/*-----------------------------------------------------------------------------
	0xc001e260 HDMI_PHY_EQ08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_tot_h                        : 8;	//  0: 7
} HDMI_PHY_EQ08;

/*-----------------------------------------------------------------------------
	0xc001e264 HDMI_PHY_EQ09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_tot_l                        : 8;	//  0: 7
} HDMI_PHY_EQ09;

/*-----------------------------------------------------------------------------
	0xc001e268 HDMI_PHY_EQ10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_ictrl                        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_igmc                         : 2;	//  4: 5
} HDMI_PHY_EQ10;

/*-----------------------------------------------------------------------------
	0xc001e26c HDMI_PHY_EQ11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_cidiv                        : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_hldiv                        : 2;	//  4: 5
} HDMI_PHY_EQ11;

/*-----------------------------------------------------------------------------
	0xc001e270 HDMI_PHY_EQ12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_start_frz                    : 8;	//  0: 7
} HDMI_PHY_EQ12;

/*-----------------------------------------------------------------------------
	0xc001e274 HDMI_PHY_EQ13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_avg_width                    : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	eq_af_en                        : 1;	//     4
} HDMI_PHY_EQ13;

/*-----------------------------------------------------------------------------
	0xc001e278 HDMI_PHY_EQ14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_offset_h                     : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	eq_offset_l                     : 3;	//  4: 6
} HDMI_PHY_EQ14;

/*-----------------------------------------------------------------------------
	0xc001e27c HDMI_PHY_EQ15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_out_gm                       : 2;	//  0: 1
} HDMI_PHY_EQ15;

/*-----------------------------------------------------------------------------
	0xc001e280 HDMI_PHY_DR00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_pdb                          : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	dr_resetb                       : 1;	//     4
} HDMI_PHY_DR00;

/*-----------------------------------------------------------------------------
	0xc001e284 HDMI_PHY_DR01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_clk_inv_ch0                  : 1,	//     0
	dr_clk_inv_ch1                  : 1,	//     1
	dr_clk_inv_ch2                  : 1;	//     2
} HDMI_PHY_DR01;

/*-----------------------------------------------------------------------------
	0xc001e288 HDMI_PHY_DR02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_man_mode                     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	dr_man_mod_sel                  : 1;	//     4
} HDMI_PHY_DR02;

/*-----------------------------------------------------------------------------
	0xc001e28c HDMI_PHY_DR03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_mode                         : 1;	//     0
} HDMI_PHY_DR03;

/*-----------------------------------------------------------------------------
	0xc001e290 HDMI_PHY_DR04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ictrl                        : 2;	//  0: 1
} HDMI_PHY_DR04;

/*-----------------------------------------------------------------------------
	0xc001e294 HDMI_PHY_DR05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_n1                           : 3;	//  0: 2
} HDMI_PHY_DR05;

/*-----------------------------------------------------------------------------
	0xc001e298 HDMI_PHY_DR06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch0                   : 6;	//  0: 5
} HDMI_PHY_DR06;

/*-----------------------------------------------------------------------------
	0xc001e29c HDMI_PHY_DR07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch1                   : 6;	//  0: 5
} HDMI_PHY_DR07;

/*-----------------------------------------------------------------------------
	0xc001e2a0 HDMI_PHY_DR08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_filter_ch2                   : 6;	//  0: 5
} HDMI_PHY_DR08;

/*-----------------------------------------------------------------------------
	0xc001e2a4 HDMI_PHY_DR09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_c_ch0                  : 8;	//  0: 7
} HDMI_PHY_DR09;

/*-----------------------------------------------------------------------------
	0xc001e2a8 HDMI_PHY_DR10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_c_ch1                  : 8;	//  0: 7
} HDMI_PHY_DR10;

/*-----------------------------------------------------------------------------
	0xc001e2ac HDMI_PHY_DR11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_c_ch2                  : 8;	//  0: 7
} HDMI_PHY_DR11;

/*-----------------------------------------------------------------------------
	0xc001e2b0 HDMI_PHY_DR12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch0                 : 2;	//  0: 1
} HDMI_PHY_DR12;

/*-----------------------------------------------------------------------------
	0xc001e2b4 HDMI_PHY_DR13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch1                 : 2;	//  0: 1
} HDMI_PHY_DR13;

/*-----------------------------------------------------------------------------
	0xc001e2b8 HDMI_PHY_DR14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_phsel_en_ch2                 : 2;	//  0: 1
} HDMI_PHY_DR14;

/*-----------------------------------------------------------------------------
	0xc001e2c0 HDMI_PHY_PLL00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_pdb                         : 1,	//     0
	pi_resetb                      : 1;	//     1
} HDMI_PHY_PLL00;

/*-----------------------------------------------------------------------------
	0xc001e2c4 HDMI_PHY_PLL01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_cp_i                        : 2;	//  0: 1
} HDMI_PHY_PLL01;

/*-----------------------------------------------------------------------------
	0xc001e2c8 HDMI_PHY_PLL02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_vco_offset                  : 2;	//  0: 1
} HDMI_PHY_PLL02;

/*-----------------------------------------------------------------------------
	0xc001e2cc HDMI_PHY_PLL03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_pclk_div2                   : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	pi_pclk_div4                   : 1;	//     4
} HDMI_PHY_PLL03;

/*-----------------------------------------------------------------------------
	0xc001e2d0 HDMI_PHY_PLL04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pi_div                         : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	pi_pll_dat_sel                 : 1;	//     4
} HDMI_PHY_PLL04;

/*-----------------------------------------------------------------------------
	0xc001e2d4 HDMI_PHY_PLL05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_pdb                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	aud_resetb                      : 1;	//     4
} HDMI_PHY_PLL05;

/*-----------------------------------------------------------------------------
	0xc001e2d8 HDMI_PHY_PLL06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cp_i                        : 2;	//  0: 1
} HDMI_PHY_PLL06;

/*-----------------------------------------------------------------------------
	0xc001e2dc HDMI_PHY_PLL07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_vco_offset                  : 2;	//  0: 1
} HDMI_PHY_PLL07;

/*-----------------------------------------------------------------------------
	0xc001e2e0 HDMI_PHY_PLL08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_dsm_off                     : 1,	//     0
	aud_reg_e_t_mode_en             : 1,	//     1
	aud_reg_e_t_run                 : 1;	//     2
} HDMI_PHY_PLL08;

/*-----------------------------------------------------------------------------
	0xc001e2e4 HDMI_PHY_PLL09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_19_16                   : 4,	//  0: 3
	aud_pll_dat_sel                 : 1;	//     4
} HDMI_PHY_PLL09;

/*-----------------------------------------------------------------------------
	0xc001e2e8 HDMI_PHY_PLL10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_15_8                    : 8;	//  0: 7
} HDMI_PHY_PLL10;

/*-----------------------------------------------------------------------------
	0xc001e2ec HDMI_PHY_PLL11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_cts_7_0                     : 8;	//  0: 7
} HDMI_PHY_PLL11;

/*-----------------------------------------------------------------------------
	0xc001e2f0 HDMI_PHY_PLL12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_19_16                     : 4;	//  0: 3
} HDMI_PHY_PLL12;

/*-----------------------------------------------------------------------------
	0xc001e2f4 HDMI_PHY_PLL13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_15_8                      : 8;	//  0: 7
} HDMI_PHY_PLL13;

/*-----------------------------------------------------------------------------
	0xc001e2f8 HDMI_PHY_PLL14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_n_7_0                       : 8;	//  0: 7
} HDMI_PHY_PLL14;

/*-----------------------------------------------------------------------------
	0xc001e2fc HDMI_PHY_PLL15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_fs                          : 4,	//  0: 3
	aud_mp                          : 3,	//  4: 6
	aud_wr_en                       : 1;	//     7
} HDMI_PHY_PLL15;

/*-----------------------------------------------------------------------------
	0xc001e300 HDMI_PHY_DBT00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dtb_resetb                      : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	bert_resetb                     : 1;	//     4
} HDMI_PHY_DBT00;

/*-----------------------------------------------------------------------------
	0xc001e304 HDMI_PHY_DBT01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_run_ch0                    : 1,	//     0
	bert_run_ch1                    : 1,	//     1
	bert_run_ch2                    : 1;	//     2
} HDMI_PHY_DBT01;

/*-----------------------------------------------------------------------------
	0xc001e308 HDMI_PHY_DBT02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_ch_sel                     : 2;	//  0: 1
} HDMI_PHY_DBT02;

/*-----------------------------------------------------------------------------
	0xc001e30c HDMI_PHY_DBT03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_e_run                     : 1;	//     0
} HDMI_PHY_DBT03;

/*-----------------------------------------------------------------------------
	0xc001e310 HDMI_PHY_DBT04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_de_recover                 : 1;	//     0
} HDMI_PHY_DBT04;

/*-----------------------------------------------------------------------------
	0xc001e314 HDMI_PHY_DBT05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_clk_inv                    : 1;	//     0
} HDMI_PHY_DBT05;

/*-----------------------------------------------------------------------------
	0xc001e318 HDMI_PHY_DBT06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_bypass                     : 1;	//     0
} HDMI_PHY_DBT06;

/*-----------------------------------------------------------------------------
	0xc001e31c HDMI_PHY_DBT07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	err_thres                       : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	bit_thres                       : 2;	//  4: 5
} HDMI_PHY_DBT07;

/*-----------------------------------------------------------------------------
	0xc001e340 HDMI_PHY_RSV00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pdb_all                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	resetb_all                      : 1;	//     4
} HDMI_PHY_RSV00;

/*-----------------------------------------------------------------------------
	0xc001e344 HDMI_PHY_RSV01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	pdb_sel                         : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	resetb_sel                      : 1;	//     4
} HDMI_PHY_RSV01;

/*-----------------------------------------------------------------------------
	0xc001e348 HDMI_PHY_RSV02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	reg_r_crc                      : 8;	//  0: 7
} HDMI_PHY_RSV02;

/*-----------------------------------------------------------------------------
	0xc001e360 HDMI_PHY_RO00 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_pll_mode                     : 2,	//  0: 1
	_rsvd_00                        : 2,	//  2: 3
	cr_pll_offset                   : 3;	//  4: 6
} HDMI_PHY_RO00;

/*-----------------------------------------------------------------------------
	0xc001e364 HDMI_PHY_RO01 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_lt                           : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	cr_ht                           : 1;	//     4
} HDMI_PHY_RO01;

/*-----------------------------------------------------------------------------
	0xc001e368 HDMI_PHY_RO02 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_lock                         : 1;	//     0
} HDMI_PHY_RO02;

/*-----------------------------------------------------------------------------
	0xc001e36c HDMI_PHY_RO03 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	cr_done                         : 1;	//     0
} HDMI_PHY_RO03;

/*-----------------------------------------------------------------------------
	0xc001e370 HDMI_PHY_RO04 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	mode_sel_st                     : 3,	//  0: 2
	_rsvd_00                        : 1,	//     3
	measure_done_s4                 : 1,	//     4
	tmr_done                        : 1;	//     5
} HDMI_PHY_RO04;

/*-----------------------------------------------------------------------------
	0xc001e374 HDMI_PHY_RO05 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_freq_15_8                  : 8;	//  0: 7
} HDMI_PHY_RO05;

/*-----------------------------------------------------------------------------
	0xc001e378 HDMI_PHY_RO06 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	tmds_freq_7_0                   : 8;	//  0: 7
} HDMI_PHY_RO06;

/*-----------------------------------------------------------------------------
	0xc001e37c HDMI_PHY_RO07 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO07;

/*-----------------------------------------------------------------------------
	0xc001e380 HDMI_PHY_RO08 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_m_cs                         : 5;	//  0: 4
} HDMI_PHY_RO08;

/*-----------------------------------------------------------------------------
	0xc001e384 HDMI_PHY_RO09 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_m_rs                         : 5;	//  0: 4
} HDMI_PHY_RO09;

/*-----------------------------------------------------------------------------
	0xc001e388 HDMI_PHY_RO10 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	eq_freeze_flag                  : 1,	//     0
	_rsvd_00                        : 3,	//  1: 3
	eq_freeze_fl                    : 1,	//     4
	eq_freeze_fh                    : 1;	//     5
} HDMI_PHY_RO10;

/*-----------------------------------------------------------------------------
	0xc001e38c HDMI_PHY_RO11 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO11;

/*-----------------------------------------------------------------------------
	0xc001e390 HDMI_PHY_RO12 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO12;

/*-----------------------------------------------------------------------------
	0xc001e394 HDMI_PHY_RO13 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO13;

/*-----------------------------------------------------------------------------
	0xc001e398 HDMI_PHY_RO14 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO14;

/*-----------------------------------------------------------------------------
	0xc001e39c HDMI_PHY_RO15 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO15;

/*-----------------------------------------------------------------------------
	0xc001e3a0 HDMI_PHY_RO16 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_c_ch0                     : 8;	//  0: 7
} HDMI_PHY_RO16;

/*-----------------------------------------------------------------------------
	0xc001e3a4 HDMI_PHY_RO17 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_c_ch1                     : 8;	//  0: 7
} HDMI_PHY_RO17;

/*-----------------------------------------------------------------------------
	0xc001e3a8 HDMI_PHY_RO18 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	dr_ph_c_ch2                     : 8;	//  0: 7
} HDMI_PHY_RO18;

/*-----------------------------------------------------------------------------
	0xc001e3ac HDMI_PHY_RO19 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO19;

/*-----------------------------------------------------------------------------
	0xc001e3b0 HDMI_PHY_RO20 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO20;

/*-----------------------------------------------------------------------------
	0xc001e3b4 HDMI_PHY_RO21 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO21;

/*-----------------------------------------------------------------------------
	0xc001e3b8 HDMI_PHY_RO22 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO22;

/*-----------------------------------------------------------------------------
	0xc001e3bc HDMI_PHY_RO23 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO23;

/*-----------------------------------------------------------------------------
	0xc001e3c0 HDMI_PHY_RO24 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	aud_stat_reg_asf0               : 1;	//     0
} HDMI_PHY_RO24;

/*-----------------------------------------------------------------------------
	0xc001e3c4 HDMI_PHY_RO25 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_19_16              : 4;	//  0: 3
} HDMI_PHY_RO25;

/*-----------------------------------------------------------------------------
	0xc001e3c8 HDMI_PHY_RO26 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_15_8               : 8;	//  0: 7
} HDMI_PHY_RO26;

/*-----------------------------------------------------------------------------
	0xc001e3cc HDMI_PHY_RO27 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_7_0                : 8;	//  0: 7
} HDMI_PHY_RO27;

/*-----------------------------------------------------------------------------
	0xc001e3d0 HDMI_PHY_RO28 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_19_16              : 4;	//  0: 3
} HDMI_PHY_RO28;

/*-----------------------------------------------------------------------------
	0xc001e3d4 HDMI_PHY_RO29 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_15_8               : 8;	//  0: 7
} HDMI_PHY_RO29;

/*-----------------------------------------------------------------------------
	0xc001e3d8 HDMI_PHY_RO30 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_aud_cts_7_0                : 8;	//  0: 7
} HDMI_PHY_RO30;

/*-----------------------------------------------------------------------------
	0xc001e3dc HDMI_PHY_RO31 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        : 4,	//  0: 3
	link_eq_pt_sel                  : 2;	//  4: 5
} HDMI_PHY_RO31;

/*-----------------------------------------------------------------------------
	0xc001e3e0 HDMI_PHY_RO32 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	link_pi_div                    : 2;	//  0: 1
} HDMI_PHY_RO32;

/*-----------------------------------------------------------------------------
	0xc001e3e4 HDMI_PHY_RO33 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO33;

/*-----------------------------------------------------------------------------
	0xc001e3e8 HDMI_PHY_RO34 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO34;

/*-----------------------------------------------------------------------------
	0xc001e3ec HDMI_PHY_RO35 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	_rsvd_00                        ;   	// 31: 0
} HDMI_PHY_RO35;

/*-----------------------------------------------------------------------------
	0xc001e3f0 HDMI_PHY_RO36 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_sync_done                  : 1;	//     0
} HDMI_PHY_RO36;

/*-----------------------------------------------------------------------------
	0xc001e3f4 HDMI_PHY_RO37 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_test_res                   : 2;	//  0: 1
} HDMI_PHY_RO37;

/*-----------------------------------------------------------------------------
	0xc001e3f8 HDMI_PHY_RO38 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_num_err_15_8               : 8;	//  0: 7
} HDMI_PHY_RO38;

/*-----------------------------------------------------------------------------
	0xc001e3fc HDMI_PHY_RO39 ''
------------------------------------------------------------------------------*/
typedef struct {
	UINT32
	bert_num_err_7_0                : 8;	//  0: 7
} HDMI_PHY_RO39;
#endif
#if 0
typedef struct {
	HDMI_PHY_CR00                   	hdmi_phy_cr00                   ;	// 0xc001e000 : ''
	HDMI_PHY_CR01                   	hdmi_phy_cr01                   ;	// 0xc001e004 : ''
	HDMI_PHY_CR02                   	hdmi_phy_cr02                   ;	// 0xc001e008 : ''
	HDMI_PHY_CR03                   	hdmi_phy_cr03                   ;	// 0xc001e00c : ''
	HDMI_PHY_CR04                   	hdmi_phy_cr04                   ;	// 0xc001e010 : ''
	HDMI_PHY_CR05                   	hdmi_phy_cr05                   ;	// 0xc001e014 : ''
	HDMI_PHY_CR06                   	hdmi_phy_cr06                   ;	// 0xc001e018 : ''
	HDMI_PHY_CR07                   	hdmi_phy_cr07                   ;	// 0xc001e01c : ''
	HDMI_PHY_CR08                   	hdmi_phy_cr08                   ;	// 0xc001e020 : ''
	HDMI_PHY_CR09                   	hdmi_phy_cr09                   ;	// 0xc001e024 : ''
	HDMI_PHY_CR10                   	hdmi_phy_cr10                   ;	// 0xc001e028 : ''
	HDMI_PHY_CR11                   	hdmi_phy_cr11                   ;	// 0xc001e02c : ''
	HDMI_PHY_CR12                   	hdmi_phy_cr12                   ;	// 0xc001e030 : ''
	HDMI_PHY_CR13                   	hdmi_phy_cr13                   ;	// 0xc001e034 : ''
	HDMI_PHY_CR14                   	hdmi_phy_cr14                   ;	// 0xc001e038 : ''
	UINT32                          	                   _rsvd_addr_00;	// 0xc001e03c
	HDMI_PHY_EQ00                   	hdmi_phy_eq00                   ;	// 0xc001e040 : ''
	HDMI_PHY_EQ01                   	hdmi_phy_eq01                   ;	// 0xc001e044 : ''
	HDMI_PHY_EQ02                   	hdmi_phy_eq02                   ;	// 0xc001e048 : ''
	HDMI_PHY_EQ03                   	hdmi_phy_eq03                   ;	// 0xc001e04c : ''
	HDMI_PHY_EQ04                   	hdmi_phy_eq04                   ;	// 0xc001e050 : ''
	HDMI_PHY_EQ05                   	hdmi_phy_eq05                   ;	// 0xc001e054 : ''
	HDMI_PHY_EQ06                   	hdmi_phy_eq06                   ;	// 0xc001e058 : ''
	HDMI_PHY_EQ07                   	hdmi_phy_eq07                   ;	// 0xc001e05c : ''
	HDMI_PHY_EQ08                   	hdmi_phy_eq08                   ;	// 0xc001e060 : ''
	HDMI_PHY_EQ09                   	hdmi_phy_eq09                   ;	// 0xc001e064 : ''
	HDMI_PHY_EQ10                   	hdmi_phy_eq10                   ;	// 0xc001e068 : ''
	HDMI_PHY_EQ11                   	hdmi_phy_eq11                   ;	// 0xc001e06c : ''
	HDMI_PHY_EQ12                   	hdmi_phy_eq12                   ;	// 0xc001e070 : ''
	HDMI_PHY_EQ13                   	hdmi_phy_eq13                   ;	// 0xc001e074 : ''
	HDMI_PHY_EQ14                   	hdmi_phy_eq14                   ;	// 0xc001e078 : ''
	HDMI_PHY_EQ15                   	hdmi_phy_eq15                   ;	// 0xc001e07c : ''
	HDMI_PHY_DR00                   	hdmi_phy_dr00                   ;	// 0xc001e080 : ''
	HDMI_PHY_DR01                   	hdmi_phy_dr01                   ;	// 0xc001e084 : ''
	HDMI_PHY_DR02                   	hdmi_phy_dr02                   ;	// 0xc001e088 : ''
	HDMI_PHY_DR03                   	hdmi_phy_dr03                   ;	// 0xc001e08c : ''
	HDMI_PHY_DR04                   	hdmi_phy_dr04                   ;	// 0xc001e090 : ''
	HDMI_PHY_DR05                   	hdmi_phy_dr05                   ;	// 0xc001e094 : ''
	HDMI_PHY_DR06                   	hdmi_phy_dr06                   ;	// 0xc001e098 : ''
	HDMI_PHY_DR07                   	hdmi_phy_dr07                   ;	// 0xc001e09c : ''
	HDMI_PHY_DR08                   	hdmi_phy_dr08                   ;	// 0xc001e0a0 : ''
	HDMI_PHY_DR09                   	hdmi_phy_dr09                   ;	// 0xc001e0a4 : ''
	HDMI_PHY_DR10                   	hdmi_phy_dr10                   ;	// 0xc001e0a8 : ''
	HDMI_PHY_DR11                   	hdmi_phy_dr11                   ;	// 0xc001e0ac : ''
	HDMI_PHY_DR12                   	hdmi_phy_dr12                   ;	// 0xc001e0b0 : ''
	HDMI_PHY_DR13                   	hdmi_phy_dr13                   ;	// 0xc001e0b4 : ''
	HDMI_PHY_DR14                   	hdmi_phy_dr14                   ;	// 0xc001e0b8 : ''
	UINT32                          	                   _rsvd_addr_01;	// 0xc001e0bc
	HDMI_PHY_PLL00                  	hdmi_phy_pll00                  ;	// 0xc001e0c0 : ''
	HDMI_PHY_PLL01                  	hdmi_phy_pll01                  ;	// 0xc001e0c4 : ''
	HDMI_PHY_PLL02                  	hdmi_phy_pll02                  ;	// 0xc001e0c8 : ''
	HDMI_PHY_PLL03                  	hdmi_phy_pll03                  ;	// 0xc001e0cc : ''
	HDMI_PHY_PLL04                  	hdmi_phy_pll04                  ;	// 0xc001e0d0 : ''
	HDMI_PHY_PLL05                  	hdmi_phy_pll05                  ;	// 0xc001e0d4 : ''
	HDMI_PHY_PLL06                  	hdmi_phy_pll06                  ;	// 0xc001e0d8 : ''
	HDMI_PHY_PLL07                  	hdmi_phy_pll07                  ;	// 0xc001e0dc : ''
	HDMI_PHY_PLL08                  	hdmi_phy_pll08                  ;	// 0xc001e0e0 : ''
	HDMI_PHY_PLL09                  	hdmi_phy_pll09                  ;	// 0xc001e0e4 : ''
	HDMI_PHY_PLL10                  	hdmi_phy_pll10                  ;	// 0xc001e0e8 : ''
	HDMI_PHY_PLL11                  	hdmi_phy_pll11                  ;	// 0xc001e0ec : ''
	HDMI_PHY_PLL12                  	hdmi_phy_pll12                  ;	// 0xc001e0f0 : ''
	HDMI_PHY_PLL13                  	hdmi_phy_pll13                  ;	// 0xc001e0f4 : ''
	HDMI_PHY_PLL14                  	hdmi_phy_pll14                  ;	// 0xc001e0f8 : ''
	HDMI_PHY_PLL15                  	hdmi_phy_pll15                  ;	// 0xc001e0fc : ''
	HDMI_PHY_DBT00                  	hdmi_phy_dbt00                  ;	// 0xc001e100 : ''
	HDMI_PHY_DBT01                  	hdmi_phy_dbt01                  ;	// 0xc001e104 : ''
	HDMI_PHY_DBT02                  	hdmi_phy_dbt02                  ;	// 0xc001e108 : ''
	HDMI_PHY_DBT03                  	hdmi_phy_dbt03                  ;	// 0xc001e10c : ''
	HDMI_PHY_DBT04                  	hdmi_phy_dbt04                  ;	// 0xc001e110 : ''
	HDMI_PHY_DBT05                  	hdmi_phy_dbt05                  ;	// 0xc001e114 : ''
	HDMI_PHY_DBT06                  	hdmi_phy_dbt06                  ;	// 0xc001e118 : ''
	HDMI_PHY_DBT07                  	hdmi_phy_dbt07                  ;	// 0xc001e11c : ''
	UINT32                          	             _rsvd_addr_02[   8];	// 0xc001e120 ~ 0xc001e13c
	HDMI_PHY_RSV00                  	hdmi_phy_rsv00                  ;	// 0xc001e140 : ''
	HDMI_PHY_RSV01                  	hdmi_phy_rsv01                  ;	// 0xc001e144 : ''
	HDMI_PHY_RSV02                  	hdmi_phy_rsv02                  ;	// 0xc001e148 : ''
	UINT32                          	             _rsvd_addr_03[   5];	// 0xc001e14c ~ 0xc001e15c
	HDMI_PHY_RO00                   	hdmi_phy_ro00                   ;	// 0xc001e160 : ''
	HDMI_PHY_RO01                   	hdmi_phy_ro01                   ;	// 0xc001e164 : ''
	HDMI_PHY_RO02                   	hdmi_phy_ro02                   ;	// 0xc001e168 : ''
	HDMI_PHY_RO03                   	hdmi_phy_ro03                   ;	// 0xc001e16c : ''
	HDMI_PHY_RO04                   	hdmi_phy_ro04                   ;	// 0xc001e170 : ''
	HDMI_PHY_RO05                   	hdmi_phy_ro05                   ;	// 0xc001e174 : ''
	HDMI_PHY_RO06                   	hdmi_phy_ro06                   ;	// 0xc001e178 : ''
	HDMI_PHY_RO07                   	hdmi_phy_ro07                   ;	// 0xc001e17c : ''
	HDMI_PHY_RO08                   	hdmi_phy_ro08                   ;	// 0xc001e180 : ''
	HDMI_PHY_RO09                   	hdmi_phy_ro09                   ;	// 0xc001e184 : ''
	HDMI_PHY_RO10                   	hdmi_phy_ro10                   ;	// 0xc001e188 : ''
	HDMI_PHY_RO11                   	hdmi_phy_ro11                   ;	// 0xc001e18c : ''
	HDMI_PHY_RO12                   	hdmi_phy_ro12                   ;	// 0xc001e190 : ''
	HDMI_PHY_RO13                   	hdmi_phy_ro13                   ;	// 0xc001e194 : ''
	HDMI_PHY_RO14                   	hdmi_phy_ro14                   ;	// 0xc001e198 : ''
	HDMI_PHY_RO15                   	hdmi_phy_ro15                   ;	// 0xc001e19c : ''
	HDMI_PHY_RO16                   	hdmi_phy_ro16                   ;	// 0xc001e1a0 : ''
	HDMI_PHY_RO17                   	hdmi_phy_ro17                   ;	// 0xc001e1a4 : ''
	HDMI_PHY_RO18                   	hdmi_phy_ro18                   ;	// 0xc001e1a8 : ''
	HDMI_PHY_RO19                   	hdmi_phy_ro19                   ;	// 0xc001e1ac : ''
	HDMI_PHY_RO20                   	hdmi_phy_ro20                   ;	// 0xc001e1b0 : ''
	HDMI_PHY_RO21                   	hdmi_phy_ro21                   ;	// 0xc001e1b4 : ''
	HDMI_PHY_RO22                   	hdmi_phy_ro22                   ;	// 0xc001e1b8 : ''
	HDMI_PHY_RO23                   	hdmi_phy_ro23                   ;	// 0xc001e1bc : ''
	HDMI_PHY_RO24                   	hdmi_phy_ro24                   ;	// 0xc001e1c0 : ''
	HDMI_PHY_RO25                   	hdmi_phy_ro25                   ;	// 0xc001e1c4 : ''
	HDMI_PHY_RO26                   	hdmi_phy_ro26                   ;	// 0xc001e1c8 : ''
	HDMI_PHY_RO27                   	hdmi_phy_ro27                   ;	// 0xc001e1cc : ''
	HDMI_PHY_RO28                   	hdmi_phy_ro28                   ;	// 0xc001e1d0 : ''
	HDMI_PHY_RO29                   	hdmi_phy_ro29                   ;	// 0xc001e1d4 : ''
	HDMI_PHY_RO30                   	hdmi_phy_ro30                   ;	// 0xc001e1d8 : ''
	HDMI_PHY_RO31                   	hdmi_phy_ro31                   ;	// 0xc001e1dc : ''
	HDMI_PHY_RO32                   	hdmi_phy_ro32                   ;	// 0xc001e1e0 : ''
	HDMI_PHY_RO33                   	hdmi_phy_ro33                   ;	// 0xc001e1e4 : ''
	HDMI_PHY_RO34                   	hdmi_phy_ro34                   ;	// 0xc001e1e8 : ''
	HDMI_PHY_RO35                   	hdmi_phy_ro35                   ;	// 0xc001e1ec : ''
	HDMI_PHY_RO36                   	hdmi_phy_ro36                   ;	// 0xc001e1f0 : ''
	HDMI_PHY_RO37                   	hdmi_phy_ro37                   ;	// 0xc001e1f4 : ''
	HDMI_PHY_RO38                   	hdmi_phy_ro38                   ;	// 0xc001e1f8 : ''
	HDMI_PHY_RO39                   	hdmi_phy_ro39                   ;	// 0xc001e1fc : ''
	HDMI_PHY_CR00                   	hdmi_phy_cr00                   ;	// 0xc001e200 : ''
	HDMI_PHY_CR01                   	hdmi_phy_cr01                   ;	// 0xc001e204 : ''
	HDMI_PHY_CR02                   	hdmi_phy_cr02                   ;	// 0xc001e208 : ''
	HDMI_PHY_CR03                   	hdmi_phy_cr03                   ;	// 0xc001e20c : ''
	HDMI_PHY_CR04                   	hdmi_phy_cr04                   ;	// 0xc001e210 : ''
	HDMI_PHY_CR05                   	hdmi_phy_cr05                   ;	// 0xc001e214 : ''
	HDMI_PHY_CR06                   	hdmi_phy_cr06                   ;	// 0xc001e218 : ''
	HDMI_PHY_CR07                   	hdmi_phy_cr07                   ;	// 0xc001e21c : ''
	HDMI_PHY_CR08                   	hdmi_phy_cr08                   ;	// 0xc001e220 : ''
	HDMI_PHY_CR09                   	hdmi_phy_cr09                   ;	// 0xc001e224 : ''
	HDMI_PHY_CR10                   	hdmi_phy_cr10                   ;	// 0xc001e228 : ''
	HDMI_PHY_CR11                   	hdmi_phy_cr11                   ;	// 0xc001e22c : ''
	HDMI_PHY_CR12                   	hdmi_phy_cr12                   ;	// 0xc001e230 : ''
	HDMI_PHY_CR13                   	hdmi_phy_cr13                   ;	// 0xc001e234 : ''
	HDMI_PHY_CR14                   	hdmi_phy_cr14                   ;	// 0xc001e238 : ''
	UINT32                          	                   _rsvd_addr_04;	// 0xc001e23c
	HDMI_PHY_EQ00                   	hdmi_phy_eq00                   ;	// 0xc001e240 : ''
	HDMI_PHY_EQ01                   	hdmi_phy_eq01                   ;	// 0xc001e244 : ''
	HDMI_PHY_EQ02                   	hdmi_phy_eq02                   ;	// 0xc001e248 : ''
	HDMI_PHY_EQ03                   	hdmi_phy_eq03                   ;	// 0xc001e24c : ''
	HDMI_PHY_EQ04                   	hdmi_phy_eq04                   ;	// 0xc001e250 : ''
	HDMI_PHY_EQ05                   	hdmi_phy_eq05                   ;	// 0xc001e254 : ''
	HDMI_PHY_EQ06                   	hdmi_phy_eq06                   ;	// 0xc001e258 : ''
	HDMI_PHY_EQ07                   	hdmi_phy_eq07                   ;	// 0xc001e25c : ''
	HDMI_PHY_EQ08                   	hdmi_phy_eq08                   ;	// 0xc001e260 : ''
	HDMI_PHY_EQ09                   	hdmi_phy_eq09                   ;	// 0xc001e264 : ''
	HDMI_PHY_EQ10                   	hdmi_phy_eq10                   ;	// 0xc001e268 : ''
	HDMI_PHY_EQ11                   	hdmi_phy_eq11                   ;	// 0xc001e26c : ''
	HDMI_PHY_EQ12                   	hdmi_phy_eq12                   ;	// 0xc001e270 : ''
	HDMI_PHY_EQ13                   	hdmi_phy_eq13                   ;	// 0xc001e274 : ''
	HDMI_PHY_EQ14                   	hdmi_phy_eq14                   ;	// 0xc001e278 : ''
	HDMI_PHY_EQ15                   	hdmi_phy_eq15                   ;	// 0xc001e27c : ''
	HDMI_PHY_DR00                   	hdmi_phy_dr00                   ;	// 0xc001e280 : ''
	HDMI_PHY_DR01                   	hdmi_phy_dr01                   ;	// 0xc001e284 : ''
	HDMI_PHY_DR02                   	hdmi_phy_dr02                   ;	// 0xc001e288 : ''
	HDMI_PHY_DR03                   	hdmi_phy_dr03                   ;	// 0xc001e28c : ''
	HDMI_PHY_DR04                   	hdmi_phy_dr04                   ;	// 0xc001e290 : ''
	HDMI_PHY_DR05                   	hdmi_phy_dr05                   ;	// 0xc001e294 : ''
	HDMI_PHY_DR06                   	hdmi_phy_dr06                   ;	// 0xc001e298 : ''
	HDMI_PHY_DR07                   	hdmi_phy_dr07                   ;	// 0xc001e29c : ''
	HDMI_PHY_DR08                   	hdmi_phy_dr08                   ;	// 0xc001e2a0 : ''
	HDMI_PHY_DR09                   	hdmi_phy_dr09                   ;	// 0xc001e2a4 : ''
	HDMI_PHY_DR10                   	hdmi_phy_dr10                   ;	// 0xc001e2a8 : ''
	HDMI_PHY_DR11                   	hdmi_phy_dr11                   ;	// 0xc001e2ac : ''
	HDMI_PHY_DR12                   	hdmi_phy_dr12                   ;	// 0xc001e2b0 : ''
	HDMI_PHY_DR13                   	hdmi_phy_dr13                   ;	// 0xc001e2b4 : ''
	HDMI_PHY_DR14                   	hdmi_phy_dr14                   ;	// 0xc001e2b8 : ''
	UINT32                          	                   _rsvd_addr_05;	// 0xc001e2bc
	HDMI_PHY_PLL00                  	hdmi_phy_pll00                  ;	// 0xc001e2c0 : ''
	HDMI_PHY_PLL01                  	hdmi_phy_pll01                  ;	// 0xc001e2c4 : ''
	HDMI_PHY_PLL02                  	hdmi_phy_pll02                  ;	// 0xc001e2c8 : ''
	HDMI_PHY_PLL03                  	hdmi_phy_pll03                  ;	// 0xc001e2cc : ''
	HDMI_PHY_PLL04                  	hdmi_phy_pll04                  ;	// 0xc001e2d0 : ''
	HDMI_PHY_PLL05                  	hdmi_phy_pll05                  ;	// 0xc001e2d4 : ''
	HDMI_PHY_PLL06                  	hdmi_phy_pll06                  ;	// 0xc001e2d8 : ''
	HDMI_PHY_PLL07                  	hdmi_phy_pll07                  ;	// 0xc001e2dc : ''
	HDMI_PHY_PLL08                  	hdmi_phy_pll08                  ;	// 0xc001e2e0 : ''
	HDMI_PHY_PLL09                  	hdmi_phy_pll09                  ;	// 0xc001e2e4 : ''
	HDMI_PHY_PLL10                  	hdmi_phy_pll10                  ;	// 0xc001e2e8 : ''
	HDMI_PHY_PLL11                  	hdmi_phy_pll11                  ;	// 0xc001e2ec : ''
	HDMI_PHY_PLL12                  	hdmi_phy_pll12                  ;	// 0xc001e2f0 : ''
	HDMI_PHY_PLL13                  	hdmi_phy_pll13                  ;	// 0xc001e2f4 : ''
	HDMI_PHY_PLL14                  	hdmi_phy_pll14                  ;	// 0xc001e2f8 : ''
	HDMI_PHY_PLL15                  	hdmi_phy_pll15                  ;	// 0xc001e2fc : ''
	HDMI_PHY_DBT00                  	hdmi_phy_dbt00                  ;	// 0xc001e300 : ''
	HDMI_PHY_DBT01                  	hdmi_phy_dbt01                  ;	// 0xc001e304 : ''
	HDMI_PHY_DBT02                  	hdmi_phy_dbt02                  ;	// 0xc001e308 : ''
	HDMI_PHY_DBT03                  	hdmi_phy_dbt03                  ;	// 0xc001e30c : ''
	HDMI_PHY_DBT04                  	hdmi_phy_dbt04                  ;	// 0xc001e310 : ''
	HDMI_PHY_DBT05                  	hdmi_phy_dbt05                  ;	// 0xc001e314 : ''
	HDMI_PHY_DBT06                  	hdmi_phy_dbt06                  ;	// 0xc001e318 : ''
	HDMI_PHY_DBT07                  	hdmi_phy_dbt07                  ;	// 0xc001e31c : ''
	UINT32                          	             _rsvd_addr_06[   8];	// 0xc001e320 ~ 0xc001e33c
	HDMI_PHY_RSV00                  	hdmi_phy_rsv00                  ;	// 0xc001e340 : ''
	HDMI_PHY_RSV01                  	hdmi_phy_rsv01                  ;	// 0xc001e344 : ''
	HDMI_PHY_RSV02                  	hdmi_phy_rsv02                  ;	// 0xc001e348 : ''
	UINT32                          	             _rsvd_addr_07[   5];	// 0xc001e34c ~ 0xc001e35c
	HDMI_PHY_RO00                   	hdmi_phy_ro00                   ;	// 0xc001e360 : ''
	HDMI_PHY_RO01                   	hdmi_phy_ro01                   ;	// 0xc001e364 : ''
	HDMI_PHY_RO02                   	hdmi_phy_ro02                   ;	// 0xc001e368 : ''
	HDMI_PHY_RO03                   	hdmi_phy_ro03                   ;	// 0xc001e36c : ''
	HDMI_PHY_RO04                   	hdmi_phy_ro04                   ;	// 0xc001e370 : ''
	HDMI_PHY_RO05                   	hdmi_phy_ro05                   ;	// 0xc001e374 : ''
	HDMI_PHY_RO06                   	hdmi_phy_ro06                   ;	// 0xc001e378 : ''
	HDMI_PHY_RO07                   	hdmi_phy_ro07                   ;	// 0xc001e37c : ''
	HDMI_PHY_RO08                   	hdmi_phy_ro08                   ;	// 0xc001e380 : ''
	HDMI_PHY_RO09                   	hdmi_phy_ro09                   ;	// 0xc001e384 : ''
	HDMI_PHY_RO10                   	hdmi_phy_ro10                   ;	// 0xc001e388 : ''
	HDMI_PHY_RO11                   	hdmi_phy_ro11                   ;	// 0xc001e38c : ''
	HDMI_PHY_RO12                   	hdmi_phy_ro12                   ;	// 0xc001e390 : ''
	HDMI_PHY_RO13                   	hdmi_phy_ro13                   ;	// 0xc001e394 : ''
	HDMI_PHY_RO14                   	hdmi_phy_ro14                   ;	// 0xc001e398 : ''
	HDMI_PHY_RO15                   	hdmi_phy_ro15                   ;	// 0xc001e39c : ''
	HDMI_PHY_RO16                   	hdmi_phy_ro16                   ;	// 0xc001e3a0 : ''
	HDMI_PHY_RO17                   	hdmi_phy_ro17                   ;	// 0xc001e3a4 : ''
	HDMI_PHY_RO18                   	hdmi_phy_ro18                   ;	// 0xc001e3a8 : ''
	HDMI_PHY_RO19                   	hdmi_phy_ro19                   ;	// 0xc001e3ac : ''
	HDMI_PHY_RO20                   	hdmi_phy_ro20                   ;	// 0xc001e3b0 : ''
	HDMI_PHY_RO21                   	hdmi_phy_ro21                   ;	// 0xc001e3b4 : ''
	HDMI_PHY_RO22                   	hdmi_phy_ro22                   ;	// 0xc001e3b8 : ''
	HDMI_PHY_RO23                   	hdmi_phy_ro23                   ;	// 0xc001e3bc : ''
	HDMI_PHY_RO24                   	hdmi_phy_ro24                   ;	// 0xc001e3c0 : ''
	HDMI_PHY_RO25                   	hdmi_phy_ro25                   ;	// 0xc001e3c4 : ''
	HDMI_PHY_RO26                   	hdmi_phy_ro26                   ;	// 0xc001e3c8 : ''
	HDMI_PHY_RO27                   	hdmi_phy_ro27                   ;	// 0xc001e3cc : ''
	HDMI_PHY_RO28                   	hdmi_phy_ro28                   ;	// 0xc001e3d0 : ''
	HDMI_PHY_RO29                   	hdmi_phy_ro29                   ;	// 0xc001e3d4 : ''
	HDMI_PHY_RO30                   	hdmi_phy_ro30                   ;	// 0xc001e3d8 : ''
	HDMI_PHY_RO31                   	hdmi_phy_ro31                   ;	// 0xc001e3dc : ''
	HDMI_PHY_RO32                   	hdmi_phy_ro32                   ;	// 0xc001e3e0 : ''
	HDMI_PHY_RO33                   	hdmi_phy_ro33                   ;	// 0xc001e3e4 : ''
	HDMI_PHY_RO34                   	hdmi_phy_ro34                   ;	// 0xc001e3e8 : ''
	HDMI_PHY_RO35                   	hdmi_phy_ro35                   ;	// 0xc001e3ec : ''
	HDMI_PHY_RO36                   	hdmi_phy_ro36                   ;	// 0xc001e3f0 : ''
	HDMI_PHY_RO37                   	hdmi_phy_ro37                   ;	// 0xc001e3f4 : ''
	HDMI_PHY_RO38                   	hdmi_phy_ro38                   ;	// 0xc001e3f8 : ''
	HDMI_PHY_RO39                   	hdmi_phy_ro39                   ;	// 0xc001e3fc : ''
	UINT32                          	hdmi_test_data001               ;	// 0xc001e400 : ''
	UINT32                          	hdmi_test_data002               ;	// 0xc001e404 : ''
	UINT32                          	hdmi_test_data003               ;	// 0xc001e408 : ''
	UINT32                          	hdmi_test_data004               ;	// 0xc001e40c : ''
	UINT32                          	hdmi_test_data005               ;	// 0xc001e410 : ''
	UINT32                          	hdmi_test_data006               ;	// 0xc001e414 : ''
	UINT32                          	hdmi_test_data007               ;	// 0xc001e418 : ''
	UINT32                          	hdmi_test_data008               ;	// 0xc001e41c : ''
	UINT32                          	hdmi_test_data009               ;	// 0xc001e420 : ''
	UINT32                          	hdmi_test_data010               ;	// 0xc001e424 : ''
	UINT32                          	hdmi_test_data011               ;	// 0xc001e428 : ''
	UINT32                          	hdmi_test_data012               ;	// 0xc001e42c : ''
	UINT32                          	hdmi_test_data013               ;	// 0xc001e430 : ''
	UINT32                          	hdmi_test_data014               ;	// 0xc001e434 : ''
	UINT32                          	hdmi_test_data015               ;	// 0xc001e438 : ''
	UINT32                          	hdmi_test_data016               ;	// 0xc001e43c : ''
	UINT32                          	hdmi_test_data017               ;	// 0xc001e440 : ''
	UINT32                          	hdmi_test_data018               ;	// 0xc001e444 : ''
	UINT32                          	hdmi_test_data019               ;	// 0xc001e448 : ''
	UINT32                          	hdmi_test_data020               ;	// 0xc001e44c : ''
	UINT32                          	hdmi_test_data021               ;	// 0xc001e450 : ''
	UINT32                          	hdmi_test_data022               ;	// 0xc001e454 : ''
	UINT32                          	hdmi_test_data023               ;	// 0xc001e458 : ''
	UINT32                          	hdmi_test_data024               ;	// 0xc001e45c : ''
	UINT32                          	hdmi_test_data025               ;	// 0xc001e460 : ''
	UINT32                          	hdmi_test_data026               ;	// 0xc001e464 : ''
	UINT32                          	hdmi_test_data027               ;	// 0xc001e468 : ''
	UINT32                          	hdmi_test_data028               ;	// 0xc001e46c : ''
	UINT32                          	hdmi_test_data029               ;	// 0xc001e470 : ''
	UINT32                          	hdmi_test_data030               ;	// 0xc001e474 : ''
	UINT32                          	hdmi_test_data031               ;	// 0xc001e478 : ''
	UINT32                          	hdmi_test_data032               ;	// 0xc001e47c : ''
	UINT32                          	hdmi_test_data033               ;	// 0xc001e480 : ''
	UINT32                          	hdmi_test_data034               ;	// 0xc001e484 : ''
	UINT32                          	hdmi_test_data035               ;	// 0xc001e488 : ''
	UINT32                          	hdmi_test_data036               ;	// 0xc001e48c : ''
	UINT32                          	hdmi_test_data037               ;	// 0xc001e490 : ''
	UINT32                          	hdmi_test_data038               ;	// 0xc001e494 : ''
	UINT32                          	hdmi_test_data039               ;	// 0xc001e498 : ''
	UINT32                          	hdmi_test_data040               ;	// 0xc001e49c : ''
	UINT32                          	hdmi_test_data041               ;	// 0xc001e4a0 : ''
	UINT32                          	hdmi_test_data042               ;	// 0xc001e4a4 : ''
	UINT32                          	hdmi_test_data043               ;	// 0xc001e4a8 : ''
	UINT32                          	hdmi_test_data044               ;	// 0xc001e4ac : ''
	UINT32                          	hdmi_test_data045               ;	// 0xc001e4b0 : ''
	UINT32                          	hdmi_test_data046               ;	// 0xc001e4b4 : ''
	UINT32                          	hdmi_test_data047               ;	// 0xc001e4b8 : ''
	UINT32                          	hdmi_test_data048               ;	// 0xc001e4bc : ''
	UINT32                          	hdmi_test_data049               ;	// 0xc001e4c0 : ''
	UINT32                          	hdmi_test_data050               ;	// 0xc001e4c4 : ''
	UINT32                          	hdmi_test_data051               ;	// 0xc001e4c8 : ''
	UINT32                          	hdmi_test_data052               ;	// 0xc001e4cc : ''
	UINT32                          	hdmi_test_data053               ;	// 0xc001e4d0 : ''
	UINT32                          	hdmi_test_data054               ;	// 0xc001e4d4 : ''
	UINT32                          	hdmi_test_data055               ;	// 0xc001e4d8 : ''
	UINT32                          	hdmi_test_data056               ;	// 0xc001e4dc : ''
	UINT32                          	hdmi_test_data057               ;	// 0xc001e4e0 : ''
	UINT32                          	hdmi_test_data058               ;	// 0xc001e4e4 : ''
	UINT32                          	hdmi_test_data059               ;	// 0xc001e4e8 : ''
	UINT32                          	hdmi_test_data060               ;	// 0xc001e4ec : ''
	UINT32                          	hdmi_test_data061               ;	// 0xc001e4f0 : ''
	UINT32                          	hdmi_test_data062               ;	// 0xc001e4f4 : ''
	UINT32                          	hdmi_test_data063               ;	// 0xc001e4f8 : ''
	UINT32                          	hdmi_test_data064               ;	// 0xc001e4fc : ''
	UINT32                          	hdmi_test_data065               ;	// 0xc001e500 : ''
	UINT32                          	hdmi_test_data066               ;	// 0xc001e504 : ''
	UINT32                          	hdmi_test_data067               ;	// 0xc001e508 : ''
	UINT32                          	hdmi_test_data068               ;	// 0xc001e50c : ''
	UINT32                          	hdmi_test_data069               ;	// 0xc001e510 : ''
	UINT32                          	hdmi_test_data070               ;	// 0xc001e514 : ''
	UINT32                          	hdmi_test_data071               ;	// 0xc001e518 : ''
	UINT32                          	hdmi_test_data072               ;	// 0xc001e51c : ''
} HDMI_PHY3P_Reg_T;
/* 298 regs, 298 types */
#endif


typedef struct {
	HDMI_PHY_CR00                   	hdmi_phy_cr00                   ;	// 0xc001e000 : ''
	HDMI_PHY_CR01                   	hdmi_phy_cr01                   ;	// 0xc001e004 : ''
	HDMI_PHY_CR02                   	hdmi_phy_cr02                   ;	// 0xc001e008 : ''
	HDMI_PHY_CR03                   	hdmi_phy_cr03                   ;	// 0xc001e00c : ''
	HDMI_PHY_CR04                   	hdmi_phy_cr04                   ;	// 0xc001e010 : ''
	HDMI_PHY_CR05                   	hdmi_phy_cr05                   ;	// 0xc001e014 : ''
	HDMI_PHY_CR06                   	hdmi_phy_cr06                   ;	// 0xc001e018 : ''
	HDMI_PHY_CR07                   	hdmi_phy_cr07                   ;	// 0xc001e01c : ''
	HDMI_PHY_CR08                   	hdmi_phy_cr08                   ;	// 0xc001e020 : ''
	HDMI_PHY_CR09                   	hdmi_phy_cr09                   ;	// 0xc001e024 : ''
	HDMI_PHY_CR10                   	hdmi_phy_cr10                   ;	// 0xc001e028 : ''
	HDMI_PHY_CR11                   	hdmi_phy_cr11                   ;	// 0xc001e02c : ''
	HDMI_PHY_CR12                   	hdmi_phy_cr12                   ;	// 0xc001e030 : ''
	HDMI_PHY_CR13                   	hdmi_phy_cr13                   ;	// 0xc001e034 : ''
	HDMI_PHY_CR14                   	hdmi_phy_cr14                   ;	// 0xc001e038 : ''
	UINT32                          	                   _rsvd_addr_00;	// 0xc001e03c
	HDMI_PHY_EQ00                   	hdmi_phy_eq00                   ;	// 0xc001e040 : ''
	HDMI_PHY_EQ01                   	hdmi_phy_eq01                   ;	// 0xc001e044 : ''
	HDMI_PHY_EQ02                   	hdmi_phy_eq02                   ;	// 0xc001e048 : ''
	HDMI_PHY_EQ03                   	hdmi_phy_eq03                   ;	// 0xc001e04c : ''
	HDMI_PHY_EQ04                   	hdmi_phy_eq04                   ;	// 0xc001e050 : ''
	HDMI_PHY_EQ05                   	hdmi_phy_eq05                   ;	// 0xc001e054 : ''
	HDMI_PHY_EQ06                   	hdmi_phy_eq06                   ;	// 0xc001e058 : ''
	HDMI_PHY_EQ07                   	hdmi_phy_eq07                   ;	// 0xc001e05c : ''
	HDMI_PHY_EQ08                   	hdmi_phy_eq08                   ;	// 0xc001e060 : ''
	HDMI_PHY_EQ09                   	hdmi_phy_eq09                   ;	// 0xc001e064 : ''
	HDMI_PHY_EQ10                   	hdmi_phy_eq10                   ;	// 0xc001e068 : ''
	HDMI_PHY_EQ11                   	hdmi_phy_eq11                   ;	// 0xc001e06c : ''
	HDMI_PHY_EQ12                   	hdmi_phy_eq12                   ;	// 0xc001e070 : ''
	HDMI_PHY_EQ13                   	hdmi_phy_eq13                   ;	// 0xc001e074 : ''
	HDMI_PHY_EQ14                   	hdmi_phy_eq14                   ;	// 0xc001e078 : ''
	HDMI_PHY_EQ15                   	hdmi_phy_eq15                   ;	// 0xc001e07c : ''
	HDMI_PHY_DR00                   	hdmi_phy_dr00                   ;	// 0xc001e080 : ''
	HDMI_PHY_DR01                   	hdmi_phy_dr01                   ;	// 0xc001e084 : ''
	HDMI_PHY_DR02                   	hdmi_phy_dr02                   ;	// 0xc001e088 : ''
	HDMI_PHY_DR03                   	hdmi_phy_dr03                   ;	// 0xc001e08c : ''
	HDMI_PHY_DR04                   	hdmi_phy_dr04                   ;	// 0xc001e090 : ''
	HDMI_PHY_DR05                   	hdmi_phy_dr05                   ;	// 0xc001e094 : ''
	HDMI_PHY_DR06                   	hdmi_phy_dr06                   ;	// 0xc001e098 : ''
	HDMI_PHY_DR07                   	hdmi_phy_dr07                   ;	// 0xc001e09c : ''
	HDMI_PHY_DR08                   	hdmi_phy_dr08                   ;	// 0xc001e0a0 : ''
	HDMI_PHY_DR09                   	hdmi_phy_dr09                   ;	// 0xc001e0a4 : ''
	HDMI_PHY_DR10                   	hdmi_phy_dr10                   ;	// 0xc001e0a8 : ''
	HDMI_PHY_DR11                   	hdmi_phy_dr11                   ;	// 0xc001e0ac : ''
	HDMI_PHY_DR12                   	hdmi_phy_dr12                   ;	// 0xc001e0b0 : ''
	HDMI_PHY_DR13                   	hdmi_phy_dr13                   ;	// 0xc001e0b4 : ''
	HDMI_PHY_DR14                   	hdmi_phy_dr14                   ;	// 0xc001e0b8 : ''
	UINT32                          	                   _rsvd_addr_01;	// 0xc001e0bc
	HDMI_PHY_PLL00                  	hdmi_phy_pll00                  ;	// 0xc001e0c0 : ''
	HDMI_PHY_PLL01                  	hdmi_phy_pll01                  ;	// 0xc001e0c4 : ''
	HDMI_PHY_PLL02                  	hdmi_phy_pll02                  ;	// 0xc001e0c8 : ''
	HDMI_PHY_PLL03                  	hdmi_phy_pll03                  ;	// 0xc001e0cc : ''
	HDMI_PHY_PLL04                  	hdmi_phy_pll04                  ;	// 0xc001e0d0 : ''
	HDMI_PHY_PLL05                  	hdmi_phy_pll05                  ;	// 0xc001e0d4 : ''
	HDMI_PHY_PLL06                  	hdmi_phy_pll06                  ;	// 0xc001e0d8 : ''
	HDMI_PHY_PLL07                  	hdmi_phy_pll07                  ;	// 0xc001e0dc : ''
	HDMI_PHY_PLL08                  	hdmi_phy_pll08                  ;	// 0xc001e0e0 : ''
	HDMI_PHY_PLL09                  	hdmi_phy_pll09                  ;	// 0xc001e0e4 : ''
	HDMI_PHY_PLL10                  	hdmi_phy_pll10                  ;	// 0xc001e0e8 : ''
	HDMI_PHY_PLL11                  	hdmi_phy_pll11                  ;	// 0xc001e0ec : ''
	HDMI_PHY_PLL12                  	hdmi_phy_pll12                  ;	// 0xc001e0f0 : ''
	HDMI_PHY_PLL13                  	hdmi_phy_pll13                  ;	// 0xc001e0f4 : ''
	HDMI_PHY_PLL14                  	hdmi_phy_pll14                  ;	// 0xc001e0f8 : ''
	HDMI_PHY_PLL15                  	hdmi_phy_pll15                  ;	// 0xc001e0fc : ''
	HDMI_PHY_DBT00                  	hdmi_phy_dbt00                  ;	// 0xc001e100 : ''
	HDMI_PHY_DBT01                  	hdmi_phy_dbt01                  ;	// 0xc001e104 : ''
	HDMI_PHY_DBT02                  	hdmi_phy_dbt02                  ;	// 0xc001e108 : ''
	HDMI_PHY_DBT03                  	hdmi_phy_dbt03                  ;	// 0xc001e10c : ''
	HDMI_PHY_DBT04                  	hdmi_phy_dbt04                  ;	// 0xc001e110 : ''
	HDMI_PHY_DBT05                  	hdmi_phy_dbt05                  ;	// 0xc001e114 : ''
	HDMI_PHY_DBT06                  	hdmi_phy_dbt06                  ;	// 0xc001e118 : ''
	HDMI_PHY_DBT07                  	hdmi_phy_dbt07                  ;	// 0xc001e11c : ''
	UINT32                          	             _rsvd_addr_02[   8];	// 0xc001e120 ~ 0xc001e13c
	HDMI_PHY_RSV00                  	hdmi_phy_rsv00                  ;	// 0xc001e140 : ''
	HDMI_PHY_RSV01                  	hdmi_phy_rsv01                  ;	// 0xc001e144 : ''
	HDMI_PHY_RSV02                  	hdmi_phy_rsv02                  ;	// 0xc001e148 : ''
	UINT32                          	             _rsvd_addr_03[   5];	// 0xc001e14c ~ 0xc001e15c
	HDMI_PHY_RO00                   	hdmi_phy_ro00                   ;	// 0xc001e160 : ''
	HDMI_PHY_RO01                   	hdmi_phy_ro01                   ;	// 0xc001e164 : ''
	HDMI_PHY_RO02                   	hdmi_phy_ro02                   ;	// 0xc001e168 : ''
	HDMI_PHY_RO03                   	hdmi_phy_ro03                   ;	// 0xc001e16c : ''
	HDMI_PHY_RO04                   	hdmi_phy_ro04                   ;	// 0xc001e170 : ''
	HDMI_PHY_RO05                   	hdmi_phy_ro05                   ;	// 0xc001e174 : ''
	HDMI_PHY_RO06                   	hdmi_phy_ro06                   ;	// 0xc001e178 : ''
	HDMI_PHY_RO07                   	hdmi_phy_ro07                   ;	// 0xc001e17c : ''
	HDMI_PHY_RO08                   	hdmi_phy_ro08                   ;	// 0xc001e180 : ''
	HDMI_PHY_RO09                   	hdmi_phy_ro09                   ;	// 0xc001e184 : ''
	HDMI_PHY_RO10                   	hdmi_phy_ro10                   ;	// 0xc001e188 : ''
	HDMI_PHY_RO11                   	hdmi_phy_ro11                   ;	// 0xc001e18c : ''
	HDMI_PHY_RO12                   	hdmi_phy_ro12                   ;	// 0xc001e190 : ''
	HDMI_PHY_RO13                   	hdmi_phy_ro13                   ;	// 0xc001e194 : ''
	HDMI_PHY_RO14                   	hdmi_phy_ro14                   ;	// 0xc001e198 : ''
	HDMI_PHY_RO15                   	hdmi_phy_ro15                   ;	// 0xc001e19c : ''
	HDMI_PHY_RO16                   	hdmi_phy_ro16                   ;	// 0xc001e1a0 : ''
	HDMI_PHY_RO17                   	hdmi_phy_ro17                   ;	// 0xc001e1a4 : ''
	HDMI_PHY_RO18                   	hdmi_phy_ro18                   ;	// 0xc001e1a8 : ''
	HDMI_PHY_RO19                   	hdmi_phy_ro19                   ;	// 0xc001e1ac : ''
	HDMI_PHY_RO20                   	hdmi_phy_ro20                   ;	// 0xc001e1b0 : ''
	HDMI_PHY_RO21                   	hdmi_phy_ro21                   ;	// 0xc001e1b4 : ''
	HDMI_PHY_RO22                   	hdmi_phy_ro22                   ;	// 0xc001e1b8 : ''
	HDMI_PHY_RO23                   	hdmi_phy_ro23                   ;	// 0xc001e1bc : ''
	HDMI_PHY_RO24                   	hdmi_phy_ro24                   ;	// 0xc001e1c0 : ''
	HDMI_PHY_RO25                   	hdmi_phy_ro25                   ;	// 0xc001e1c4 : ''
	HDMI_PHY_RO26                   	hdmi_phy_ro26                   ;	// 0xc001e1c8 : ''
	HDMI_PHY_RO27                   	hdmi_phy_ro27                   ;	// 0xc001e1cc : ''
	HDMI_PHY_RO28                   	hdmi_phy_ro28                   ;	// 0xc001e1d0 : ''
	HDMI_PHY_RO29                   	hdmi_phy_ro29                   ;	// 0xc001e1d4 : ''
	HDMI_PHY_RO30                   	hdmi_phy_ro30                   ;	// 0xc001e1d8 : ''
	HDMI_PHY_RO31                   	hdmi_phy_ro31                   ;	// 0xc001e1dc : ''
	HDMI_PHY_RO32                   	hdmi_phy_ro32                   ;	// 0xc001e1e0 : ''
	HDMI_PHY_RO33                   	hdmi_phy_ro33                   ;	// 0xc001e1e4 : ''
	HDMI_PHY_RO34                   	hdmi_phy_ro34                   ;	// 0xc001e1e8 : ''
	HDMI_PHY_RO35                   	hdmi_phy_ro35                   ;	// 0xc001e1ec : ''
	HDMI_PHY_RO36                   	hdmi_phy_ro36                   ;	// 0xc001e1f0 : ''
	HDMI_PHY_RO37                   	hdmi_phy_ro37                   ;	// 0xc001e1f4 : ''
	HDMI_PHY_RO38                   	hdmi_phy_ro38                   ;	// 0xc001e1f8 : ''
	HDMI_PHY_RO39                   	hdmi_phy_ro39                   ;	// 0xc001e1fc : ''
} HDMI_PHY_Reg_T;	// per each PHY


typedef struct {
	UINT32                          	hdmi_test_data001               ;	// 0xc001e400 : ''
	UINT32                          	hdmi_test_data002               ;	// 0xc001e404 : ''
	UINT32                          	hdmi_test_data003               ;	// 0xc001e408 : ''
	UINT32                          	hdmi_test_data004               ;	// 0xc001e40c : ''
	UINT32                          	hdmi_test_data005               ;	// 0xc001e410 : ''
	UINT32                          	hdmi_test_data006               ;	// 0xc001e414 : ''
	UINT32                          	hdmi_test_data007               ;	// 0xc001e418 : ''
	UINT32                          	hdmi_test_data008               ;	// 0xc001e41c : ''
	UINT32                          	hdmi_test_data009               ;	// 0xc001e420 : ''
	UINT32                          	hdmi_test_data010               ;	// 0xc001e424 : ''
	UINT32                          	hdmi_test_data011               ;	// 0xc001e428 : ''
	UINT32                          	hdmi_test_data012               ;	// 0xc001e42c : ''
	UINT32                          	hdmi_test_data013               ;	// 0xc001e430 : ''
	UINT32                          	hdmi_test_data014               ;	// 0xc001e434 : ''
	UINT32                          	hdmi_test_data015               ;	// 0xc001e438 : ''
	UINT32                          	hdmi_test_data016               ;	// 0xc001e43c : ''
	UINT32                          	hdmi_test_data017               ;	// 0xc001e440 : ''
	UINT32                          	hdmi_test_data018               ;	// 0xc001e444 : ''
	UINT32                          	hdmi_test_data019               ;	// 0xc001e448 : ''
	UINT32                          	hdmi_test_data020               ;	// 0xc001e44c : ''
	UINT32                          	hdmi_test_data021               ;	// 0xc001e450 : ''
	UINT32                          	hdmi_test_data022               ;	// 0xc001e454 : ''
	UINT32                          	hdmi_test_data023               ;	// 0xc001e458 : ''
	UINT32                          	hdmi_test_data024               ;	// 0xc001e45c : ''
	UINT32                          	hdmi_test_data025               ;	// 0xc001e460 : ''
	UINT32                          	hdmi_test_data026               ;	// 0xc001e464 : ''
	UINT32                          	hdmi_test_data027               ;	// 0xc001e468 : ''
	UINT32                          	hdmi_test_data028               ;	// 0xc001e46c : ''
	UINT32                          	hdmi_test_data029               ;	// 0xc001e470 : ''
	UINT32                          	hdmi_test_data030               ;	// 0xc001e474 : ''
	UINT32                          	hdmi_test_data031               ;	// 0xc001e478 : ''
	UINT32                          	hdmi_test_data032               ;	// 0xc001e47c : ''
	UINT32                          	hdmi_test_data033               ;	// 0xc001e480 : ''
	UINT32                          	hdmi_test_data034               ;	// 0xc001e484 : ''
	UINT32                          	hdmi_test_data035               ;	// 0xc001e488 : ''
	UINT32                          	hdmi_test_data036               ;	// 0xc001e48c : ''
	UINT32                          	hdmi_test_data037               ;	// 0xc001e490 : ''
	UINT32                          	hdmi_test_data038               ;	// 0xc001e494 : ''
	UINT32                          	hdmi_test_data039               ;	// 0xc001e498 : ''
	UINT32                          	hdmi_test_data040               ;	// 0xc001e49c : ''
	UINT32                          	hdmi_test_data041               ;	// 0xc001e4a0 : ''
	UINT32                          	hdmi_test_data042               ;	// 0xc001e4a4 : ''
	UINT32                          	hdmi_test_data043               ;	// 0xc001e4a8 : ''
	UINT32                          	hdmi_test_data044               ;	// 0xc001e4ac : ''
	UINT32                          	hdmi_test_data045               ;	// 0xc001e4b0 : ''
	UINT32                          	hdmi_test_data046               ;	// 0xc001e4b4 : ''
	UINT32                          	hdmi_test_data047               ;	// 0xc001e4b8 : ''
	UINT32                          	hdmi_test_data048               ;	// 0xc001e4bc : ''
	UINT32                          	hdmi_test_data049               ;	// 0xc001e4c0 : ''
	UINT32                          	hdmi_test_data050               ;	// 0xc001e4c4 : ''
	UINT32                          	hdmi_test_data051               ;	// 0xc001e4c8 : ''
	UINT32                          	hdmi_test_data052               ;	// 0xc001e4cc : ''
	UINT32                          	hdmi_test_data053               ;	// 0xc001e4d0 : ''
	UINT32                          	hdmi_test_data054               ;	// 0xc001e4d4 : ''
	UINT32                          	hdmi_test_data055               ;	// 0xc001e4d8 : ''
	UINT32                          	hdmi_test_data056               ;	// 0xc001e4dc : ''
	UINT32                          	hdmi_test_data057               ;	// 0xc001e4e0 : ''
	UINT32                          	hdmi_test_data058               ;	// 0xc001e4e4 : ''
	UINT32                          	hdmi_test_data059               ;	// 0xc001e4e8 : ''
	UINT32                          	hdmi_test_data060               ;	// 0xc001e4ec : ''
	UINT32                          	hdmi_test_data061               ;	// 0xc001e4f0 : ''
	UINT32                          	hdmi_test_data062               ;	// 0xc001e4f4 : ''
	UINT32                          	hdmi_test_data063               ;	// 0xc001e4f8 : ''
	UINT32                          	hdmi_test_data064               ;	// 0xc001e4fc : ''
	UINT32                          	hdmi_test_data065               ;	// 0xc001e500 : ''
	UINT32                          	hdmi_test_data066               ;	// 0xc001e504 : ''
	UINT32                          	hdmi_test_data067               ;	// 0xc001e508 : ''
	UINT32                          	hdmi_test_data068               ;	// 0xc001e50c : ''
	UINT32                          	hdmi_test_data069               ;	// 0xc001e510 : ''
	UINT32                          	hdmi_test_data070               ;	// 0xc001e514 : ''
	UINT32                          	hdmi_test_data071               ;	// 0xc001e518 : ''
	UINT32                          	hdmi_test_data072               ;	// 0xc001e51c : ''
} HDMI_PHY_TEST_Reg_T;


typedef struct {
      HDMI_PHY_Reg_T phy0;
      HDMI_PHY_Reg_T phy1;
      HDMI_PHY_TEST_Reg_T test;
} HDMI_PHY3P_Reg_T;



/*
 * @{
 * Naming for register pointer.
 * gpRealRegVBI : real register of VBI.
 * gpRegVBI     : shadow register.
 *
 * @def HDMIPHY_RdFL: Read  FLushing : Shadow <- Real.
 * @def HDMIPHY_WrFL: Write FLushing : Shadow -> Real.
 * @def HDMIPHY_Rd  : Read  whole register(UINT32) from Shadow register.
 * @def HDMIPHY_Wr  : Write whole register(UINT32) from Shadow register.
 * @def HDMIPHY_Rd01 ~ HDMIPHY_Rdnn: Read  given '01~nn' fields from Shadow register.
 * @def HDMIPHY_Wr01 ~ HDMIPHY_Wrnn: Write given '01~nn' fields to   Shadow register.
 * */

#define HDMIPHY_RdFL(_r)			((pstHdmiPhyShadowReg->_r)=(pstHdmiPhyReg->_r))
#define HDMIPHY_WrFL(_r)			((pstHdmiPhyReg->_r)=(pstHdmiPhyShadowReg->_r))

#define D_HDMIPHY_RdFL(_r)															\
								do {												\
									HDMI_ERROR("%s " #_r " R [0x%x]\n", __func__, (pstHdmiPhyReg->_r));	\
									((pstHdmiPhyShadowReg->_r)=(pstHdmiPhyReg->_r));	\
								} while(0)
								
#define D_HDMIPHY_WrFL(_r)		do {												\
									((pstHdmiPhyReg->_r)=(pstHdmiPhyShadowReg->_r));	\
									HDMI_ERROR("%s " #_r " W [0x%x]\n", __func__, (pstHdmiPhyReg->_r));	\
								} while(0)

#define HDMIPHY_Rd(_r)			*((UINT32*)(&(pstHdmiPhyShadowReg->_r)))
#define HDMIPHY_Wr(_r,_v)			((HDMIPHY_Rd(_r))=((UINT32)(_v)))

#define HDMIPHY_Rd01(_r,_f01,_v01)												\
								do { 											\
									(_v01) = (pstHdmiPhyShadowReg->_r._f01);		\
								} while(0)

								
#define HDMIPHY_Wr01(_r,_f01,_v01)												\
								do {											\
									(pstHdmiPhyShadowReg->_r._f01) = (_v01);		\
								} while(0)

/* converted by l8reg 20100309 05:51:18 */
