Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    SR-LT113
Date:        Tue Aug 14 22:22:11 2018
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Flip_Flop_syn.prj
ProductType: synplify_pro





log file: "C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\Flip_Flop.srr"
Running: Flip_Flop_Implmnt in foreground

Running Flip_Flop_syn|Flip_Flop_Implmnt

Running: compile (Compile) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:11 2018

Running: compile_flow (Compile Process) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:11 2018

Running: compiler (Compile Input) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:11 2018
Copied C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\synwork\Flip_Flop_comp.srs to C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\Flip_Flop.srs

compiler completed
# Tue Aug 14 22:22:13 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:13 2018

multi_srs_gen completed
# Tue Aug 14 22:22:14 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\synwork\Flip_Flop_mult.srs to C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\Flip_Flop.srs
Complete: Compile Process on Flip_Flop_syn|Flip_Flop_Implmnt

Running: premap (Pre-mapping) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:14 2018

premap completed
# Tue Aug 14 22:22:15 2018

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on Flip_Flop_syn|Flip_Flop_Implmnt

Running: map (Map) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:15 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Flip_Flop_syn|Flip_Flop_Implmnt
# Tue Aug 14 22:22:15 2018
Copied C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\synwork\Flip_Flop_m.srm to C:\git\FPGA\Flip_Flop\Flip_Flop_Implmnt\Flip_Flop.srm

fpga_mapper completed with warnings
# Tue Aug 14 22:22:18 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on Flip_Flop_syn|Flip_Flop_Implmnt
Complete: Logic Synthesis on Flip_Flop_syn|Flip_Flop_Implmnt

exit status=0

exit status=0

